{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-40-g69facd7c)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:3.1-46.10"
      },
      "ports": {
        "uartTx": {
          "direction": "output",
          "bits": [ 7612 ]
        },
        "uartRx": {
          "direction": "input",
          "bits": [ 7611 ]
        },
        "p3": {
          "direction": "output",
          "bits": [ 7610 ]
        },
        "p2": {
          "direction": "output",
          "bits": [ 7609 ]
        },
        "p1": {
          "direction": "output",
          "bits": [ 7608 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 7607 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7606 ]
        }
      },
      "cells": {
        "count_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y10/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9952 ],
            "I3": [ 7617 ]
          }
        },
        "count_DFFR_Q_16_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y10/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9950 ],
            "I3": [ 7705 ]
          }
        },
        "count_DFFR_Q_17_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y10/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9948 ],
            "I3": [ 7710 ]
          }
        },
        "count_DFFR_Q_19_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y10/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9946 ],
            "I3": [ 7720 ]
          }
        },
        "count_DFFR_Q_21_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y10/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9944 ],
            "I3": [ 7736 ]
          }
        },
        "count_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y10/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9942 ],
            "I3": [ 7784 ]
          }
        },
        "u.lfsr_DFFS_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y8/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9940 ],
            "I3": [ 7980 ]
          }
        },
        "u.lfsr_DFFS_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y8/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9938 ],
            "I3": [ 7984 ]
          }
        },
        "u.lfsr_DFFS_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y2/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9936 ],
            "I3": [ 7987 ]
          }
        },
        "u.lfsr_DFFS_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y2/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9934 ],
            "I3": [ 7990 ]
          }
        },
        "u.lfsr_DFFS_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y3/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9932 ],
            "I3": [ 7992 ]
          }
        },
        "u.lfsr_DFFS_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9930 ],
            "I3": [ 7995 ]
          }
        },
        "u.lfsr_DFFS_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9928 ],
            "I3": [ 7997 ]
          }
        },
        "u.lfsr_DFFS_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y7/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9926 ],
            "I3": [ 8022 ]
          }
        },
        "u.lfsr_DFFS_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y5/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9924 ],
            "I3": [ 8025 ]
          }
        },
        "u.lfsr_DFFS_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y3/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9922 ],
            "I3": [ 8027 ]
          }
        },
        "u.lfsr_DFFS_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y4/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9920 ],
            "I3": [ 8012 ]
          }
        },
        "u.lfsr_DFFS_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y3/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9918 ],
            "I3": [ 8031 ]
          }
        },
        "u.lfsr_DFFS_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y2/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9916 ],
            "I3": [ 8033 ]
          }
        },
        "u.lfsr_DFFS_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9914 ],
            "I3": [ 8036 ]
          }
        },
        "u.lfsr_DFFS_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y2/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9912 ],
            "I3": [ 8038 ]
          }
        },
        "u.lfsr_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y8/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9910 ],
            "I3": [ 7985 ]
          }
        },
        "u.lfsr_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9908 ],
            "I3": [ 8023 ]
          }
        },
        "u.lfsr_DFF_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9906 ],
            "I3": [ 8043 ]
          }
        },
        "u.lfsr_DFF_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y3/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9904 ],
            "I3": [ 7993 ]
          }
        },
        "u.lfsr_DFF_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y6/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9902 ],
            "I3": [ 8046 ]
          }
        },
        "u.lfsr_DFF_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y6/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9900 ],
            "I3": [ 8048 ]
          }
        },
        "u.lfsr_DFF_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y6/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9898 ],
            "I3": [ 8014 ]
          }
        },
        "u.lfsr_DFF_Q_15_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9896 ],
            "I3": [ 8001 ]
          }
        },
        "u.lfsr_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9894 ],
            "I3": [ 8052 ]
          }
        },
        "u.lfsr_DFF_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9892 ],
            "I3": [ 8028 ]
          }
        },
        "u.lfsr_DFF_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9890 ],
            "I3": [ 8055 ]
          }
        },
        "u.lfsr_DFF_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9888 ],
            "I3": [ 8057 ]
          }
        },
        "u.lfsr_DFF_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y2/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9886 ],
            "I3": [ 8059 ]
          }
        },
        "u.lfsr_DFF_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y2/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9884 ],
            "I3": [ 8034 ]
          }
        },
        "u.lfsr_DFF_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9882 ],
            "I3": [ 8039 ]
          }
        },
        "u.lfsr_DFF_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y1/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9880 ],
            "I3": [ 7988 ]
          }
        },
        "u.rnd_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y8/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9878 ],
            "I3": [ 7982 ]
          }
        },
        "u.rnd_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y8/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9876 ],
            "I3": [ 7980 ]
          }
        },
        "u.rnd_DFF_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y3/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9874 ],
            "I3": [ 8012 ]
          }
        },
        "u.rnd_DFF_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9872 ],
            "I3": [ 8031 ]
          }
        },
        "u.rnd_DFF_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9870 ],
            "I3": [ 8055 ]
          }
        },
        "u.rnd_DFF_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9868 ],
            "I3": [ 8057 ]
          }
        },
        "u.rnd_DFF_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y2/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9866 ],
            "I3": [ 8059 ]
          }
        },
        "u.rnd_DFF_Q_15_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9864 ],
            "I3": [ 8034 ]
          }
        },
        "u.rnd_DFF_Q_16_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9862 ],
            "I3": [ 8033 ]
          }
        },
        "u.rnd_DFF_Q_17_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y3/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9860 ],
            "I3": [ 8036 ]
          }
        },
        "u.rnd_DFF_Q_18_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9858 ],
            "I3": [ 8039 ]
          }
        },
        "u.rnd_DFF_Q_19_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9856 ],
            "I3": [ 8038 ]
          }
        },
        "u.rnd_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y8/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9854 ],
            "I3": [ 7985 ]
          }
        },
        "u.rnd_DFF_Q_20_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9852 ],
            "I3": [ 7988 ]
          }
        },
        "u.rnd_DFF_Q_21_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9850 ],
            "I3": [ 7987 ]
          }
        },
        "u.rnd_DFF_Q_22_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9848 ],
            "I3": [ 7990 ]
          }
        },
        "u.rnd_DFF_Q_23_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9846 ],
            "I3": [ 8043 ]
          }
        },
        "u.rnd_DFF_Q_24_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y4/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9844 ],
            "I3": [ 7993 ]
          }
        },
        "u.rnd_DFF_Q_25_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9842 ],
            "I3": [ 7992 ]
          }
        },
        "u.rnd_DFF_Q_26_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y3/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9840 ],
            "I3": [ 7995 ]
          }
        },
        "u.rnd_DFF_Q_27_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9838 ],
            "I3": [ 7997 ]
          }
        },
        "u.rnd_DFF_Q_28_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9836 ],
            "I3": [ 8046 ]
          }
        },
        "u.rnd_DFF_Q_29_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y6/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9834 ],
            "I3": [ 8048 ]
          }
        },
        "u.rnd_DFF_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y8/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9832 ],
            "I3": [ 7984 ]
          }
        },
        "u.rnd_DFF_Q_30_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y6/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9830 ],
            "I3": [ 8014 ]
          }
        },
        "u.rnd_DFF_Q_31_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y7/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9828 ],
            "I3": [ 8001 ]
          }
        },
        "u.rnd_DFF_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9826 ],
            "I3": [ 8023 ]
          }
        },
        "u.rnd_DFF_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y5/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9824 ],
            "I3": [ 8022 ]
          }
        },
        "u.rnd_DFF_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9822 ],
            "I3": [ 8025 ]
          }
        },
        "u.rnd_DFF_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y5/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9820 ],
            "I3": [ 8052 ]
          }
        },
        "u.rnd_DFF_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y4/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9818 ],
            "I3": [ 8028 ]
          }
        },
        "u.rnd_DFF_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9816 ],
            "I3": [ 8027 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y5/LUT3"
          },
          "port_directions": {
            "F": "output"
          },
          "connections": {
            "F": [ 9814 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9812 ],
            "I3": [ 9225 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9810 ],
            "I3": [ 9308 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9808 ],
            "I3": [ 9316 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y4/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9806 ],
            "I3": [ 9338 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9804 ],
            "I3": [ 9384 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9802 ],
            "I3": [ 9387 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y6/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9800 ],
            "I3": [ 9497 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y6/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9798 ],
            "I3": [ 9512 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9796 ],
            "I3": [ 9527 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9794 ],
            "I3": [ 9548 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y8/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9792 ],
            "I3": [ 9566 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9790 ],
            "I3": [ 9670 ]
          }
        },
        "count_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9749 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7619 ],
            "CIN": [ 9748 ],
            "COUT": [  ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9747 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9746 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9744 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9743 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9741 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9740 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9738 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9736 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9735 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9733 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9732 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9731 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9729 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9727 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9726 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9725 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9723 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9722 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9720 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9712 ],
            "COUT": [ 9719 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9712 ]
          }
        },
        "uart_inst.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:5.17-5.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9695 ],
            "I": [ 7611 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9647 ],
            "I2": [ 9371 ],
            "I1": [ 9365 ],
            "I0": [ 9361 ],
            "F": [ 9379 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7920 ],
            "I1": [ 9017 ],
            "I0": [ 8151 ],
            "F": [ 9326 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9059 ],
            "I1": [ 9004 ],
            "I0": [ 9003 ],
            "F": [ 9083 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9083 ],
            "I0": [ 9066 ],
            "F": [ 7920 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7920 ],
            "I0": [ 7901 ],
            "F": [ 9666 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9686 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7912 ],
            "I2": [ 7874 ],
            "I1": [ 7901 ],
            "I0": [ 9378 ],
            "F": [ 9685 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7939 ],
            "O": [ 9678 ],
            "I1": [ 9686 ],
            "I0": [ 9685 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9681 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7874 ],
            "I1": [ 7901 ],
            "I0": [ 9378 ],
            "F": [ 9680 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7939 ],
            "O": [ 9677 ],
            "I1": [ 9681 ],
            "I0": [ 9680 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9665 ],
            "I1": [ 9678 ],
            "I0": [ 9677 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9379 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9673 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9379 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9672 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7920 ],
            "O": [ 9670 ],
            "I1": [ 9673 ],
            "I0": [ 9672 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7907 ],
            "D": [ 9790 ],
            "CLK": [ 7616 ],
            "CE": [ 9665 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9378 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7903 ],
            "D": [ 9378 ],
            "CLK": [ 7616 ],
            "CE": [ 9665 ]
          }
        },
        "uart_inst.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7876 ],
            "D": [ 9666 ],
            "CLK": [ 7616 ],
            "CE": [ 9665 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7925 ],
            "I2": [ 7912 ],
            "I1": [ 9378 ],
            "I0": [ 9647 ],
            "F": [ 8954 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9339 ],
            "I1": [ 9365 ],
            "I0": [ 9309 ],
            "F": [ 9659 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9365 ],
            "I1": [ 9318 ],
            "I0": [ 9305 ],
            "F": [ 9658 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9365 ],
            "I1": [ 9318 ],
            "I0": [ 9305 ],
            "F": [ 9657 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9659 ],
            "O": [ 9653 ],
            "I1": [ 9658 ],
            "I0": [ 9657 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9365 ],
            "I1": [ 9226 ],
            "I0": [ 8955 ],
            "F": [ 9652 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9365 ],
            "I1": [ 9228 ],
            "I0": [ 8958 ],
            "F": [ 9651 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110110101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9653 ],
            "I2": [ 9652 ],
            "I1": [ 9651 ],
            "I0": [ 9361 ],
            "F": [ 9648 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7907 ],
            "I0": [ 7876 ],
            "F": [ 9647 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9648 ],
            "I1": [ 9378 ],
            "I0": [ 9647 ],
            "F": [ 9644 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7919 ],
            "I2": [ 7874 ],
            "I1": [ 7901 ],
            "I0": [ 7876 ],
            "F": [ 9643 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7803 ],
            "D": [ 9644 ],
            "CLK": [ 7616 ],
            "CE": [ 9643 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7928 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9409 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9639 ],
            "I3": [ 9712 ],
            "I1": [ 9601 ],
            "I0": [  ],
            "COUT": [ 9635 ],
            "CIN": [ 9419 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9639 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9637 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9601 ],
            "D": [ 9637 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9633 ],
            "I3": [ 9712 ],
            "I1": [ 9600 ],
            "I0": [  ],
            "COUT": [ 9629 ],
            "CIN": [ 9635 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9633 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9631 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9600 ],
            "D": [ 9631 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9627 ],
            "I3": [ 9712 ],
            "I1": [ 9599 ],
            "I0": [  ],
            "COUT": [ 9623 ],
            "CIN": [ 9629 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9627 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9625 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9599 ],
            "D": [ 9625 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9621 ],
            "I3": [ 9712 ],
            "I1": [ 9605 ],
            "I0": [  ],
            "COUT": [ 9617 ],
            "CIN": [ 9623 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9621 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9619 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9605 ],
            "D": [ 9619 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9615 ],
            "I3": [ 9712 ],
            "I1": [ 9604 ],
            "I0": [  ],
            "COUT": [ 9611 ],
            "CIN": [ 9617 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9615 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9613 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9604 ],
            "D": [ 9613 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9609 ],
            "I3": [ 9712 ],
            "I1": [ 9603 ],
            "I0": [  ],
            "COUT": [ 9590 ],
            "CIN": [ 9611 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9609 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9607 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9603 ],
            "D": [ 9607 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9605 ],
            "I2": [ 9604 ],
            "I1": [ 9603 ],
            "I0": [ 9586 ],
            "F": [ 7933 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9414 ],
            "I2": [ 9601 ],
            "I1": [ 9600 ],
            "I0": [ 9599 ],
            "F": [ 7931 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7935 ],
            "I3": [ 9712 ],
            "I1": [ 7948 ],
            "I0": [  ],
            "COUT": [ 9595 ],
            "CIN": [ 9593 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7928 ],
            "I3": [ 9712 ],
            "I1": [ 7947 ],
            "I0": [  ],
            "COUT": [ 9596 ],
            "CIN": [ 9595 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7934 ],
            "I3": [ 9712 ],
            "I1": [ 7949 ],
            "I0": [  ],
            "COUT": [ 9593 ],
            "CIN": [ 9591 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9588 ],
            "I3": [ 9712 ],
            "I1": [ 9586 ],
            "I0": [  ],
            "COUT": [ 9591 ],
            "CIN": [ 9590 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9588 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9585 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9586 ],
            "D": [ 9585 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7934 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9543 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7890 ],
            "I1": [ 7959 ],
            "I0": [ 7876 ],
            "F": [ 9581 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7959 ],
            "D": [ 9581 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9577 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9576 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9569 ],
            "I1": [ 9577 ],
            "I0": [ 9576 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9572 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9571 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9568 ],
            "I1": [ 9572 ],
            "I0": [ 9571 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9566 ],
            "I1": [ 9569 ],
            "I0": [ 9568 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7957 ],
            "D": [ 9792 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9457 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9563 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7972 ],
            "D": [ 9563 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9559 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9558 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9551 ],
            "I1": [ 9559 ],
            "I0": [ 9558 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9554 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9553 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9550 ],
            "I1": [ 9554 ],
            "I0": [ 9553 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9548 ],
            "I1": [ 9551 ],
            "I0": [ 9550 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7971 ],
            "D": [ 9794 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9451 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9545 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7970 ],
            "D": [ 9545 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7949 ],
            "D": [ 9543 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9411 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9448 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9538 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9448 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9537 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9530 ],
            "I1": [ 9538 ],
            "I0": [ 9537 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9448 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9533 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9448 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9532 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9529 ],
            "I1": [ 9533 ],
            "I0": [ 9532 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9527 ],
            "I1": [ 9530 ],
            "I0": [ 9529 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7969 ],
            "D": [ 9796 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9445 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9523 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9445 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9522 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9515 ],
            "I1": [ 9523 ],
            "I0": [ 9522 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9445 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9518 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9445 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9517 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9514 ],
            "I1": [ 9518 ],
            "I0": [ 9517 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9512 ],
            "I1": [ 9515 ],
            "I0": [ 9514 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7967 ],
            "D": [ 9798 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9441 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9508 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9441 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9507 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9500 ],
            "I1": [ 9508 ],
            "I0": [ 9507 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9441 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9503 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9441 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 9502 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7912 ],
            "O": [ 9499 ],
            "I1": [ 9503 ],
            "I0": [ 9502 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9497 ],
            "I1": [ 9500 ],
            "I0": [ 9499 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7966 ],
            "D": [ 9800 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9437 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9494 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7965 ],
            "D": [ 9494 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9434 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9491 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7964 ],
            "D": [ 9491 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9431 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9488 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7977 ],
            "D": [ 9488 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9428 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9485 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7976 ],
            "D": [ 9485 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9425 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9482 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7975 ],
            "D": [ 9482 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9422 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9479 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7974 ],
            "D": [ 9479 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9475 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 9457 ],
            "I1": [ 9460 ],
            "I0": [ 7959 ],
            "F": [ 9474 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9451 ],
            "O": [ 9467 ],
            "I1": [ 9475 ],
            "I0": [ 9474 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9470 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9469 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9451 ],
            "O": [ 9466 ],
            "I1": [ 9470 ],
            "I0": [ 9469 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9448 ],
            "O": [ 7915 ],
            "I1": [ 9467 ],
            "I0": [ 9466 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9422 ],
            "I2": [ 9425 ],
            "I1": [ 9428 ],
            "I0": [ 9431 ],
            "F": [ 7917 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9434 ],
            "I2": [ 9437 ],
            "I1": [ 9441 ],
            "I0": [ 9445 ],
            "F": [ 7916 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9462 ],
            "I3": [ 9712 ],
            "I1": [ 7959 ],
            "I0": [  ],
            "COUT": [ 9459 ],
            "CIN": [ 9719 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9460 ],
            "I3": [ 9712 ],
            "I1": [ 7957 ],
            "I0": [  ],
            "COUT": [ 9456 ],
            "CIN": [ 9459 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9457 ],
            "I3": [ 9712 ],
            "I1": [ 7972 ],
            "I0": [  ],
            "COUT": [ 9453 ],
            "CIN": [ 9456 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9454 ],
            "I3": [ 9712 ],
            "I1": [ 7971 ],
            "I0": [  ],
            "COUT": [ 9450 ],
            "CIN": [ 9453 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9451 ],
            "I3": [ 9712 ],
            "I1": [ 7970 ],
            "I0": [  ],
            "COUT": [ 9447 ],
            "CIN": [ 9450 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9448 ],
            "I3": [ 9712 ],
            "I1": [ 7969 ],
            "I0": [  ],
            "COUT": [ 9443 ],
            "CIN": [ 9447 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9445 ],
            "I3": [ 9712 ],
            "I1": [ 7967 ],
            "I0": [  ],
            "COUT": [ 9439 ],
            "CIN": [ 9443 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9441 ],
            "I3": [ 9712 ],
            "I1": [ 7966 ],
            "I0": [  ],
            "COUT": [ 9436 ],
            "CIN": [ 9439 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9437 ],
            "I3": [ 9712 ],
            "I1": [ 7965 ],
            "I0": [  ],
            "COUT": [ 9433 ],
            "CIN": [ 9436 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9434 ],
            "I3": [ 9712 ],
            "I1": [ 7964 ],
            "I0": [  ],
            "COUT": [ 9430 ],
            "CIN": [ 9433 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9431 ],
            "I3": [ 9712 ],
            "I1": [ 7977 ],
            "I0": [  ],
            "COUT": [ 9427 ],
            "CIN": [ 9430 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9428 ],
            "I3": [ 9712 ],
            "I1": [ 7976 ],
            "I0": [  ],
            "COUT": [ 9424 ],
            "CIN": [ 9427 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9425 ],
            "I3": [ 9712 ],
            "I1": [ 7975 ],
            "I0": [  ],
            "COUT": [ 9421 ],
            "CIN": [ 9424 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9422 ],
            "I3": [ 9712 ],
            "I1": [ 7974 ],
            "I0": [  ],
            "COUT": [ 9418 ],
            "CIN": [ 9421 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9416 ],
            "I3": [ 9712 ],
            "I1": [ 9414 ],
            "I0": [  ],
            "COUT": [ 9419 ],
            "CIN": [ 9418 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9416 ],
            "I1": [ 7890 ],
            "I0": [ 7876 ],
            "F": [ 9413 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9414 ],
            "D": [ 9413 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7948 ],
            "D": [ 9411 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7947 ],
            "D": [ 9409 ],
            "CLK": [ 7616 ],
            "CE": [ 7942 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7919 ],
            "I1": [ 7874 ],
            "I0": [ 7901 ],
            "F": [ 9385 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9384 ],
            "I3": [ 9712 ],
            "I1": [ 9003 ],
            "I0": [  ],
            "COUT": [ 9406 ],
            "CIN": [ 9390 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7912 ],
            "I2": [ 7919 ],
            "I1": [ 7874 ],
            "I0": [ 7901 ],
            "F": [ 9402 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7919 ],
            "I1": [ 7874 ],
            "I0": [ 7901 ],
            "F": [ 9401 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 9383 ],
            "I1": [ 9402 ],
            "I0": [ 9401 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9066 ],
            "F": [ 9398 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9385 ],
            "Q": [ 9066 ],
            "D": [ 9398 ],
            "CLK": [ 7616 ],
            "CE": [ 9383 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9396 ],
            "I3": [ 9712 ],
            "I1": [ 9066 ],
            "I0": [  ],
            "COUT": [ 9394 ],
            "CIN": [ 9720 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9392 ],
            "I3": [ 9712 ],
            "I1": [ 9059 ],
            "I0": [  ],
            "COUT": [ 9389 ],
            "CIN": [ 9394 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9385 ],
            "Q": [ 9059 ],
            "D": [ 9392 ],
            "CLK": [ 7616 ],
            "CE": [ 9383 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9387 ],
            "I3": [ 9712 ],
            "I1": [ 9004 ],
            "I0": [  ],
            "COUT": [ 9390 ],
            "CIN": [ 9389 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9385 ],
            "Q": [ 9004 ],
            "D": [ 9802 ],
            "CLK": [ 7616 ],
            "CE": [ 9383 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9385 ],
            "Q": [ 9003 ],
            "D": [ 9804 ],
            "CLK": [ 7616 ],
            "CE": [ 9383 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9359 ],
            "I3": [ 9712 ],
            "I1": [ 9361 ],
            "I0": [  ],
            "COUT": [ 9381 ],
            "CIN": [ 9368 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7925 ],
            "I2": [ 7912 ],
            "I1": [ 9379 ],
            "I0": [ 9378 ],
            "F": [ 9358 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9371 ],
            "F": [ 9374 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8954 ],
            "Q": [ 9371 ],
            "D": [ 9374 ],
            "CLK": [ 7616 ],
            "CE": [ 9358 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9372 ],
            "I3": [ 9712 ],
            "I1": [ 9371 ],
            "I0": [  ],
            "COUT": [ 9367 ],
            "CIN": [ 9722 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9363 ],
            "I3": [ 9712 ],
            "I1": [ 9365 ],
            "I0": [  ],
            "COUT": [ 9368 ],
            "CIN": [ 9367 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8954 ],
            "Q": [ 9365 ],
            "D": [ 9363 ],
            "CLK": [ 7616 ],
            "CE": [ 9358 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8954 ],
            "Q": [ 9361 ],
            "D": [ 9359 ],
            "CLK": [ 7616 ],
            "CE": [ 9358 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9713 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9712 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9222 ],
            "I2": [ 9081 ],
            "I1": [ 9089 ],
            "I0": [ 8199 ],
            "F": [ 9352 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9351 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9076 ],
            "O": [ 9343 ],
            "I1": [ 9352 ],
            "I0": [ 9351 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9029 ],
            "I2": [ 9017 ],
            "I1": [ 8155 ],
            "I0": [ 8115 ],
            "F": [ 9347 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8964 ],
            "I1": [ 8961 ],
            "I0": [ 8170 ],
            "F": [ 9346 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9129 ],
            "I2": [ 9347 ],
            "I1": [ 9285 ],
            "I0": [ 9346 ],
            "F": [ 9342 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9341 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9343 ],
            "O": [ 9338 ],
            "I1": [ 9342 ],
            "I0": [ 9341 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9339 ],
            "D": [ 9806 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9281 ],
            "I2": [ 9220 ],
            "I1": [ 9126 ],
            "I0": [ 9283 ],
            "F": [ 9334 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9333 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9087 ],
            "O": [ 9322 ],
            "I1": [ 9334 ],
            "I0": [ 9333 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9008 ],
            "I2": [ 9131 ],
            "I1": [ 8093 ],
            "I0": [ 8075 ],
            "F": [ 9328 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9138 ],
            "I2": [ 9029 ],
            "I1": [ 9245 ],
            "I0": [ 9249 ],
            "F": [ 9327 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9013 ],
            "I2": [ 9136 ],
            "I1": [ 9187 ],
            "I0": [ 9179 ],
            "F": [ 9325 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9328 ],
            "I2": [ 9327 ],
            "I1": [ 9326 ],
            "I0": [ 9325 ],
            "F": [ 9321 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9320 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9322 ],
            "O": [ 9316 ],
            "I1": [ 9321 ],
            "I0": [ 9320 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9318 ],
            "D": [ 9808 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9010 ],
            "I2": [ 9025 ],
            "I1": [ 9006 ],
            "I0": [ 9022 ],
            "F": [ 9312 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9311 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9031 ],
            "O": [ 9308 ],
            "I1": [ 9312 ],
            "I0": [ 9311 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9309 ],
            "D": [ 9810 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9288 ],
            "I2": [ 9294 ],
            "I1": [ 9231 ],
            "I0": [ 8065 ],
            "F": [ 9303 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9305 ],
            "D": [ 9303 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9299 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9019 ],
            "I2": [ 9008 ],
            "I1": [ 9131 ],
            "I0": [ 9078 ],
            "F": [ 9298 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9089 ],
            "O": [ 9232 ],
            "I1": [ 9299 ],
            "I0": [ 9298 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9019 ],
            "I2": [ 9017 ],
            "I1": [ 8142 ],
            "I0": [ 8124 ],
            "F": [ 9293 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9292 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9274 ],
            "O": [ 9294 ],
            "I1": [ 9293 ],
            "I0": [ 9292 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9131 ],
            "I2": [ 9078 ],
            "I1": [ 8159 ],
            "I0": [ 8204 ],
            "F": [ 9289 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9289 ],
            "I2": [ 9168 ],
            "I1": [ 9083 ],
            "I0": [ 8101 ],
            "F": [ 9288 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8964 ],
            "I0": [ 8961 ],
            "F": [ 9231 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9168 ],
            "I2": [ 9008 ],
            "I1": [ 8115 ],
            "I0": [ 8097 ],
            "F": [ 9285 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8964 ],
            "I2": [ 8961 ],
            "I1": [ 8119 ],
            "I0": [ 8170 ],
            "F": [ 9283 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9019 ],
            "I2": [ 9168 ],
            "I1": [ 8133 ],
            "I0": [ 8110 ],
            "F": [ 9281 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9279 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8124 ],
            "COUT": [ 9276 ],
            "CIN": [ 9195 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9202 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9277 ],
            "CIN": [ 9276 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9089 ],
            "I2": [ 9008 ],
            "I1": [ 8084 ],
            "I0": [ 8186 ],
            "F": [ 9274 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9202 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9019 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9017 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9270 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8142 ],
            "COUT": [ 9267 ],
            "CIN": [ 9260 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9265 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9268 ],
            "CIN": [ 9267 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9138 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8151 ],
            "F": [ 9244 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9262 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8151 ],
            "COUT": [ 9259 ],
            "CIN": [ 9723 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9257 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8147 ],
            "COUT": [ 9260 ],
            "CIN": [ 9259 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9171 ],
            "I3": [ 9712 ],
            "I1": [ 9257 ],
            "I0": [  ],
            "COUT": [ 9256 ],
            "CIN": [ 9243 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9254 ],
            "I3": [ 9712 ],
            "I1": [ 8155 ],
            "I0": [  ],
            "COUT": [ 9242 ],
            "CIN": [ 9725 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8110 ],
            "F": [ 9248 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9251 ],
            "I3": [ 9712 ],
            "I1": [ 8115 ],
            "I0": [  ],
            "COUT": [ 9247 ],
            "CIN": [ 9726 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9249 ],
            "I3": [ 9712 ],
            "I1": [ 9248 ],
            "I0": [  ],
            "COUT": [ 9116 ],
            "CIN": [ 9247 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9245 ],
            "I3": [ 9712 ],
            "I1": [ 9244 ],
            "I0": [  ],
            "COUT": [ 9243 ],
            "CIN": [ 9242 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9234 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9029 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9239 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8101 ],
            "COUT": [ 9236 ],
            "CIN": [ 9121 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9234 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9237 ],
            "CIN": [ 9236 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9234 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9168 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9232 ],
            "I2": [ 9231 ],
            "I1": [ 9168 ],
            "I0": [ 9017 ],
            "F": [ 9225 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9228 ],
            "D": [ 9812 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9226 ],
            "D": [ 9225 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9138 ],
            "I2": [ 9013 ],
            "I1": [ 9029 ],
            "I0": [ 9136 ],
            "F": [ 8967 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8975 ],
            "I2": [ 9013 ],
            "I1": [ 8138 ],
            "I0": [ 8199 ],
            "F": [ 9222 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8975 ],
            "I2": [ 9078 ],
            "I1": [ 9143 ],
            "I0": [ 8175 ],
            "F": [ 9220 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9162 ],
            "I0": [ 9160 ],
            "F": [ 8975 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8194 ],
            "F": [ 9142 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9216 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8084 ],
            "COUT": [ 9204 ],
            "CIN": [ 9212 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9214 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8093 ],
            "COUT": [ 9211 ],
            "CIN": [ 9727 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9175 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8088 ],
            "COUT": [ 9212 ],
            "CIN": [ 9211 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9111 ],
            "I2": [ 9114 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9131 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8997 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9078 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9162 ],
            "I0": [ 9160 ],
            "F": [ 9089 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9114 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9008 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9200 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9205 ],
            "CIN": [ 9204 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9202 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9013 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9114 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 9136 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8133 ],
            "F": [ 9186 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9197 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8133 ],
            "COUT": [ 9194 ],
            "CIN": [ 9729 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9192 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8129 ],
            "COUT": [ 9195 ],
            "CIN": [ 9194 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9011 ],
            "I3": [ 9712 ],
            "I1": [ 9192 ],
            "I0": [  ],
            "COUT": [ 9191 ],
            "CIN": [ 9185 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9189 ],
            "I3": [ 9712 ],
            "I1": [ 8138 ],
            "I0": [  ],
            "COUT": [ 9184 ],
            "CIN": [ 9731 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9187 ],
            "I3": [ 9712 ],
            "I1": [ 9186 ],
            "I0": [  ],
            "COUT": [ 9185 ],
            "CIN": [ 9184 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8093 ],
            "F": [ 9178 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9181 ],
            "I3": [ 9712 ],
            "I1": [ 8097 ],
            "I0": [  ],
            "COUT": [ 9177 ],
            "CIN": [ 9732 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9179 ],
            "I3": [ 9712 ],
            "I1": [ 9178 ],
            "I0": [  ],
            "COUT": [ 9173 ],
            "CIN": [ 9177 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9165 ],
            "I3": [ 9712 ],
            "I1": [ 9175 ],
            "I0": [  ],
            "COUT": [ 9174 ],
            "CIN": [ 9173 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9138 ],
            "I2": [ 9131 ],
            "I1": [ 9171 ],
            "I0": [ 8208 ],
            "F": [ 9035 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9089 ],
            "I2": [ 9168 ],
            "I1": [ 8106 ],
            "I0": [ 8190 ],
            "F": [ 9034 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9136 ],
            "I2": [ 9165 ],
            "I1": [ 9083 ],
            "I0": [ 9066 ],
            "F": [ 9032 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8975 ],
            "I2": [ 9078 ],
            "I1": [ 9149 ],
            "I0": [ 8164 ],
            "F": [ 9033 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9066 ],
            "I2": [ 9059 ],
            "I1": [ 9004 ],
            "I0": [ 9003 ],
            "F": [ 9162 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9160 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9159 ],
            "CIN": [ 9156 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9157 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8186 ],
            "COUT": [ 9156 ],
            "CIN": [ 9152 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9154 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8194 ],
            "COUT": [ 9151 ],
            "CIN": [ 9733 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9148 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8190 ],
            "COUT": [ 9152 ],
            "CIN": [ 9151 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9149 ],
            "I3": [ 9712 ],
            "I1": [ 9148 ],
            "I0": [  ],
            "COUT": [ 9147 ],
            "CIN": [ 9141 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9145 ],
            "I3": [ 9712 ],
            "I1": [ 8199 ],
            "I0": [  ],
            "COUT": [ 9140 ],
            "CIN": [ 9735 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9143 ],
            "I3": [ 9712 ],
            "I1": [ 9142 ],
            "I0": [  ],
            "COUT": [ 9141 ],
            "CIN": [ 9140 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9138 ],
            "I2": [ 9136 ],
            "I1": [ 8155 ],
            "I0": [ 8097 ],
            "F": [ 9133 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9133 ],
            "I2": [ 8972 ],
            "I1": [ 9131 ],
            "I0": [ 8079 ],
            "F": [ 9129 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9111 ],
            "I2": [ 9114 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 8972 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8972 ],
            "I0": [ 9095 ],
            "F": [ 9126 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8075 ],
            "F": [ 9094 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9123 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8110 ],
            "COUT": [ 9120 ],
            "CIN": [ 9736 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9118 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8106 ],
            "COUT": [ 9121 ],
            "CIN": [ 9120 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9027 ],
            "I3": [ 9712 ],
            "I1": [ 9118 ],
            "I0": [  ],
            "COUT": [ 9117 ],
            "CIN": [ 9116 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9004 ],
            "I0": [ 9003 ],
            "F": [ 9114 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9111 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9110 ],
            "CIN": [ 9107 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9108 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8204 ],
            "COUT": [ 9107 ],
            "CIN": [ 9103 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9105 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8075 ],
            "COUT": [ 9102 ],
            "CIN": [ 9738 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9100 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8208 ],
            "COUT": [ 9103 ],
            "CIN": [ 9102 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9026 ],
            "I3": [ 9712 ],
            "I1": [ 9100 ],
            "I0": [  ],
            "COUT": [ 9099 ],
            "CIN": [ 9093 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9097 ],
            "I3": [ 9712 ],
            "I1": [ 8079 ],
            "I0": [  ],
            "COUT": [ 9092 ],
            "CIN": [ 9740 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9095 ],
            "I3": [ 9712 ],
            "I1": [ 9094 ],
            "I0": [  ],
            "COUT": [ 9093 ],
            "CIN": [ 9092 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9089 ],
            "I2": [ 8970 ],
            "I1": [ 8980 ],
            "I0": [ 8194 ],
            "F": [ 9087 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8997 ],
            "I2": [ 9000 ],
            "I1": [ 9066 ],
            "I0": [ 9059 ],
            "F": [ 8970 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9019 ],
            "I2": [ 9083 ],
            "I1": [ 9066 ],
            "I0": [ 8138 ],
            "F": [ 9081 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8970 ],
            "I1": [ 9078 ],
            "I0": [ 8181 ],
            "F": [ 9076 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8175 ],
            "F": [ 8979 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011101010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9066 ],
            "I2": [ 9059 ],
            "I1": [ 9004 ],
            "I0": [ 9003 ],
            "F": [ 8964 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8961 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9056 ],
            "CIN": [ 9053 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9054 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8065 ],
            "COUT": [ 9053 ],
            "CIN": [ 9049 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9051 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8119 ],
            "COUT": [ 9048 ],
            "CIN": [ 9741 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9039 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8070 ],
            "COUT": [ 9049 ],
            "CIN": [ 9048 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8119 ],
            "F": [ 9042 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9045 ],
            "I3": [ 9712 ],
            "I1": [ 8170 ],
            "I0": [  ],
            "COUT": [ 9041 ],
            "CIN": [ 9743 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9043 ],
            "I3": [ 9712 ],
            "I1": [ 9042 ],
            "I0": [  ],
            "COUT": [ 9037 ],
            "CIN": [ 9041 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 9023 ],
            "I3": [ 9712 ],
            "I1": [ 9039 ],
            "I0": [  ],
            "COUT": [ 9038 ],
            "CIN": [ 9037 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9035 ],
            "I2": [ 9034 ],
            "I1": [ 9033 ],
            "I0": [ 9032 ],
            "F": [ 9031 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8972 ],
            "I2": [ 9029 ],
            "I1": [ 9027 ],
            "I0": [ 9026 ],
            "F": [ 9025 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9023 ],
            "I2": [ 8964 ],
            "I1": [ 8961 ],
            "I0": [ 8070 ],
            "F": [ 9022 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9019 ],
            "I2": [ 9017 ],
            "I1": [ 8147 ],
            "I0": [ 8129 ],
            "F": [ 9014 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9014 ],
            "I1": [ 9013 ],
            "I0": [ 9011 ],
            "F": [ 9010 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9008 ],
            "I2": [ 8970 ],
            "I1": [ 8986 ],
            "I0": [ 8088 ],
            "F": [ 9006 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9004 ],
            "I0": [ 9003 ],
            "F": [ 9000 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8997 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 8996 ],
            "CIN": [ 8993 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8994 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8159 ],
            "COUT": [ 8993 ],
            "CIN": [ 8989 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8991 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8175 ],
            "COUT": [ 8988 ],
            "CIN": [ 9744 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8985 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 8164 ],
            "COUT": [ 8989 ],
            "CIN": [ 8988 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8986 ],
            "I3": [ 9712 ],
            "I1": [ 8985 ],
            "I0": [  ],
            "COUT": [ 8984 ],
            "CIN": [ 8978 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8982 ],
            "I3": [ 9712 ],
            "I1": [ 8181 ],
            "I0": [  ],
            "COUT": [ 8977 ],
            "CIN": [ 9746 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 8980 ],
            "I3": [ 9712 ],
            "I1": [ 8979 ],
            "I0": [  ],
            "COUT": [ 8978 ],
            "CIN": [ 8977 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8975 ],
            "I1": [ 8972 ],
            "I0": [ 8970 ],
            "F": [ 8966 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8967 ],
            "I2": [ 8966 ],
            "I1": [ 8964 ],
            "I0": [ 8961 ],
            "F": [ 8957 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8958 ],
            "D": [ 8957 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:174.5-271.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8955 ],
            "D": [ 9814 ],
            "CLK": [ 7616 ],
            "CE": [ 8954 ]
          }
        },
        "uartTx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:6.17-6.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9713 ],
            "BOTTOM_IO_PORT_A": [ 9713 ],
            "O": [ 7612 ],
            "I": [ 7803 ]
          }
        },
        "u.u_ro.R[9].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8929 ],
            "F": [ 8934 ]
          }
        },
        "u.u_ro.R[9].u_ro.out_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8901 ],
            "I2": [ 8929 ],
            "I1": [ 8327 ],
            "I0": [ 8364 ],
            "F": [ 8019 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8948 ],
            "F": [ 8926 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8946 ],
            "F": [ 8948 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8944 ],
            "F": [ 8946 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8942 ],
            "F": [ 8944 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8940 ],
            "F": [ 8942 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8938 ],
            "F": [ 8940 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8936 ],
            "F": [ 8938 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8933 ],
            "F": [ 8936 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8934 ],
            "F": [ 8933 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8925 ],
            "F": [ 8929 ]
          }
        },
        "u.u_ro.R[9].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[9].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8926 ],
            "F": [ 8925 ]
          }
        },
        "u.u_ro.R[8].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8901 ],
            "F": [ 8907 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8921 ],
            "F": [ 8904 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8919 ],
            "F": [ 8921 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8917 ],
            "F": [ 8919 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8915 ],
            "F": [ 8917 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8913 ],
            "F": [ 8915 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8911 ],
            "F": [ 8913 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8909 ],
            "F": [ 8911 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8906 ],
            "F": [ 8909 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8907 ],
            "F": [ 8906 ]
          }
        },
        "u.u_ro.R[8].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[8].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8904 ],
            "F": [ 8901 ]
          }
        },
        "u.u_ro.R[7].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8894 ],
            "F": [ 8877 ]
          }
        },
        "u.u_ro.R[7].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 8481 ],
            "I1": [ 8871 ],
            "I0": [ 8894 ],
            "F": [ 8017 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8891 ],
            "F": [ 8894 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8889 ],
            "F": [ 8891 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8887 ],
            "F": [ 8889 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8885 ],
            "F": [ 8887 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8883 ],
            "F": [ 8885 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8881 ],
            "F": [ 8883 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8879 ],
            "F": [ 8881 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8876 ],
            "F": [ 8879 ]
          }
        },
        "u.u_ro.R[7].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[7].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8877 ],
            "F": [ 8876 ]
          }
        },
        "u.u_ro.R[6].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8871 ],
            "F": [ 8856 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8868 ],
            "F": [ 8871 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8866 ],
            "F": [ 8868 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8864 ],
            "F": [ 8866 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8862 ],
            "F": [ 8864 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8860 ],
            "F": [ 8862 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8858 ],
            "F": [ 8860 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8855 ],
            "F": [ 8858 ]
          }
        },
        "u.u_ro.R[6].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[6].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8856 ],
            "F": [ 8855 ]
          }
        },
        "u.u_ro.R[5].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8849 ],
            "F": [ 8836 ]
          }
        },
        "u.u_ro.R[5].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8737 ],
            "I2": [ 8784 ],
            "I1": [ 8812 ],
            "I0": [ 8849 ],
            "F": [ 8018 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8846 ],
            "F": [ 8849 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8844 ],
            "F": [ 8846 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8842 ],
            "F": [ 8844 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8840 ],
            "F": [ 8842 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8838 ],
            "F": [ 8840 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8835 ],
            "F": [ 8838 ]
          }
        },
        "u.u_ro.R[5].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[5].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8836 ],
            "F": [ 8835 ]
          }
        },
        "u.u_ro.R[4].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8812 ],
            "F": [ 8817 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8831 ],
            "F": [ 8809 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8829 ],
            "F": [ 8831 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8827 ],
            "F": [ 8829 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8825 ],
            "F": [ 8827 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8823 ],
            "F": [ 8825 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8821 ],
            "F": [ 8823 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8819 ],
            "F": [ 8821 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8816 ],
            "F": [ 8819 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8817 ],
            "F": [ 8816 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8808 ],
            "F": [ 8812 ]
          }
        },
        "u.u_ro.R[4].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[4].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8809 ],
            "F": [ 8808 ]
          }
        },
        "u.u_ro.R[3].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8784 ],
            "F": [ 8790 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8804 ],
            "F": [ 8787 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8802 ],
            "F": [ 8804 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8800 ],
            "F": [ 8802 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8798 ],
            "F": [ 8800 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8796 ],
            "F": [ 8798 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8794 ],
            "F": [ 8796 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8792 ],
            "F": [ 8794 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8789 ],
            "F": [ 8792 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8790 ],
            "F": [ 8789 ]
          }
        },
        "u.u_ro.R[3].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[3].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8787 ],
            "F": [ 8784 ]
          }
        },
        "u.u_ro.R[31].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8777 ],
            "F": [ 8762 ]
          }
        },
        "u.u_ro.R[31].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8580 ],
            "I2": [ 8617 ],
            "I1": [ 8756 ],
            "I0": [ 8777 ],
            "F": [ 8007 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8774 ],
            "F": [ 8777 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8772 ],
            "F": [ 8774 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8770 ],
            "F": [ 8772 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8768 ],
            "F": [ 8770 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8766 ],
            "F": [ 8768 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8764 ],
            "F": [ 8766 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8761 ],
            "F": [ 8764 ]
          }
        },
        "u.u_ro.R[31].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[31].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8762 ],
            "F": [ 8761 ]
          }
        },
        "u.u_ro.R[30].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8756 ],
            "F": [ 8743 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8753 ],
            "F": [ 8756 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8751 ],
            "F": [ 8753 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8749 ],
            "F": [ 8751 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8747 ],
            "F": [ 8749 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8745 ],
            "F": [ 8747 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8742 ],
            "F": [ 8745 ]
          }
        },
        "u.u_ro.R[30].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[30].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8743 ],
            "F": [ 8742 ]
          }
        },
        "u.u_ro.R[2].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8737 ],
            "F": [ 8720 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8734 ],
            "F": [ 8737 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8732 ],
            "F": [ 8734 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8730 ],
            "F": [ 8732 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8728 ],
            "F": [ 8730 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8726 ],
            "F": [ 8728 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8724 ],
            "F": [ 8726 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8722 ],
            "F": [ 8724 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8719 ],
            "F": [ 8722 ]
          }
        },
        "u.u_ro.R[2].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[2].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8720 ],
            "F": [ 8719 ]
          }
        },
        "u.u_ro.R[29].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8695 ],
            "F": [ 8700 ]
          }
        },
        "u.u_ro.R[29].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8638 ],
            "I2": [ 8661 ],
            "I1": [ 8667 ],
            "I0": [ 8695 ],
            "F": [ 8006 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8714 ],
            "F": [ 8692 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8712 ],
            "F": [ 8714 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8710 ],
            "F": [ 8712 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8708 ],
            "F": [ 8710 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8706 ],
            "F": [ 8708 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8704 ],
            "F": [ 8706 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8702 ],
            "F": [ 8704 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8699 ],
            "F": [ 8702 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8700 ],
            "F": [ 8699 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8691 ],
            "F": [ 8695 ]
          }
        },
        "u.u_ro.R[29].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[29].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8692 ],
            "F": [ 8691 ]
          }
        },
        "u.u_ro.R[28].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8667 ],
            "F": [ 8673 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8687 ],
            "F": [ 8670 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8685 ],
            "F": [ 8687 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8683 ],
            "F": [ 8685 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8681 ],
            "F": [ 8683 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8679 ],
            "F": [ 8681 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8677 ],
            "F": [ 8679 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8675 ],
            "F": [ 8677 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8672 ],
            "F": [ 8675 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8673 ],
            "F": [ 8672 ]
          }
        },
        "u.u_ro.R[28].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[28].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8670 ],
            "F": [ 8667 ]
          }
        },
        "u.u_ro.R[27].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8661 ],
            "F": [ 8644 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8658 ],
            "F": [ 8661 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8656 ],
            "F": [ 8658 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8654 ],
            "F": [ 8656 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8652 ],
            "F": [ 8654 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8650 ],
            "F": [ 8652 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8648 ],
            "F": [ 8650 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8646 ],
            "F": [ 8648 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8643 ],
            "F": [ 8646 ]
          }
        },
        "u.u_ro.R[27].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[27].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8644 ],
            "F": [ 8643 ]
          }
        },
        "u.u_ro.R[26].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8638 ],
            "F": [ 8623 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8635 ],
            "F": [ 8638 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8633 ],
            "F": [ 8635 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8631 ],
            "F": [ 8633 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8629 ],
            "F": [ 8631 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8627 ],
            "F": [ 8629 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8625 ],
            "F": [ 8627 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8622 ],
            "F": [ 8625 ]
          }
        },
        "u.u_ro.R[26].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[26].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8623 ],
            "F": [ 8622 ]
          }
        },
        "u.u_ro.R[25].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8617 ],
            "F": [ 8604 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8614 ],
            "F": [ 8617 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8612 ],
            "F": [ 8614 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8610 ],
            "F": [ 8612 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8608 ],
            "F": [ 8610 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8606 ],
            "F": [ 8608 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8603 ],
            "F": [ 8606 ]
          }
        },
        "u.u_ro.R[25].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[25].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8604 ],
            "F": [ 8603 ]
          }
        },
        "u.u_ro.R[24].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8580 ],
            "F": [ 8585 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8599 ],
            "F": [ 8577 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8597 ],
            "F": [ 8599 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8595 ],
            "F": [ 8597 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8593 ],
            "F": [ 8595 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8591 ],
            "F": [ 8593 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8589 ],
            "F": [ 8591 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8587 ],
            "F": [ 8589 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8584 ],
            "F": [ 8587 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8585 ],
            "F": [ 8584 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8576 ],
            "F": [ 8580 ]
          }
        },
        "u.u_ro.R[24].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[24].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8577 ],
            "F": [ 8576 ]
          }
        },
        "u.u_ro.R[23].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8551 ],
            "F": [ 8557 ]
          }
        },
        "u.u_ro.R[23].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8385 ],
            "I2": [ 8408 ],
            "I1": [ 8545 ],
            "I0": [ 8551 ],
            "F": [ 8008 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8571 ],
            "F": [ 8554 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8569 ],
            "F": [ 8571 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8567 ],
            "F": [ 8569 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8565 ],
            "F": [ 8567 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8563 ],
            "F": [ 8565 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8561 ],
            "F": [ 8563 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8559 ],
            "F": [ 8561 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8556 ],
            "F": [ 8559 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8557 ],
            "F": [ 8556 ]
          }
        },
        "u.u_ro.R[23].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[23].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8554 ],
            "F": [ 8551 ]
          }
        },
        "u.u_ro.R[22].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8545 ],
            "F": [ 8528 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8542 ],
            "F": [ 8545 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8540 ],
            "F": [ 8542 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8538 ],
            "F": [ 8540 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8536 ],
            "F": [ 8538 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8534 ],
            "F": [ 8536 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8532 ],
            "F": [ 8534 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8530 ],
            "F": [ 8532 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8527 ],
            "F": [ 8530 ]
          }
        },
        "u.u_ro.R[22].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[22].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8528 ],
            "F": [ 8527 ]
          }
        },
        "u.u_ro.R[21].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8521 ],
            "F": [ 8506 ]
          }
        },
        "u.u_ro.R[21].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8414 ],
            "I2": [ 8442 ],
            "I1": [ 8500 ],
            "I0": [ 8521 ],
            "F": [ 8009 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8518 ],
            "F": [ 8521 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8516 ],
            "F": [ 8518 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8514 ],
            "F": [ 8516 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8512 ],
            "F": [ 8514 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8510 ],
            "F": [ 8512 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8508 ],
            "F": [ 8510 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8505 ],
            "F": [ 8508 ]
          }
        },
        "u.u_ro.R[21].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[21].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8506 ],
            "F": [ 8505 ]
          }
        },
        "u.u_ro.R[20].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8500 ],
            "F": [ 8487 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8497 ],
            "F": [ 8500 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8495 ],
            "F": [ 8497 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8493 ],
            "F": [ 8495 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8491 ],
            "F": [ 8493 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8489 ],
            "F": [ 8491 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8486 ],
            "F": [ 8489 ]
          }
        },
        "u.u_ro.R[20].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[20].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8487 ],
            "F": [ 8486 ]
          }
        },
        "u.u_ro.R[1].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8481 ],
            "F": [ 8466 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8478 ],
            "F": [ 8481 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8476 ],
            "F": [ 8478 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8474 ],
            "F": [ 8476 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8472 ],
            "F": [ 8474 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8470 ],
            "F": [ 8472 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8468 ],
            "F": [ 8470 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8465 ],
            "F": [ 8468 ]
          }
        },
        "u.u_ro.R[1].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[1].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8466 ],
            "F": [ 8465 ]
          }
        },
        "u.u_ro.R[19].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8442 ],
            "F": [ 8447 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8461 ],
            "F": [ 8439 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8459 ],
            "F": [ 8461 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8457 ],
            "F": [ 8459 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8455 ],
            "F": [ 8457 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8453 ],
            "F": [ 8455 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8451 ],
            "F": [ 8453 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8449 ],
            "F": [ 8451 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8446 ],
            "F": [ 8449 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8447 ],
            "F": [ 8446 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8438 ],
            "F": [ 8442 ]
          }
        },
        "u.u_ro.R[19].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[19].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8439 ],
            "F": [ 8438 ]
          }
        },
        "u.u_ro.R[18].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8414 ],
            "F": [ 8420 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8434 ],
            "F": [ 8417 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8432 ],
            "F": [ 8434 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8430 ],
            "F": [ 8432 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8428 ],
            "F": [ 8430 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8426 ],
            "F": [ 8428 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8424 ],
            "F": [ 8426 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8422 ],
            "F": [ 8424 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8419 ],
            "F": [ 8422 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8420 ],
            "F": [ 8419 ]
          }
        },
        "u.u_ro.R[18].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[18].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8417 ],
            "F": [ 8414 ]
          }
        },
        "u.u_ro.R[17].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8408 ],
            "F": [ 8391 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8405 ],
            "F": [ 8408 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8403 ],
            "F": [ 8405 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8401 ],
            "F": [ 8403 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8399 ],
            "F": [ 8401 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8397 ],
            "F": [ 8399 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8395 ],
            "F": [ 8397 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8393 ],
            "F": [ 8395 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8390 ],
            "F": [ 8393 ]
          }
        },
        "u.u_ro.R[17].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[17].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8391 ],
            "F": [ 8390 ]
          }
        },
        "u.u_ro.R[16].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8385 ],
            "F": [ 8370 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8382 ],
            "F": [ 8385 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8380 ],
            "F": [ 8382 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8378 ],
            "F": [ 8380 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8376 ],
            "F": [ 8378 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8374 ],
            "F": [ 8376 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8372 ],
            "F": [ 8374 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8369 ],
            "F": [ 8372 ]
          }
        },
        "u.u_ro.R[16].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[16].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8370 ],
            "F": [ 8369 ]
          }
        },
        "u.u_ro.R[15].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8364 ],
            "F": [ 8351 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8361 ],
            "F": [ 8364 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8359 ],
            "F": [ 8361 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8357 ],
            "F": [ 8359 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8355 ],
            "F": [ 8357 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8353 ],
            "F": [ 8355 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8350 ],
            "F": [ 8353 ]
          }
        },
        "u.u_ro.R[15].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[15].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8351 ],
            "F": [ 8350 ]
          }
        },
        "u.u_ro.R[14].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8327 ],
            "F": [ 8332 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8346 ],
            "F": [ 8324 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8344 ],
            "F": [ 8346 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8342 ],
            "F": [ 8344 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8340 ],
            "F": [ 8342 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8338 ],
            "F": [ 8340 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8336 ],
            "F": [ 8338 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8334 ],
            "F": [ 8336 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8331 ],
            "F": [ 8334 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8332 ],
            "F": [ 8331 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[11].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[11].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8323 ],
            "F": [ 8327 ]
          }
        },
        "u.u_ro.R[14].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[14].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8324 ],
            "F": [ 8323 ]
          }
        },
        "u.u_ro.R[13].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8298 ],
            "F": [ 8304 ]
          }
        },
        "u.u_ro.R[13].u_ro.out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8248 ],
            "I2": [ 8269 ],
            "I1": [ 8292 ],
            "I0": [ 8298 ],
            "F": [ 8020 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8318 ],
            "F": [ 8301 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8316 ],
            "F": [ 8318 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8314 ],
            "F": [ 8316 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8312 ],
            "F": [ 8314 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8310 ],
            "F": [ 8312 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8308 ],
            "F": [ 8310 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8306 ],
            "F": [ 8308 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8303 ],
            "F": [ 8306 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8304 ],
            "F": [ 8303 ]
          }
        },
        "u.u_ro.R[13].u_ro.g[10].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[13].u_ro g[10].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8301 ],
            "F": [ 8298 ]
          }
        },
        "u.u_ro.R[12].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8292 ],
            "F": [ 8275 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[9].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[9].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8289 ],
            "F": [ 8292 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8287 ],
            "F": [ 8289 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8285 ],
            "F": [ 8287 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8283 ],
            "F": [ 8285 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8281 ],
            "F": [ 8283 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8279 ],
            "F": [ 8281 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8277 ],
            "F": [ 8279 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8274 ],
            "F": [ 8277 ]
          }
        },
        "u.u_ro.R[12].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[12].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8275 ],
            "F": [ 8274 ]
          }
        },
        "u.u_ro.R[11].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8269 ],
            "F": [ 8254 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[8].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[8].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8266 ],
            "F": [ 8269 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8264 ],
            "F": [ 8266 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8262 ],
            "F": [ 8264 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8260 ],
            "F": [ 8262 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8258 ],
            "F": [ 8260 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8256 ],
            "F": [ 8258 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8253 ],
            "F": [ 8256 ]
          }
        },
        "u.u_ro.R[11].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[11].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8254 ],
            "F": [ 8253 ]
          }
        },
        "u.u_ro.R[10].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8248 ],
            "F": [ 8235 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8245 ],
            "F": [ 8248 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8243 ],
            "F": [ 8245 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8241 ],
            "F": [ 8243 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8239 ],
            "F": [ 8241 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8237 ],
            "F": [ 8239 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8234 ],
            "F": [ 8237 ]
          }
        },
        "u.u_ro.R[10].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[10].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8235 ],
            "F": [ 8234 ]
          }
        },
        "u.u_ro.R[0].u_ro.w_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8229 ],
            "F": [ 8213 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[7].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT6",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[7].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8226 ],
            "F": [ 8229 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[6].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[6].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8224 ],
            "F": [ 8226 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[5].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[5].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8222 ],
            "F": [ 8224 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[4].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[4].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8220 ],
            "F": [ 8222 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[3].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[3].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8218 ],
            "F": [ 8220 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[2].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[2].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8212 ],
            "F": [ 8218 ]
          }
        },
        "u.u_ro.R[0].u_ro.g[1].delay_lut": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT7",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:96.34-102.14",
            "module_not_derived": "00000000000000000000000000000001",
            "hdlname": "u u_ro R[0].u_ro g[1].delay_lut",
            "KEEP": "TRUE",
            "DONT_TOUCH": "TRUE"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8213 ],
            "F": [ 8212 ]
          }
        },
        "u.rnd_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8208 ],
            "D": [ 9816 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8204 ],
            "D": [ 9818 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8199 ],
            "D": [ 9820 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8194 ],
            "D": [ 9822 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8190 ],
            "D": [ 9824 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8186 ],
            "D": [ 9826 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8181 ],
            "D": [ 9828 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8175 ],
            "D": [ 9830 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8170 ],
            "D": [ 9832 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8164 ],
            "D": [ 9834 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8159 ],
            "D": [ 9836 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8155 ],
            "D": [ 9838 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8151 ],
            "D": [ 9840 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8147 ],
            "D": [ 9842 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8142 ],
            "D": [ 9844 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8138 ],
            "D": [ 9846 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8133 ],
            "D": [ 9848 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8129 ],
            "D": [ 9850 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8124 ],
            "D": [ 9852 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8119 ],
            "D": [ 9854 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8115 ],
            "D": [ 9856 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8110 ],
            "D": [ 9858 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8106 ],
            "D": [ 9860 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8101 ],
            "D": [ 9862 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8097 ],
            "D": [ 9864 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8093 ],
            "D": [ 9866 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8088 ],
            "D": [ 9868 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8084 ],
            "D": [ 9870 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8079 ],
            "D": [ 9872 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8075 ],
            "D": [ 9874 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8070 ],
            "D": [ 9876 ],
            "CLK": [ 7616 ]
          }
        },
        "u.rnd_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8065 ],
            "D": [ 9878 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8038 ],
            "D": [ 9880 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8036 ],
            "D": [ 9882 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8059 ],
            "D": [ 9884 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8057 ],
            "D": [ 9886 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8055 ],
            "D": [ 9888 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8031 ],
            "D": [ 9890 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8052 ],
            "D": [ 9892 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8025 ],
            "D": [ 9894 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8014 ],
            "D": [ 9896 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8048 ],
            "D": [ 9898 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8046 ],
            "D": [ 9900 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7997 ],
            "D": [ 9902 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8043 ],
            "D": [ 9904 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7990 ],
            "D": [ 9906 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7984 ],
            "D": [ 9908 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7980 ],
            "D": [ 9910 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_9": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8039 ],
            "D": [ 9912 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_8": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8033 ],
            "D": [ 9914 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_7": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8034 ],
            "D": [ 9916 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_6": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8012 ],
            "D": [ 9918 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_5": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8027 ],
            "D": [ 9920 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_4": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8028 ],
            "D": [ 9922 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8022 ],
            "D": [ 9924 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8023 ],
            "D": [ 9926 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8020 ],
            "I2": [ 8019 ],
            "I1": [ 8018 ],
            "I0": [ 8017 ],
            "F": [ 8015 ]
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8015 ],
            "I2": [ 8001 ],
            "I1": [ 8014 ],
            "I0": [ 8012 ],
            "F": [ 8004 ]
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8009 ],
            "I2": [ 8008 ],
            "I1": [ 8007 ],
            "I0": [ 8006 ],
            "F": [ 8003 ]
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8004 ],
            "I1": [ 8003 ],
            "I0": [ 7982 ],
            "F": [ 7999 ]
          }
        },
        "u.lfsr_DFFS_Q_15": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 8001 ],
            "D": [ 7999 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_14": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7995 ],
            "D": [ 9928 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_13": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7992 ],
            "D": [ 9930 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_12": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7993 ],
            "D": [ 9932 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_11": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7987 ],
            "D": [ 9934 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_10": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7988 ],
            "D": [ 9936 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7985 ],
            "D": [ 9938 ],
            "CLK": [ 7616 ]
          }
        },
        "u.lfsr_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:59.5-62.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9713 ],
            "Q": [ 7982 ],
            "D": [ 9940 ],
            "CLK": [ 7616 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:4.17-4.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7616 ],
            "I": [ 7606 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7977 ],
            "I2": [ 7976 ],
            "I1": [ 7975 ],
            "I0": [ 7974 ],
            "F": [ 7953 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7972 ],
            "I2": [ 7971 ],
            "I1": [ 7970 ],
            "I0": [ 7969 ],
            "F": [ 7962 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7967 ],
            "I2": [ 7966 ],
            "I1": [ 7965 ],
            "I0": [ 7964 ],
            "F": [ 7961 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7962 ],
            "I2": [ 7961 ],
            "I1": [ 7959 ],
            "I0": [ 7957 ],
            "F": [ 7952 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7951 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7953 ],
            "O": [ 7945 ],
            "I1": [ 7952 ],
            "I0": [ 7951 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7949 ],
            "I1": [ 7948 ],
            "I0": [ 7947 ],
            "F": [ 7944 ]
          }
        },
        "start_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7945 ],
            "I2": [ 7933 ],
            "I1": [ 7931 ],
            "I0": [ 7944 ],
            "F": [ 7940 ]
          }
        },
        "start_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001111100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7940 ],
            "I2": [ 7890 ],
            "I1": [ 7876 ],
            "I0": [ 7798 ],
            "F": [ 7942 ]
          }
        },
        "start_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7940 ],
            "I2": [ 7890 ],
            "I1": [ 7876 ],
            "I0": [ 7798 ],
            "F": [ 7939 ]
          }
        },
        "start_LUT3_I0_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7907 ],
            "I0": [ 7903 ],
            "F": [ 7890 ]
          }
        },
        "start_LUT3_I0_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7923 ]
          }
        },
        "start_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7934 ],
            "I1": [ 7933 ],
            "I0": [ 7931 ],
            "F": [ 7922 ]
          }
        },
        "start_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 7925 ],
            "I1": [ 7923 ],
            "I0": [ 7922 ]
          }
        },
        "start_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 7919 ]
          }
        },
        "start_LUT3_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7917 ],
            "I1": [ 7916 ],
            "I0": [ 7915 ],
            "F": [ 7912 ]
          }
        },
        "start_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7907 ],
            "I1": [ 7903 ],
            "I0": [ 7876 ],
            "F": [ 7901 ]
          }
        },
        "start_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7890 ],
            "I1": [ 7876 ],
            "I0": [ 7798 ],
            "F": [ 7874 ]
          }
        },
        "start_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7798 ],
            "F": [ 7805 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7870 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7737 ],
            "COUT": [ 7867 ],
            "CIN": [ 9747 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7868 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7732 ],
            "COUT": [ 7864 ],
            "CIN": [ 7867 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7865 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7721 ],
            "COUT": [ 7861 ],
            "CIN": [ 7864 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7862 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7716 ],
            "COUT": [ 7858 ],
            "CIN": [ 7861 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7859 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7711 ],
            "COUT": [ 7855 ],
            "CIN": [ 7858 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7856 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7706 ],
            "COUT": [ 7852 ],
            "CIN": [ 7855 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7853 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7701 ],
            "COUT": [ 7849 ],
            "CIN": [ 7852 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7850 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7696 ],
            "COUT": [ 7846 ],
            "CIN": [ 7849 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7847 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7691 ],
            "COUT": [ 7843 ],
            "CIN": [ 7846 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7844 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7686 ],
            "COUT": [ 7840 ],
            "CIN": [ 7843 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7841 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7681 ],
            "COUT": [ 7837 ],
            "CIN": [ 7840 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7838 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7626 ],
            "COUT": [ 7834 ],
            "CIN": [ 7837 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7835 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7785 ],
            "COUT": [ 7831 ],
            "CIN": [ 7834 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7832 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7780 ],
            "COUT": [ 7828 ],
            "CIN": [ 7831 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7829 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7775 ],
            "COUT": [ 7825 ],
            "CIN": [ 7828 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7826 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7770 ],
            "COUT": [ 7822 ],
            "CIN": [ 7825 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7823 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7765 ],
            "COUT": [ 7819 ],
            "CIN": [ 7822 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7820 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7760 ],
            "COUT": [ 7816 ],
            "CIN": [ 7819 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7817 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7755 ],
            "COUT": [ 7813 ],
            "CIN": [ 7816 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7814 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7729 ],
            "COUT": [ 7810 ],
            "CIN": [ 7813 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7811 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7623 ],
            "COUT": [ 7807 ],
            "CIN": [ 7810 ]
          }
        },
        "start_DFFE_Q_CE_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7808 ],
            "I3": [ 9713 ],
            "I1": [  ],
            "I0": [ 7618 ],
            "COUT": [ 9748 ],
            "CIN": [ 7807 ]
          }
        },
        "start_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7798 ],
            "D": [ 7805 ],
            "CLK": [ 7616 ],
            "CE": [ 7619 ]
          }
        },
        "p3_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:10.17-10.19",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7610 ],
            "I": [ 7803 ]
          }
        },
        "p2_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:9.17-9.19",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9713 ],
            "BOTTOM_IO_PORT_A": [ 9713 ],
            "O": [ 7609 ],
            "I": [ 7798 ]
          }
        },
        "p1_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:8.17-8.19",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7608 ],
            "I": [ 7616 ]
          }
        },
        "led_OBUF_O_I_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7790 ],
            "F": [ 7793 ]
          }
        },
        "led_OBUF_O_I_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7790 ],
            "D": [ 7793 ],
            "CLK": [ 7616 ],
            "CE": [ 7619 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:7.17-7.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7607 ],
            "I": [ 7790 ]
          }
        },
        "count_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7617 ],
            "I3": [ 9712 ],
            "I1": [ 7618 ],
            "I0": [  ],
            "COUT": [ 7788 ],
            "CIN": [ 7726 ]
          }
        },
        "count_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7784 ],
            "I3": [ 9712 ],
            "I1": [ 7785 ],
            "I0": [  ],
            "COUT": [ 7782 ],
            "CIN": [ 7629 ]
          }
        },
        "count_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7785 ],
            "D": [ 9942 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7779 ],
            "I3": [ 9712 ],
            "I1": [ 7780 ],
            "I0": [  ],
            "COUT": [ 7777 ],
            "CIN": [ 7782 ]
          }
        },
        "count_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7780 ],
            "D": [ 7779 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7774 ],
            "I3": [ 9712 ],
            "I1": [ 7775 ],
            "I0": [  ],
            "COUT": [ 7772 ],
            "CIN": [ 7777 ]
          }
        },
        "count_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7775 ],
            "D": [ 7774 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7769 ],
            "I3": [ 9712 ],
            "I1": [ 7770 ],
            "I0": [  ],
            "COUT": [ 7767 ],
            "CIN": [ 7772 ]
          }
        },
        "count_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7770 ],
            "D": [ 7769 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7764 ],
            "I3": [ 9712 ],
            "I1": [ 7765 ],
            "I0": [  ],
            "COUT": [ 7762 ],
            "CIN": [ 7767 ]
          }
        },
        "count_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7765 ],
            "D": [ 7764 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7759 ],
            "I3": [ 9712 ],
            "I1": [ 7760 ],
            "I0": [  ],
            "COUT": [ 7757 ],
            "CIN": [ 7762 ]
          }
        },
        "count_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7760 ],
            "D": [ 7759 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7754 ],
            "I3": [ 9712 ],
            "I1": [ 7755 ],
            "I0": [  ],
            "COUT": [ 7752 ],
            "CIN": [ 7757 ]
          }
        },
        "count_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7755 ],
            "D": [ 7754 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7728 ],
            "I3": [ 9712 ],
            "I1": [ 7729 ],
            "I0": [  ],
            "COUT": [ 7725 ],
            "CIN": [ 7752 ]
          }
        },
        "count_DFFR_Q_23_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7746 ],
            "F": [ 7749 ]
          }
        },
        "count_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7746 ],
            "D": [ 7749 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7747 ],
            "I3": [ 9712 ],
            "I1": [ 7746 ],
            "I0": [  ],
            "COUT": [ 7744 ],
            "CIN": [ 9749 ]
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7741 ],
            "I3": [ 9712 ],
            "I1": [ 7742 ],
            "I0": [  ],
            "COUT": [ 7739 ],
            "CIN": [ 7744 ]
          }
        },
        "count_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7742 ],
            "D": [ 7741 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7736 ],
            "I3": [ 9712 ],
            "I1": [ 7737 ],
            "I0": [  ],
            "COUT": [ 7734 ],
            "CIN": [ 7739 ]
          }
        },
        "count_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7737 ],
            "D": [ 9944 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7731 ],
            "I3": [ 9712 ],
            "I1": [ 7732 ],
            "I0": [  ],
            "COUT": [ 7723 ],
            "CIN": [ 7734 ]
          }
        },
        "count_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7732 ],
            "D": [ 7731 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7729 ],
            "D": [ 7728 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7622 ],
            "I3": [ 9712 ],
            "I1": [ 7623 ],
            "I0": [  ],
            "COUT": [ 7726 ],
            "CIN": [ 7725 ]
          }
        },
        "count_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7720 ],
            "I3": [ 9712 ],
            "I1": [ 7721 ],
            "I0": [  ],
            "COUT": [ 7718 ],
            "CIN": [ 7723 ]
          }
        },
        "count_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7721 ],
            "D": [ 9946 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7715 ],
            "I3": [ 9712 ],
            "I1": [ 7716 ],
            "I0": [  ],
            "COUT": [ 7713 ],
            "CIN": [ 7718 ]
          }
        },
        "count_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7716 ],
            "D": [ 7715 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7710 ],
            "I3": [ 9712 ],
            "I1": [ 7711 ],
            "I0": [  ],
            "COUT": [ 7708 ],
            "CIN": [ 7713 ]
          }
        },
        "count_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7711 ],
            "D": [ 9948 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7705 ],
            "I3": [ 9712 ],
            "I1": [ 7706 ],
            "I0": [  ],
            "COUT": [ 7703 ],
            "CIN": [ 7708 ]
          }
        },
        "count_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7706 ],
            "D": [ 9950 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7700 ],
            "I3": [ 9712 ],
            "I1": [ 7701 ],
            "I0": [  ],
            "COUT": [ 7698 ],
            "CIN": [ 7703 ]
          }
        },
        "count_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7701 ],
            "D": [ 7700 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7695 ],
            "I3": [ 9712 ],
            "I1": [ 7696 ],
            "I0": [  ],
            "COUT": [ 7693 ],
            "CIN": [ 7698 ]
          }
        },
        "count_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7696 ],
            "D": [ 7695 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7690 ],
            "I3": [ 9712 ],
            "I1": [ 7691 ],
            "I0": [  ],
            "COUT": [ 7688 ],
            "CIN": [ 7693 ]
          }
        },
        "count_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7691 ],
            "D": [ 7690 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7685 ],
            "I3": [ 9712 ],
            "I1": [ 7686 ],
            "I0": [  ],
            "COUT": [ 7683 ],
            "CIN": [ 7688 ]
          }
        },
        "count_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7686 ],
            "D": [ 7685 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7680 ],
            "I3": [ 9712 ],
            "I1": [ 7681 ],
            "I0": [  ],
            "COUT": [ 7628 ],
            "CIN": [ 7683 ]
          }
        },
        "count_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7681 ],
            "D": [ 7680 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9712 ],
            "SUM": [ 7625 ],
            "I3": [ 9712 ],
            "I1": [ 7626 ],
            "I0": [  ],
            "COUT": [ 7629 ],
            "CIN": [ 7628 ]
          }
        },
        "count_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7626 ],
            "D": [ 7625 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7623 ],
            "D": [ 7622 ],
            "CLK": [ 7616 ]
          }
        },
        "count_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:22.5-31.8|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7619 ],
            "Q": [ 7618 ],
            "D": [ 9952 ],
            "CLK": [ 7616 ]
          }
        }
      },
      "netnames": {
        "start_DFFE_Q_CE$gate_net$": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "count_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F4;;1;X5Y10/XD4;X5Y10/XD4/F4;1"
          }
        },
        "count_DFFR_Q_16$conn$D": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F5;;1;X6Y10/XD5;X6Y10/XD5/F5;1"
          }
        },
        "count_DFFR_Q_17$conn$D": {
          "hide_name": 0,
          "bits": [ 9948 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F2;;1;X5Y10/XD2;X5Y10/XD2/F2;1"
          }
        },
        "count_DFFR_Q_19$conn$D": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F1;;1;X6Y10/XD1;X6Y10/XD1/F1;1"
          }
        },
        "count_DFFR_Q_21$conn$D": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F5;;1;X5Y10/XD5;X5Y10/XD5/F5;1"
          }
        },
        "count_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F3;;1;X5Y10/XD3;X5Y10/XD3/F3;1"
          }
        },
        "u.lfsr_DFFS_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F3;;1;X8Y8/XD3;X8Y8/XD3/F3;1"
          }
        },
        "u.lfsr_DFFS_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F2;;1;X8Y8/XD2;X8Y8/XD2/F2;1"
          }
        },
        "u.lfsr_DFFS_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F1;;1;X10Y2/XD1;X10Y2/XD1/F1;1"
          }
        },
        "u.lfsr_DFFS_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F5;;1;X10Y2/XD5;X10Y2/XD5/F5;1"
          }
        },
        "u.lfsr_DFFS_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F1;;1;X13Y3/XD1;X13Y3/XD1/F1;1"
          }
        },
        "u.lfsr_DFFS_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F4;;1;X12Y3/XD4;X12Y3/XD4/F4;1"
          }
        },
        "u.lfsr_DFFS_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F5;;1;X12Y3/XD5;X12Y3/XD5/F5;1"
          }
        },
        "u.lfsr_DFFS_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9926 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F0;;1;X7Y7/XD0;X7Y7/XD0/F0;1"
          }
        },
        "u.lfsr_DFFS_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F3;;1;X7Y5/XD3;X7Y5/XD3/F3;1"
          }
        },
        "u.lfsr_DFFS_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F1;;1;X7Y3/XD1;X7Y3/XD1/F1;1"
          }
        },
        "u.lfsr_DFFS_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F1;;1;X6Y4/XD1;X6Y4/XD1/F1;1"
          }
        },
        "u.lfsr_DFFS_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F0;;1;X7Y3/XD0;X7Y3/XD0/F0;1"
          }
        },
        "u.lfsr_DFFS_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X11Y2/F2;;1;X11Y2/XD2;X11Y2/XD2/F2;1"
          }
        },
        "u.lfsr_DFFS_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X11Y2/F3;;1;X11Y2/XD3;X11Y2/XD3/F3;1"
          }
        },
        "u.lfsr_DFFS_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F4;;1;X10Y2/XD4;X10Y2/XD4/F4;1"
          }
        },
        "u.lfsr_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F1;;1;X8Y8/XD1;X8Y8/XD1/F1;1"
          }
        },
        "u.lfsr_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F4;;1;X8Y8/XD4;X8Y8/XD4/F4;1"
          }
        },
        "u.lfsr_DFF_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F2;;1;X11Y3/XD2;X11Y3/XD2/F2;1"
          }
        },
        "u.lfsr_DFF_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 9904 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F1;;1;X12Y3/XD1;X12Y3/XD1/F1;1"
          }
        },
        "u.lfsr_DFF_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F0;;1;X7Y6/XD0;X7Y6/XD0/F0;1"
          }
        },
        "u.lfsr_DFF_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F5;;1;X6Y6/XD5;X6Y6/XD5/F5;1"
          }
        },
        "u.lfsr_DFF_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F2;;1;X6Y6/XD2;X6Y6/XD2/F2;1"
          }
        },
        "u.lfsr_DFF_Q_15$conn$D": {
          "hide_name": 0,
          "bits": [ 9896 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F4;;1;X6Y6/XD4;X6Y6/XD4/F4;1"
          }
        },
        "u.lfsr_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F5;;1;X7Y5/XD5;X7Y5/XD5/F5;1"
          }
        },
        "u.lfsr_DFF_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F4;;1;X7Y3/XD4;X7Y3/XD4/F4;1"
          }
        },
        "u.lfsr_DFF_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F5;;1;X7Y3/XD5;X7Y3/XD5/F5;1"
          }
        },
        "u.lfsr_DFF_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F3;;1;X9Y2/XD3;X9Y2/XD3/F3;1"
          }
        },
        "u.lfsr_DFF_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 9886 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F4;;1;X9Y2/XD4;X9Y2/XD4/F4;1"
          }
        },
        "u.lfsr_DFF_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F2;;1;X9Y2/XD2;X9Y2/XD2/F2;1"
          }
        },
        "u.lfsr_DFF_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F3;;1;X10Y2/XD3;X10Y2/XD3/F3;1"
          }
        },
        "u.lfsr_DFF_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F2;;1;X10Y1/XD2;X10Y1/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F0;;1;X9Y8/XD0;X9Y8/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 9876 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F3;;1;X9Y8/XD3;X9Y8/XD3/F3;1"
          }
        },
        "u.rnd_DFF_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F0;;1;X8Y3/XD0;X8Y3/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F2;;1;X7Y3/XD2;X7Y3/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F4;;1;X9Y3/XD4;X9Y3/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F5;;1;X9Y3/XD5;X9Y3/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F5;;1;X9Y2/XD5;X9Y2/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_15$conn$D": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F4;;1;X11Y3/XD4;X11Y3/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_16$conn$D": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F5;;1;X10Y3/XD5;X10Y3/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_17$conn$D": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F0;;1;X10Y3/XD0;X10Y3/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_18$conn$D": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F3;;1;X10Y3/XD3;X10Y3/XD3/F3;1"
          }
        },
        "u.rnd_DFF_Q_19$conn$D": {
          "hide_name": 0,
          "bits": [ 9856 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F0;;1;X11Y3/XD0;X11Y3/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9854 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F5;;1;X9Y8/XD5;X9Y8/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_20$conn$D": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F4;;1;X10Y5/XD4;X10Y5/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_21$conn$D": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F2;;1;X10Y3/XD2;X10Y3/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_22$conn$D": {
          "hide_name": 0,
          "bits": [ 9848 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F4;;1;X10Y3/XD4;X10Y3/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_23$conn$D": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F5;;1;X11Y3/XD5;X11Y3/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_24$conn$D": {
          "hide_name": 0,
          "bits": [ 9844 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F2;;1;X13Y4/XD2;X13Y4/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_25$conn$D": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F2;;1;X12Y3/XD2;X12Y3/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_26$conn$D": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F0;;1;X12Y3/XD0;X12Y3/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_27$conn$D": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F1;;1;X11Y3/XD1;X11Y3/XD1/F1;1"
          }
        },
        "u.rnd_DFF_Q_28$conn$D": {
          "hide_name": 0,
          "bits": [ 9836 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F4;;1;X7Y6/XD4;X7Y6/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_29$conn$D": {
          "hide_name": 0,
          "bits": [ 9834 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F1;;1;X7Y6/XD1;X7Y6/XD1/F1;1"
          }
        },
        "u.rnd_DFF_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F1;;1;X9Y8/XD1;X9Y8/XD1/F1;1"
          }
        },
        "u.rnd_DFF_Q_30$conn$D": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F2;;1;X7Y6/XD2;X7Y6/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_31$conn$D": {
          "hide_name": 0,
          "bits": [ 9828 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F2;;1;X7Y7/XD2;X7Y7/XD2/F2;1"
          }
        },
        "u.rnd_DFF_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F3;;1;X11Y3/XD3;X11Y3/XD3/F3;1"
          }
        },
        "u.rnd_DFF_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F0;;1;X7Y5/XD0;X7Y5/XD0/F0;1"
          }
        },
        "u.rnd_DFF_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 9822 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F5;;1;X8Y5/XD5;X8Y5/XD5/F5;1"
          }
        },
        "u.rnd_DFF_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 9820 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F1;;1;X7Y5/XD1;X7Y5/XD1/F1;1"
          }
        },
        "u.rnd_DFF_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 9818 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F4;;1;X7Y4/XD4;X7Y4/XD4/F4;1"
          }
        },
        "u.rnd_DFF_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 9816 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F4;;1;X8Y3/XD4;X8Y3/XD4/F4;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F3;;1;X13Y5/XD3;X13Y5/XD3/F3;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 9812 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F4;;1;X13Y6/XD4;X13Y6/XD4/F4;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 9810 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F4;;1;X9Y6/XD4;X9Y6/XD4/F4;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 9808 ] ,
          "attributes": {
            "ROUTING": "X11Y5/F5;;1;X11Y5/XD5;X11Y5/XD5/F5;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F4;;1;X11Y4/XD4;X11Y4/XD4/F4;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9804 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F4;;1;X13Y5/XD4;X13Y5/XD4/F4;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 9802 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F5;;1;X12Y5/XD5;X12Y5/XD5/F5;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17$conn$D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F1;;1;X14Y6/XD1;X14Y6/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18$conn$D": {
          "hide_name": 0,
          "bits": [ 9798 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F3;;1;X13Y6/XD3;X13Y6/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19$conn$D": {
          "hide_name": 0,
          "bits": [ 9796 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F4;;1;X12Y8/XD4;X12Y8/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21$conn$D": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F4;;1;X11Y8/XD4;X11Y8/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23$conn$D": {
          "hide_name": 0,
          "bits": [ 9792 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F5;;1;X12Y8/XD5;X12Y8/XD5/F5;1"
          }
        },
        "uart_inst.txState_DFFE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9790 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F5;;1;X14Y5/XD5;X14Y5/XD5/F5;1"
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9749 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT0;;1"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT4;;1"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9747 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9746 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X9Y6/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9741 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X7Y4/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9736 ] ,
          "attributes": {
            "ROUTING": "X10Y4/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X8Y5/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": "X9Y5/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X10Y5/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X11Y6/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X10Y6/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X9Y4/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9726 ] ,
          "attributes": {
            "ROUTING": "X11Y5/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X11Y4/COUT0;;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT0;;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X12Y6/COUT0;;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9720 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT0;;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9719 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT0;;1"
          }
        },
        "uart_inst.uart_rx": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:120.16-120.23",
            "hdlname": "uart_inst uart_rx"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:5.17-5.23"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9680 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9678 ] ,
          "attributes": {
            "ROUTING": "X14Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X14Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9672 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF4;;1;X13Y4/EW20;X13Y4/EW20/OF4;1;X14Y4/S260;X14Y4/S260/E121;1;X14Y5/D5;X14Y5/D5/S261;1"
          }
        },
        "uart_inst.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9666 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F0;;1;X13Y4/XD0;X13Y4/XD0/F0;1"
          }
        },
        "uart_inst.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X14Y5/SN10;X14Y5/SN10/OF1;1;X14Y4/N810;X14Y4/N810/N111;1;X14Y3/S210;X14Y3/S210/S818;1;X14Y5/CE2;X14Y5/CE2/S212;1;X14Y4/CE0;X14Y4/CE0/N211;1;X14Y5/OF1;;1;X14Y4/W210;X14Y4/W210/N211;1;X13Y4/CE0;X13Y4/CE0/W211;1;X14Y5/N210;X14Y5/N210/OF1;1"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F7;;1;X11Y6/S270;X11Y6/S270/F7;1;X11Y7/X06;X11Y7/X06/S271;1;X11Y7/SEL4;X11Y7/SEL4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9658 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X11Y7/OF4;;1;X11Y7/E240;X11Y7/E240/OF4;1;X12Y7/N240;X12Y7/N240/E241;1;X12Y5/D6;X12Y5/D6/N242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F7;;1;X12Y5/X08;X12Y5/X08/F7;1;X12Y5/C6;X12Y5/C6/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F6;;1;X12Y6/N100;X12Y6/N100/F6;1;X12Y5/B6;X12Y5/B6/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F6;;1;X12Y5/C0;X12Y5/C0/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X12Y7/E100;X12Y7/E100/F7;1;X12Y7/N220;X12Y7/N220/E100;1;X12Y5/D3;X12Y5/D3/N222;1;X12Y6/A7;X12Y6/A7/X06;1;X12Y7/N270;X12Y7/N270/F7;1;X12Y5/A0;X12Y5/A0/N272;1;X12Y7/F7;;1;X12Y6/X06;X12Y6/X06/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F0;;1;X12Y5/XD0;X12Y5/XD0/F0;1"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9643 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F6;;1;X13Y5/W260;X13Y5/W260/F6;1;X12Y5/X07;X12Y5/X07/W261;1;X12Y5/CE0;X12Y5/CE0/X07;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F4;;1;X14Y7/SN10;X14Y7/SN10/F4;1;X14Y6/C4;X14Y6/C4/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F4;;1;X14Y6/XD4;X14Y6/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9635 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F5;;1;X14Y7/E130;X14Y7/E130/F5;1;X15Y7/N270;X15Y7/N270/E131;1;X15Y6/X04;X15Y6/X04/N271;1;X15Y6/C0;X15Y6/C0/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F0;;1;X15Y6/XD0;X15Y6/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X15Y7/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F0;;1;X15Y7/SN20;X15Y7/SN20/F0;1;X15Y6/C1;X15Y6/C1/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9625 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F1;;1;X15Y6/XD1;X15Y6/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F1;;1;X15Y7/E100;X15Y7/E100/F1;1;X16Y7/N240;X16Y7/N240/E101;1;X16Y6/C0;X16Y6/C0/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9619 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F0;;1;X16Y6/XD0;X16Y6/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F2;;1;X15Y7/S100;X15Y7/S100/F2;1;X15Y8/C0;X15Y8/C0/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F0;;1;X15Y8/XD0;X15Y8/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F3;;1;X15Y7/N230;X15Y7/N230/F3;1;X15Y5/X02;X15Y5/X02/N232;1;X15Y5/C0;X15Y5/C0/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F0;;1;X15Y5/XD0;X15Y5/XD0/F0;1"
          }
        },
        "uart_inst.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 9605 ] ,
          "attributes": {
            "ROUTING": "X16Y6/W100;X16Y6/W100/Q0;1;X15Y6/S240;X15Y6/S240/W101;1;X15Y7/D6;X15Y7/D6/S241;1;X16Y6/Q0;;1;X16Y6/S130;X16Y6/S130/Q0;1;X16Y7/W230;X16Y7/W230/S131;1;X15Y7/B1;X15Y7/B1/W231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 9604 ] ,
          "attributes": {
            "ROUTING": "X15Y8/SN10;X15Y8/SN10/Q0;1;X15Y7/C6;X15Y7/C6/N111;1;X15Y8/Q0;;1;X15Y8/N130;X15Y8/N130/Q0;1;X15Y7/B2;X15Y7/B2/N131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X15Y7/X07;X15Y7/X07/S202;1;X15Y7/B6;X15Y7/B6/X07;1;X15Y5/Q0;;1;X15Y5/S200;X15Y5/S200/Q0;1;X15Y7/X03;X15Y7/X03/S202;1;X15Y7/B3;X15Y7/B3/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X14Y6/EW20;X14Y6/EW20/Q4;1;X15Y6/C2;X15Y6/C2/E121;1;X14Y6/Q4;;1;X14Y6/SN20;X14Y6/SN20/Q4;1;X14Y7/B4;X14Y7/B4/S121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 9600 ] ,
          "attributes": {
            "ROUTING": "X15Y6/X01;X15Y6/X01/Q0;1;X15Y6/B2;X15Y6/B2/X01;1;X15Y6/Q0;;1;X15Y6/W130;X15Y6/W130/Q0;1;X14Y6/S270;X14Y6/S270/W131;1;X14Y7/B5;X14Y7/B5/S271;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X15Y6/X02;X15Y6/X02/Q1;1;X15Y6/A2;X15Y6/A2/X02;1;X15Y6/Q1;;1;X15Y6/SN10;X15Y6/SN10/Q1;1;X15Y7/B0;X15Y7/B0/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X16Y7/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X16Y7/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9591 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F4;;1;X15Y7/S240;X15Y7/S240/F4;1;X15Y8/C1;X15Y8/C1/S241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X15Y8/SN20;X15Y8/SN20/Q1;1;X15Y7/A6;X15Y7/A6/N121;1;X15Y8/Q1;;1;X15Y8/N100;X15Y8/N100/Q1;1;X15Y7/B4;X15Y7/B4/N101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9585 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F1;;1;X15Y8/XD1;X15Y8/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9581 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F0;;1;X11Y7/XD0;X11Y7/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9577 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9576 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9572 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9569 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF1;;1;X14Y8/W210;X14Y8/W210/OF1;1;X12Y8/X02;X12Y8/X02/W212;1;X12Y8/D5;X12Y8/D5/X02;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9563 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F2;;1;X11Y7/XD2;X11Y7/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9559 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9554 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF1;;1;X12Y8/W210;X12Y8/W210/OF1;1;X11Y8/X02;X11Y8/X02/W211;1;X11Y8/D4;X11Y8/D4/X02;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F2;;1;X13Y6/XD2;X13Y6/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9543 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F4;;1;X16Y7/XD4;X16Y7/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9537 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9532 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9530 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF5;;1;X13Y8/EW20;X13Y8/EW20/OF5;1;X12Y8/D4;X12Y8/D4/W121;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9518 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF1;;1;X13Y8/E100;X13Y8/E100/OF1;1;X13Y8/N220;X13Y8/N220/E100;1;X13Y6/D3;X13Y6/D3/N222;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9500 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9497 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF5;;1;X14Y8/N250;X14Y8/N250/OF5;1;X14Y6/X06;X14Y6/X06/N252;1;X14Y6/D1;X14Y6/D1/X06;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F1;;1;X13Y6/XD1;X13Y6/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F0;;1;X13Y6/XD0;X13Y6/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F2;;1;X14Y6/XD2;X14Y6/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F0;;1;X14Y6/XD0;X14Y6/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F3;;1;X14Y6/XD3;X14Y6/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F3;;1;X15Y6/XD3;X15Y6/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X14Y8/D2;X14Y8/D2/E202;1;X14Y8/D0;X14Y8/D0/E202;1;X14Y8/D1;X14Y8/D1/E202;1;X12Y7/S130;X12Y7/S130/F2;1;X12Y8/W230;X12Y8/W230/S131;1;X11Y8/B0;X11Y8/B0/W231;1;X12Y7/F2;;1;X12Y7/S100;X12Y7/S100/F2;1;X12Y8/E200;X12Y8/E200/S101;1;X14Y8/D3;X14Y8/D3/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X11Y7/S240;X11Y7/S240/W101;1;X11Y8/C0;X11Y8/C0/S241;1;X12Y7/F3;;1;X12Y7/W100;X12Y7/W100/F3;1;X11Y7/C2;X11Y7/C2/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 9456 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X12Y8/W220;X12Y8/W220/S121;1;X11Y8/D0;X11Y8/D0/W221;1;X12Y8/D0;X12Y8/D0/S121;1;X12Y8/D1;X12Y8/D1/S121;1;X12Y8/D3;X12Y8/D3/S121;1;X12Y8/D2;X12Y8/D2/S121;1;X12Y7/F4;;1;X12Y7/SN20;X12Y7/SN20/F4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X12Y7/N100;X12Y7/N100/F5;1;X12Y6/E240;X12Y6/E240/N101;1;X13Y6/C2;X13Y6/C2/E241;1;X11Y8/SEL0;X11Y8/SEL0/X06;1;X11Y8/SEL2;X11Y8/SEL2/X06;1;X12Y7/F5;;1;X11Y7/S250;X11Y7/S250/W111;1;X12Y7/EW10;X12Y7/EW10/F5;1;X11Y8/X06;X11Y8/X06/S251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X13Y8/D6;X13Y8/D6/S111;1;X13Y8/D5;X13Y8/D5/S111;1;X13Y8/D7;X13Y8/D7/S111;1;X13Y8/W250;X13Y8/W250/S111;1;X11Y8/X04;X11Y8/X04/W252;1;X11Y8/SEL1;X11Y8/SEL1/X04;1;X13Y7/F0;;1;X13Y7/SN10;X13Y7/SN10/F0;1;X13Y8/D4;X13Y8/D4/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X13Y7/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X13Y7/A7;X13Y7/A7/S210;1;X13Y8/D3;X13Y8/D3/X08;1;X13Y8/D1;X13Y8/D1/X08;1;X13Y8/X08;X13Y8/X08/S211;1;X13Y8/D0;X13Y8/D0/X08;1;X13Y7/F1;;1;X13Y8/D2;X13Y8/D2/X08;1;X13Y7/S210;X13Y7/S210/F1;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X13Y7/X05;X13Y7/X05/F2;1;X13Y7/B7;X13Y7/B7/X05;1;X14Y8/D5;X14Y8/D5/S241;1;X14Y8/D4;X14Y8/D4/S241;1;X14Y8/D6;X14Y8/D6/S241;1;X13Y7/F2;;1;X13Y7/E100;X13Y7/E100/F2;1;X14Y7/S240;X14Y7/S240/E101;1;X14Y8/D7;X14Y8/D7/S241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X13Y7/SN20;X13Y7/SN20/F3;1;X13Y6/C1;X13Y6/C1/N121;1;X13Y7/F3;;1;X13Y7/X06;X13Y7/X06/F3;1;X13Y7/C7;X13Y7/C7/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X13Y7/N240;X13Y7/N240/F4;1;X13Y6/C0;X13Y6/C0/N241;1;X13Y7/F4;;1;X13Y7/X07;X13Y7/X07/F4;1;X13Y7/D7;X13Y7/D7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9433 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X13Y7/E130;X13Y7/E130/F5;1;X14Y7/N230;X14Y7/N230/E131;1;X14Y6/A7;X14Y6/A7/N231;1;X13Y7/F5;;1;X13Y7/N100;X13Y7/N100/F5;1;X13Y6/E240;X13Y6/E240/N101;1;X14Y6/C2;X14Y6/C2/E241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 9430 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X14Y7/W130;X14Y7/W130/F0;1;X14Y7/N270;X14Y7/N270/W130;1;X14Y6/B7;X14Y6/B7/N271;1;X14Y6/C0;X14Y6/C0/N121;1;X14Y7/SN20;X14Y7/SN20/F0;1;X14Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X14Y7/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X14Y7/N100;X14Y7/N100/F1;1;X14Y7/N200;X14Y7/N200/N100;1;X14Y6/C7;X14Y6/C7/N201;1;X14Y6/X02;X14Y6/X02/N211;1;X14Y6/C3;X14Y6/C3/X02;1;X14Y7/F1;;1;X14Y7/N210;X14Y7/N210/F1;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X14Y7/N130;X14Y7/N130/F2;1;X14Y6/D7;X14Y6/D7/N131;1;X15Y6/C3;X15Y6/C3/N241;1;X14Y7/E100;X14Y7/E100/F2;1;X15Y7/N240;X15Y7/N240/E101;1;X14Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:229.22-229.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F3;;1;X14Y7/EW20;X14Y7/EW20/F3;1;X15Y7/N220;X15Y7/N220/E121;1;X15Y6/C5;X15Y6/C5/N221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X15Y6/X08;X15Y6/X08/Q5;1;X15Y6/D2;X15Y6/D2/X08;1;X15Y6/Q5;;1;X15Y6/S130;X15Y6/S130/Q5;1;X15Y7/W230;X15Y7/W230/S131;1;X14Y7/B3;X14Y7/B3/W231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F5;;1;X15Y6/XD5;X15Y6/XD5/F5;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F5;;1;X16Y7/XD5;X16Y7/XD5/F5;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F0;;1;X16Y5/XD0;X16Y5/XD0/F0;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F4;;1;X12Y5/XD4;X12Y5/XD4/F4;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9394 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F2;;1;X10Y7/XD2;X10Y7/XD2/F2;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:256.42-256.59|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F3;;1;X10Y7/E230;X10Y7/E230/F3;1;X12Y7/N230;X12Y7/N230/E232;1;X12Y5/X04;X12Y5/X04/N232;1;X12Y5/D5;X12Y5/D5/X04;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X13Y5/S100;X13Y5/S100/F5;1;X13Y5/W210;X13Y5/W210/S100;1;X12Y5/LSR2;X12Y5/LSR2/W211;1;X13Y5/X08;X13Y5/X08/F5;1;X13Y5/LSR2;X13Y5/LSR2/X08;1;X13Y5/F5;;1;X13Y5/W130;X13Y5/W130/F5;1;X12Y5/W270;X12Y5/W270/W131;1;X10Y5/S270;X10Y5/S270/W272;1;X10Y7/LSR1;X10Y7/LSR1/S272;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F4;;1;X10Y7/E100;X10Y7/E100/F4;1;X11Y7/N200;X11Y7/N200/E101;1;X11Y5/E200;X11Y5/E200/N202;1;X13Y5/D4;X13Y5/D4/E202;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X13Y5/W200;X13Y5/W200/OF0;1;X12Y5/X05;X12Y5/X05/W201;1;X12Y5/CE2;X12Y5/CE2/X05;1;X13Y5/CE2;X13Y5/CE2/S212;1;X13Y4/N810;X13Y4/N810/N111;1;X13Y5/SN10;X13Y5/SN10/OF0;1;X13Y3/S210;X13Y3/S210/S818;1;X13Y5/OF0;;1;X13Y5/S200;X13Y5/S200/OF0;1;X13Y7/W200;X13Y7/W200/S202;1;X11Y7/W210;X11Y7/W210/W202;1;X10Y7/CE1;X10Y7/CE1/W211;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X13Y4/D5;X13Y4/D5/E221;1;X12Y6/B5;X12Y6/B5/S121;1;X13Y4/D4;X13Y4/D4/E221;1;X12Y5/F3;;1;X12Y5/SN20;X12Y5/SN20/F3;1;X12Y4/E220;X12Y4/E220/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X14Y5/W270;X14Y5/W270/S131;1;X12Y5/S270;X12Y5/S270/W272;1;X12Y6/B7;X12Y6/B7/S271;1;X12Y5/S230;X12Y5/S230/W232;1;X12Y6/A5;X12Y6/A5/S231;1;X14Y5/W230;X14Y5/W230/S131;1;X12Y5/B0;X12Y5/B0/W232;1;X14Y4/XD0;X14Y4/XD0/F0;1;X14Y5/A0;X14Y5/A0/S131;1;X14Y4/F0;;1;X14Y4/S130;X14Y4/S130/F0;1;X14Y5/A2;X14Y5/A2/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9374 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F2;;1;X12Y5/XD2;X12Y5/XD2/F2;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X12Y5/N100;X12Y5/N100/Q2;1;X12Y5/E200;X12Y5/E200/N100;1;X12Y5/A2;X12Y5/A2/E200;1;X12Y5/D7;X12Y5/D7/W260;1;X12Y6/D6;X12Y6/D6/S111;1;X12Y5/W260;X12Y5/W260/E130;1;X12Y5/S220;X12Y5/S220/Q2;1;X12Y7/W220;X12Y7/W220/S222;1;X11Y7/D5;X11Y7/D5/W221;1;X12Y6/B1;X12Y6/B1/S111;1;X12Y5/E130;X12Y5/E130/Q2;1;X12Y5/C3;X12Y5/C3/E130;1;X12Y5/Q2;;1;X12Y5/SN10;X12Y5/SN10/Q2;1;X11Y7/D4;X11Y7/D4/W221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X12Y6/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X12Y6/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:244.40-244.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X12Y6/N220;X12Y6/N220/Q2;1;X12Y5/C7;X12Y5/C7/N221;1;X11Y7/C4;X11Y7/C4/W241;1;X12Y6/C6;X12Y6/C6/N130;1;X12Y7/W240;X12Y7/W240/S101;1;X11Y7/C5;X11Y7/C5/W241;1;X12Y6/S100;X12Y6/S100/Q2;1;X12Y6/W210;X12Y6/W210/S100;1;X11Y6/B7;X11Y6/B7/W211;1;X12Y6/X01;X12Y6/X01/Q2;1;X12Y6/B2;X12Y6/B2/X01;1;X12Y6/Q2;;1;X12Y6/N130;X12Y6/N130/Q2;1;X12Y5/B3;X12Y5/B3/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F2;;1;X12Y6/XD2;X12Y6/XD2/F2;1"
          }
        },
        "uart_inst.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X12Y6/SN20;X12Y6/SN20/Q3;1;X12Y5/A6;X12Y5/A6/N121;1;X12Y6/B3;X12Y6/B3/Q3;1;X12Y6/Q3;;1;X12Y6/SN10;X12Y6/SN10/Q3;1;X12Y5/A3;X12Y5/A3/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F3;;1;X12Y6/XD3;X12Y6/XD3/F3;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9358 ] ,
          "attributes": {
            "ROUTING": "X12Y6/N250;X12Y6/N250/F5;1;X12Y5/X06;X12Y5/X06/N251;1;X12Y5/CE1;X12Y5/CE1/X06;1;X11Y6/E270;X11Y6/E270/N271;1;X12Y6/CE1;X12Y6/CE1/E271;1;X12Y6/F5;;1;X12Y7/W270;X12Y7/W270/S131;1;X12Y6/S130;X12Y6/S130/F5;1;X11Y7/N270;X11Y7/N270/W271;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F1;;1;X10Y3/W100;X10Y3/W100/F1;1;X9Y3/C1;X9Y3/C1/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F7;;1;X9Y8/N100;X9Y8/N100/F7;1;X9Y7/N240;X9Y7/N240/N101;1;X9Y5/N250;X9Y5/N250/N242;1;X9Y3/A1;X9Y3/A1/N252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X9Y3/OF6;;1;X9Y3/SN20;X9Y3/SN20/OF6;1;X9Y2/W260;X9Y2/W260/N121;1;X8Y2/S260;X8Y2/S260/W261;1;X8Y3/E260;X8Y3/E260/S261;1;X9Y3/SEL0;X9Y3/SEL0/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut[0]": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": "X11Y4/Q4;;1;X11Y4/N100;X11Y4/N100/Q4;1;X11Y4/S200;X11Y4/S200/N100;1;X11Y6/C7;X11Y6/C7/S202;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X9Y3/OF0;;1;X9Y3/S200;X9Y3/S200/OF0;1;X9Y4/E200;X9Y4/E200/S201;1;X11Y4/D4;X11Y4/D4/E202;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9334 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F6;;1;X8Y3/E100;X8Y3/E100/F6;1;X9Y3/S240;X9Y3/S240/E101;1;X9Y5/D7;X9Y5/D7/S242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F7;;1;X10Y5/W100;X10Y5/W100/F7;1;X9Y5/C7;X9Y5/C7/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9326 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F6;;1;X12Y4/SN20;X12Y4/SN20/F6;1;X12Y5/W220;X12Y5/W220/S121;1;X10Y5/W230;X10Y5/W230/W222;1;X9Y5/B7;X9Y5/B7/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F5;;1;X10Y5/W130;X10Y5/W130/F5;1;X9Y5/A7;X9Y5/A7/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9322 ] ,
          "attributes": {
            "ROUTING": "X7Y7/OF4;;1;X7Y7/N240;X7Y7/N240/OF4;1;X7Y5/E240;X7Y5/E240/N242;1;X9Y5/X07;X9Y5/X07/E242;1;X9Y5/SEL6;X9Y5/SEL6/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9320 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut[1]": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X11Y7/B5;X11Y7/B5/S252;1;X11Y5/Q5;;1;X11Y5/S250;X11Y5/S250/Q5;1;X11Y7/B4;X11Y7/B4/S252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X9Y5/OF6;;1;X9Y5/E260;X9Y5/E260/OF6;1;X11Y5/X07;X11Y5/X07/E262;1;X11Y5/D5;X11Y5/D5/X07;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9312 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut[2]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X9Y6/Q4;;1;X9Y6/E240;X9Y6/E240/Q4;1;X11Y6/X03;X11Y6/X03/E242;1;X11Y6/A7;X11Y6/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9308 ] ,
          "attributes": {
            "ROUTING": "X8Y7/OF6;;1;X8Y7/SN20;X8Y7/SN20/OF6;1;X8Y6/E220;X8Y6/E220/N121;1;X9Y6/D4;X9Y6/D4/E221;1"
          }
        },
        "uart_inst.dataOut[3]": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X11Y7/A5;X11Y7/A5/S212;1;X11Y7/A4;X11Y7/A4/S212;1;X11Y5/Q4;;1;X11Y5/S210;X11Y5/S210/S100;1;X11Y5/S100;X11Y5/S100/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X11Y5/F4;;1;X11Y5/XD4;X11Y5/XD4/F4;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF4;;1;X11Y6/N130;X11Y6/N130/OF4;1;X11Y5/E230;X11Y5/E230/N131;1;X11Y5/C4;X11Y5/C4/E230;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9292 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F7;;1;X7Y5/X04;X7Y5/X04/F7;1;X7Y5/D6;X7Y5/D6/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F6;;1;X7Y5/E830;X7Y5/E830/F6;1;X11Y5/N260;X11Y5/N260/E834;1;X11Y5/D4;X11Y5/D4/N260;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9285 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F3;;1;X9Y3/B1;X9Y3/B1/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F7;;1;X9Y7/W270;X9Y7/W270/F7;1;X7Y7/A5;X7Y7/A5/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F6;;1;X10Y7/W100;X10Y7/W100/F6;1;X9Y7/W200;X9Y7/W200/W101;1;X7Y7/D5;X7Y7/D5/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9277 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X10Y6/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 9274 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F6;;1;X11Y4/S260;X11Y4/S260/F6;1;X11Y6/X05;X11Y6/X05/S262;1;X11Y6/SEL4;X11Y6/SEL4/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X11Y4/D7;X11Y4/D7/W121;1;X12Y4/F4;;1;X12Y4/EW20;X12Y4/EW20/F4;1;X11Y4/D5;X11Y4/D5/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9262 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9260 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F2;;1;X12Y4/EW10;X12Y4/EW10/F2;1;X11Y4/B3;X11Y4/B3/W111;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9256 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X11Y5/F2;;1;X11Y5/W130;X11Y5/W130/F2;1;X10Y5/A7;X10Y5/A7/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_I1": {
          "hide_name": 0,
          "bits": [ 9248 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F0;;1;X10Y8/SN10;X10Y8/SN10/F0;1;X10Y7/N210;X10Y7/N210/N111;1;X10Y5/E210;X10Y5/E210/N212;1;X11Y5/B2;X11Y5/B2/E211;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 9247 ] ,
          "attributes": {
            "ROUTING": "X11Y5/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9245 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F2;;1;X11Y4/S130;X11Y4/S130/F2;1;X11Y5/W230;X11Y5/W230/S131;1;X10Y5/B7;X10Y5/B7/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F6;;1;X11Y3/SN10;X11Y3/SN10/F6;1;X11Y4/B2;X11Y4/B2/S111;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X11Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9242 ] ,
          "attributes": {
            "ROUTING": "X11Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X10Y4/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9234 ] ,
          "attributes": {
            "ROUTING": "X10Y4/X07;X10Y4/X07/F4;1;X10Y4/D6;X10Y4/D6/X07;1;X10Y4/F4;;1;X10Y4/SN10;X10Y4/SN10/F4;1;X10Y5/D6;X10Y5/D6/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF6;;1;X8Y6/E260;X8Y6/E260/OF6;1;X10Y6/E260;X10Y6/E260/E262;1;X12Y6/X07;X12Y6/X07/E262;1;X12Y6/D4;X12Y6/D4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9231 ] ,
          "attributes": {
            "ROUTING": "X11Y8/EW20;X11Y8/EW20/F7;1;X12Y8/N220;X12Y8/N220/E121;1;X12Y6/C4;X12Y6/C4/N222;1;X11Y8/F7;;1;X11Y8/N270;X11Y8/N270/F7;1;X11Y6/N270;X11Y6/N270/N272;1;X11Y5/B4;X11Y5/B4/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut[4]": {
          "hide_name": 0,
          "bits": [ 9228 ] ,
          "attributes": {
            "ROUTING": "X13Y6/Q4;;1;X13Y6/EW10;X13Y6/EW10/Q4;1;X12Y6/B6;X12Y6/B6/W111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut[5]": {
          "hide_name": 0,
          "bits": [ 9226 ] ,
          "attributes": {
            "ROUTING": "X12Y6/Q4;;1;X12Y6/N240;X12Y6/N240/Q4;1;X12Y5/E240;X12Y5/E240/N241;1;X12Y5/B7;X12Y5/B7/E240;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9225 ] ,
          "attributes": {
            "ROUTING": "X12Y6/E100;X12Y6/E100/F4;1;X13Y6/D4;X13Y6/D4/E101;1;X12Y6/F4;;1;X12Y6/XD4;X12Y6/XD4/F4;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F2;;1;X9Y3/D7;X9Y3/D7/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9220 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F7;;1;X7Y6/SN20;X7Y6/SN20/F7;1;X7Y7/S220;X7Y7/S220/S121;1;X7Y7/C5;X7Y7/C5/S220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X9Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9211 ] ,
          "attributes": {
            "ROUTING": "X9Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9205 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X9Y4/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X10Y6/D7;X10Y6/D7/X07;1;X10Y6/F4;;1;X10Y6/X07;X10Y6/X07/F4;1;X10Y6/D6;X10Y6/D6/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": "X9Y4/E100;X9Y4/E100/F4;1;X10Y4/D7;X10Y4/D7/E101;1;X9Y4/F4;;1;X9Y4/EW20;X9Y4/EW20/F4;1;X8Y4/D7;X8Y4/D7/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9197 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": "X10Y6/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9194 ] ,
          "attributes": {
            "ROUTING": "X10Y6/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 9192 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F2;;1;X10Y6/E130;X10Y6/E130/F2;1;X11Y6/B3;X11Y6/B3/E131;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9191 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F2;;1;X11Y6/SN10;X11Y6/SN10/F2;1;X11Y5/W210;X11Y5/W210/N111;1;X10Y5/B5;X10Y5/B5/W211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9186 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F5;;1;X10Y8/EW10;X10Y8/EW10/F5;1;X11Y8/N210;X11Y8/N210/E111;1;X11Y6/B2;X11Y6/B2/N212;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9185 ] ,
          "attributes": {
            "ROUTING": "X11Y6/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X11Y6/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F2;;1;X10Y5/E100;X10Y5/E100/F2;1;X10Y5/A5;X10Y5/A5/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 9178 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F7;;1;X11Y3/W100;X11Y3/W100/F7;1;X10Y3/S200;X10Y3/S200/W101;1;X10Y5/X03;X10Y5/X03/S202;1;X10Y5/B2;X10Y5/B2/X03;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X10Y5/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9175 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F2;;1;X9Y4/S130;X9Y4/S130/F2;1;X9Y5/E230;X9Y5/E230/S131;1;X10Y5/B3;X10Y5/B3/E231;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9174 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9173 ] ,
          "attributes": {
            "ROUTING": "X10Y5/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F3;;1;X11Y4/EW10;X11Y4/EW10/F3;1;X10Y4/W210;X10Y4/W210/W111;1;X8Y4/N210;X8Y4/N210/W212;1;X8Y3/B1;X8Y3/B1/N211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X10Y4/N100;X10Y4/N100/F6;1;X10Y3/W200;X10Y3/W200/N101;1;X9Y3/D3;X9Y3/D3/W201;1;X10Y5/S200;X10Y5/S200/S101;1;X10Y7/C6;X10Y7/C6/S202;1;X10Y4/S100;X10Y4/S100/F6;1;X10Y5/W240;X10Y5/W240/S101;1;X8Y5/W240;X8Y5/W240/W242;1;X7Y5/C6;X7Y5/C6/W241;1;X12Y4/S260;X12Y4/S260/E262;1;X12Y6/X03;X12Y6/X03/S262;1;X12Y6/B4;X12Y6/B4/X03;1;X10Y4/F6;;1;X10Y4/W260;X10Y4/W260/F6;1;X8Y4/N260;X8Y4/N260/W262;1;X8Y3/C3;X8Y3/C3/N261;1;X10Y4/E260;X10Y4/E260/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F3;;1;X10Y5/N230;X10Y5/N230/F3;1;X10Y3/X08;X10Y3/X08/N232;1;X10Y3/C6;X10Y3/C6/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9162 ] ,
          "attributes": {
            "ROUTING": "X11Y5/B6;X11Y5/B6/N101;1;X11Y6/F6;;1;X11Y6/N100;X11Y6/N100/F6;1;X11Y5/B7;X11Y5/B7/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9160 ] ,
          "attributes": {
            "ROUTING": "X11Y5/A7;X11Y5/A7/E271;1;X11Y5/A6;X11Y5/A6/E271;1;X10Y5/E270;X10Y5/E270/E131;1;X9Y5/E130;X9Y5/E130/F4;1;X9Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9157 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9156 ] ,
          "attributes": {
            "ROUTING": "X9Y5/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9154 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9152 ] ,
          "attributes": {
            "ROUTING": "X9Y5/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": "X9Y5/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9149 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F3;;1;X8Y5/B4;X8Y5/B4/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F2;;1;X9Y5/EW10;X9Y5/EW10/F2;1;X8Y5/B3;X8Y5/B3/W111;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9147 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9143 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F2;;1;X8Y5/SN10;X8Y5/SN10/F2;1;X8Y6/W210;X8Y6/W210/S111;1;X7Y6/B7;X7Y6/B7/W211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F4;;1;X7Y5/E130;X7Y5/E130/F4;1;X8Y5/B2;X8Y5/B2/E131;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X8Y5/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9140 ] ,
          "attributes": {
            "ROUTING": "X8Y5/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 9138 ] ,
          "attributes": {
            "ROUTING": "X9Y4/D7;X9Y4/D7/W201;1;X10Y5/D7;X10Y5/D7/W221;1;X11Y4/W100;X11Y4/W100/F7;1;X10Y4/W200;X10Y4/W200/W101;1;X8Y4/N200;X8Y4/N200/W202;1;X8Y3/D1;X8Y3/D1/N201;1;X11Y4/S270;X11Y4/S270/F7;1;X9Y6/D6;X9Y6/D6/X04;1;X11Y4/F7;;1;X11Y4/SN20;X11Y4/SN20/F7;1;X11Y5/W220;X11Y5/W220/S121;1;X11Y6/W270;X11Y6/W270/S272;1;X9Y6/X04;X9Y6/X04/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9136 ] ,
          "attributes": {
            "ROUTING": "X10Y4/N130;X10Y4/N130/F7;1;X10Y3/D6;X10Y3/D6/N131;1;X10Y4/W130;X10Y4/W130/F7;1;X9Y4/S230;X9Y4/S230/W131;1;X9Y6/A6;X9Y6/A6/S232;1;X9Y4/C7;X9Y4/C7/W101;1;X10Y4/F7;;1;X10Y4/S130;X10Y4/S130/F7;1;X10Y5/C5;X10Y5/C5/S131;1;X10Y4/W100;X10Y4/W100/F7;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT4_I2_I3[3]": {
          "hide_name": 0,
          "bits": [ 9133 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F7;;1;X9Y4/N270;X9Y4/N270/F7;1;X9Y4/D6;X9Y4/D6/N270;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_LUT4_I2_I3[1]": {
          "hide_name": 0,
          "bits": [ 9131 ] ,
          "attributes": {
            "ROUTING": "X8Y4/E130;X8Y4/E130/F6;1;X9Y4/B6;X9Y4/B6/E131;1;X8Y4/SN10;X8Y4/SN10/F6;1;X8Y3/C6;X8Y3/C6/N111;1;X8Y3/C1;X8Y3/C1/N121;1;X8Y4/SN20;X8Y4/SN20/F6;1;X8Y5/W220;X8Y5/W220/S121;1;X7Y5/D7;X7Y5/D7/W221;1;X8Y4/F6;;1;X8Y4/S260;X8Y4/S260/F6;1;X8Y6/X05;X8Y6/X05/S262;1;X8Y6/B6;X8Y6/B6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_7_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F6;;1;X9Y4/N100;X9Y4/N100/F6;1;X9Y3/D1;X9Y3/D1/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9126 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F2;;1;X7Y5/S220;X7Y5/S220/F2;1;X7Y7/X01;X7Y7/X01/S222;1;X7Y7/B5;X7Y7/B5/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": "X10Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X10Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9118 ] ,
          "attributes": {
            "ROUTING": "X10Y4/F2;;1;X10Y4/EW10;X10Y4/EW10/F2;1;X11Y4/S210;X11Y4/S210/E111;1;X11Y5/B3;X11Y5/B3/S211;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9116 ] ,
          "attributes": {
            "ROUTING": "X11Y5/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9114 ] ,
          "attributes": {
            "ROUTING": "X8Y4/C7;X8Y4/C7/W242;1;X10Y7/W270;X10Y7/W270/F7;1;X8Y7/N270;X8Y7/N270/W272;1;X8Y5/X06;X8Y5/X06/N272;1;X8Y5/C7;X8Y5/C7/X06;1;X10Y6/N200;X10Y6/N200/N101;1;X10Y4/C7;X10Y4/C7/N202;1;X10Y7/F7;;1;X10Y7/N100;X10Y7/N100/F7;1;X10Y6/N240;X10Y6/N240/N101;1;X10Y4/W240;X10Y4/W240/N242;1;X8Y4/C6;X8Y4/C6/W242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9111 ] ,
          "attributes": {
            "ROUTING": "X8Y4/S240;X8Y4/S240/F4;1;X8Y5/D7;X8Y5/D7/S241;1;X8Y4/F4;;1;X8Y4/S130;X8Y4/S130/F4;1;X8Y4/D6;X8Y4/D6/S130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": "X8Y4/F2;;1;X8Y4/EW10;X8Y4/EW10/F2;1;X7Y4/B3;X7Y4/B3/W111;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9097 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9095 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F2;;1;X7Y4/S130;X7Y4/S130/F2;1;X7Y5/A2;X7Y5/A2/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F6;;1;X7Y4/X03;X7Y4/X03/F6;1;X7Y4/B2;X7Y4/B2/X03;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X7Y4/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9092 ] ,
          "attributes": {
            "ROUTING": "X7Y4/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9089 ] ,
          "attributes": {
            "ROUTING": "X11Y5/SN20;X11Y5/SN20/F7;1;X11Y6/W820;X11Y6/W820/S121;1;X7Y6/S240;X7Y6/S240/W824;1;X7Y7/D6;X7Y7/D6/S241;1;X9Y6/W260;X9Y6/W260/W232;1;X8Y6/SEL6;X8Y6/SEL6/W261;1;X8Y3/D3;X8Y3/D3/W222;1;X9Y5/N270;X9Y5/N270/W272;1;X9Y3/B7;X9Y3/B7/N272;1;X11Y5/S130;X11Y5/S130/F7;1;X11Y6/W230;X11Y6/W230/S131;1;X11Y5/W270;X11Y5/W270/F7;1;X11Y5/EW20;X11Y5/EW20/F7;1;X10Y5/N220;X10Y5/N220/W121;1;X10Y3/W220;X10Y3/W220/N222;1;X11Y5/F7;;1;X11Y5/N130;X11Y5/N130/F7;1;X11Y4/D6;X11Y4/D6/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F6;;1;X7Y7/X07;X7Y7/X07/F6;1;X7Y7/SEL4;X7Y7/SEL4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": "X11Y7/SN20;X11Y7/SN20/F7;1;X11Y6/W260;X11Y6/W260/N121;1;X9Y6/C7;X9Y6/C7/W262;1;X10Y7/N250;X10Y7/N250/W111;1;X10Y5/N250;X10Y5/N250/N252;1;X10Y3/B6;X10Y3/B6/N252;1;X11Y7/W820;X11Y7/W820/F7;1;X7Y7/N270;X7Y7/N270/W824;1;X7Y5/B6;X7Y5/B6/N272;1;X11Y7/F7;;1;X11Y7/EW10;X11Y7/EW10/F7;1;X12Y7/N250;X12Y7/N250/E111;1;X12Y5/N250;X12Y5/N250/N252;1;X12Y4/B7;X12Y4/B7/N251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9081 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F7;;1;X9Y6/N100;X9Y6/N100/F7;1;X9Y5/N200;X9Y5/N200/N101;1;X9Y3/C7;X9Y3/C7/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9078 ] ,
          "attributes": {
            "ROUTING": "X7Y7/B3;X7Y7/B3/S111;1;X7Y5/C7;X7Y5/C7/N111;1;X7Y6/EW20;X7Y6/EW20/F5;1;X8Y6/N220;X8Y6/N220/E121;1;X8Y5/C4;X8Y5/C4/N221;1;X7Y6/SN10;X7Y6/SN10/F5;1;X7Y6/N130;X7Y6/N130/F5;1;X7Y6/C7;X7Y6/C7/N130;1;X7Y6/F5;;1;X7Y6/E250;X7Y6/E250/F5;1;X8Y6/A6;X8Y6/A6/E251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9076 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F3;;1;X7Y7/N230;X7Y7/N230/F3;1;X7Y5/N260;X7Y5/N260/N232;1;X7Y3/E260;X7Y3/E260/N262;1;X9Y3/SEL6;X9Y3/SEL6/E262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9066 ] ,
          "attributes": {
            "ROUTING": "X11Y4/B7;X11Y4/B7/W231;1;X10Y4/B6;X10Y4/B6/W232;1;X11Y5/W820;X11Y5/W820/W121;1;X7Y5/S270;X7Y5/S270/W824;1;X7Y6/B5;X7Y6/B5/S271;1;X8Y5/X08;X8Y5/X08/W252;1;X8Y5/B7;X8Y5/B7/X08;1;X12Y5/N240;X12Y5/N240/Q4;1;X12Y4/X03;X12Y4/X03/N241;1;X12Y4/A7;X12Y4/A7/X03;1;X11Y4/B5;X11Y4/B5/W231;1;X8Y7/B4;X8Y7/B4/S272;1;X10Y5/W250;X10Y5/W250/W242;1;X10Y6/B7;X10Y6/B7/W232;1;X10Y6/B6;X10Y6/B6/W232;1;X10Y5/N240;X10Y5/N240/W242;1;X10Y3/X03;X10Y3/X03/N242;1;X10Y3/A6;X10Y3/A6/X03;1;X12Y6/W230;X12Y6/W230/S131;1;X12Y5/A4;X12Y5/A4/E100;1;X9Y6/B7;X9Y6/B7/W231;1;X10Y5/X07;X10Y5/X07/W242;1;X10Y5/B6;X10Y5/B6/X07;1;X12Y5/W240;X12Y5/W240/Q4;1;X10Y5/S240;X10Y5/S240/W242;1;X10Y7/X05;X10Y7/X05/S242;1;X10Y7/B1;X10Y7/B1/X05;1;X12Y5/S130;X12Y5/S130/Q4;1;X12Y4/W230;X12Y4/W230/N131;1;X10Y6/W230;X10Y6/W230/W232;1;X12Y5/N130;X12Y5/N130/Q4;1;X12Y5/E100;X12Y5/E100/Q4;1;X12Y5/S240;X12Y5/S240/Q4;1;X8Y5/S270;X8Y5/S270/W824;1;X12Y7/D6;X12Y7/D6/S242;1;X8Y4/B7;X8Y4/B7/N271;1;X12Y5/W820;X12Y5/W820/Q4;1;X8Y5/N270;X8Y5/N270/W824;1;X8Y4/B6;X8Y4/B6/N271;1;X12Y5/Q4;;1;X11Y5/S260;X11Y5/S260/W121;1;X12Y5/EW20;X12Y5/EW20/Q4;1;X11Y6/D6;X11Y6/D6/S261;1;X10Y4/B7;X10Y4/B7/W232;1",
            "hdlname": "uart_inst txByteCounter",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": "X9Y7/N250;X9Y7/N250/W111;1;X9Y5/W250;X9Y5/W250/N252;1;X8Y5/A7;X8Y5/A7/W251;1;X8Y4/A6;X8Y4/A6/W252;1;X10Y7/W220;X10Y7/W220/Q2;1;X8Y7/X05;X8Y7/X05/W222;1;X8Y7/A4;X8Y7/A4/X05;1;X10Y5/A6;X10Y5/A6/N231;1;X7Y6/A5;X7Y6/A5/N211;1;X11Y4/A7;X11Y4/A7/E251;1;X10Y7/X01;X10Y7/X01/Q2;1;X10Y7/B2;X10Y7/B2/X01;1;X10Y6/A7;X10Y6/A7/N121;1;X10Y7/SN20;X10Y7/SN20/Q2;1;X10Y6/A6;X10Y6/A6/N121;1;X10Y7/E220;X10Y7/E220/Q2;1;X12Y7/X05;X12Y7/X05/E222;1;X12Y7/C6;X12Y7/C6/X05;1;X10Y7/EW10;X10Y7/EW10/Q2;1;X9Y7/W210;X9Y7/W210/W111;1;X7Y7/N210;X7Y7/N210/W212;1;X10Y4/A7;X10Y4/A7/N232;1;X10Y6/N230;X10Y6/N230/N131;1;X10Y4/A6;X10Y4/A6/N232;1;X11Y4/A5;X11Y4/A5/E251;1;X11Y7/N220;X11Y7/N220/E121;1;X11Y6/C6;X11Y6/C6/N221;1;X8Y4/A7;X8Y4/A7/W252;1;X10Y6/N250;X10Y6/N250/N111;1;X10Y4/W250;X10Y4/W250/N252;1;X10Y7/SN10;X10Y7/SN10/Q2;1;X10Y7/Q2;;1;X10Y7/N130;X10Y7/N130/Q2;1;X10Y4/E250;X10Y4/E250/N252;1;X10Y7/EW20;X10Y7/EW20/Q2;1;X11Y7/C7;X11Y7/C7/E121;1",
            "hdlname": "uart_inst txByteCounter",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:137.15-137.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9056 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9054 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9048 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9045 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 9042 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F4;;1;X9Y8/N240;X9Y8/N240/F4;1;X9Y6/X03;X9Y6/X03/N242;1;X9Y6/B2;X9Y6/B2/X03;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": "X9Y6/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9039 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F2;;1;X9Y7/N130;X9Y7/N130/F2;1;X9Y6/B3;X9Y6/B3/N131;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X9Y6/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F1;;1;X8Y3/X02;X8Y3/X02/F1;1;X8Y3/D7;X8Y3/D7/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9034 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F3;;1;X8Y3/N130;X8Y3/N130/F3;1;X8Y3/C7;X8Y3/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9033 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F4;;1;X8Y5/N240;X8Y5/N240/F4;1;X8Y3/X05;X8Y3/X05/N242;1;X8Y3/B7;X8Y3/B7/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F6;;1;X10Y3/W260;X10Y3/W260/F6;1;X8Y3/X03;X8Y3/X03/W262;1;X8Y3/A7;X8Y3/A7/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F7;;1;X8Y3/S270;X8Y3/S270/F7;1;X8Y5/S220;X8Y5/S220/S272;1;X8Y7/X07;X8Y7/X07/S222;1;X8Y7/SEL6;X8Y7/SEL6/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": "X10Y5/EW10;X10Y5/EW10/F6;1;X9Y5/S250;X9Y5/S250/W111;1;X9Y6/B6;X9Y6/B6/S251;1;X10Y5/W260;X10Y5/W260/F6;1;X8Y5/C6;X8Y5/C6/W262;1;X10Y5/C7;X10Y5/C7/F6;1;X10Y5/F6;;1;X10Y5/SN20;X10Y5/SN20/F6;1;X10Y4/N220;X10Y4/N220/N121;1;X10Y3/D1;X10Y3/D1/N221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X11Y5/F3;;1;X11Y5/EW10;X11Y5/EW10/F3;1;X10Y5/W210;X10Y5/W210/W111;1;X8Y5/B6;X8Y5/B6/W212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9026 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F3;;1;X7Y4/E130;X7Y4/E130/F3;1;X8Y4/S230;X8Y4/S230/E131;1;X8Y5/A6;X8Y5/A6/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F6;;1;X8Y5/S100;X8Y5/S100/F6;1;X8Y6/S200;X8Y6/S200/S101;1;X8Y7/C7;X8Y7/C7/S201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F3;;1;X9Y6/SN10;X9Y6/SN10/F3;1;X9Y7/D6;X9Y7/D6/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F6;;1;X9Y7/W130;X9Y7/W130/F6;1;X8Y7/A7;X8Y7/A7/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9019 ] ,
          "attributes": {
            "ROUTING": "X11Y6/S240;X11Y6/S240/E101;1;X11Y7/D6;X11Y7/D6/S241;1;X10Y6/S260;X10Y6/S260/F6;1;X10Y7/D6;X10Y7/D6/S261;1;X9Y6/D7;X9Y6/D7/W121;1;X10Y6/EW20;X10Y6/EW20/F6;1;X9Y6/W220;X9Y6/W220/W121;1;X8Y6/D6;X8Y6/D6/W221;1;X10Y6/E100;X10Y6/E100/F6;1;X11Y6/D5;X11Y6/D5/E101;1;X10Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X11Y4/EW20;X11Y4/EW20/F5;1;X10Y4/N260;X10Y4/N260/W121;1;X10Y3/C1;X10Y3/C1/N261;1;X12Y4/S230;X12Y4/S230/E131;1;X12Y6/A4;X12Y6/A4/S232;1;X11Y7/C6;X11Y7/C6/S202;1;X11Y4/E130;X11Y4/E130/F5;1;X12Y4/B6;X12Y4/B6/E131;1;X11Y6/X08;X11Y6/X08/S252;1;X11Y6/C5;X11Y6/C5/X08;1;X11Y4/F5;;1;X11Y4/S250;X11Y4/S250/F5;1;X11Y4/S100;X11Y4/S100/F5;1;X11Y5/S200;X11Y5/S200/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9014 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F6;;1;X11Y7/C3;X11Y7/C3/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X10Y6/N130;X10Y6/N130/F7;1;X10Y5/D5;X10Y5/D5/N131;1;X10Y6/SN10;X10Y6/SN10/F7;1;X10Y7/E210;X10Y7/E210/S111;1;X11Y7/B3;X11Y7/B3/E211;1;X9Y6/N240;X9Y6/N240/W101;1;X9Y4/N240;X9Y4/N240/N242;1;X9Y3/C2;X9Y3/C2/N241;1;X10Y6/F7;;1;X10Y6/W100;X10Y6/W100/F7;1;X9Y6/C6;X9Y6/C6/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9011 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F3;;1;X11Y6/S130;X11Y6/S130/F3;1;X11Y7/A3;X11Y7/A3/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F3;;1;X11Y7/W100;X11Y7/W100/F3;1;X10Y7/W200;X10Y7/W200/W101;1;X8Y7/D7;X8Y7/D7/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X8Y4/S100;X8Y4/S100/F7;1;X8Y5/S240;X8Y5/S240/S101;1;X8Y7/D5;X8Y7/D5/S242;1;X9Y4/N260;X9Y4/N260/E121;1;X9Y3/C3;X9Y3/C3/N261;1;X8Y4/N130;X8Y4/N130/F7;1;X8Y3/D6;X8Y3/D6/N131;1;X8Y4/S270;X8Y4/S270/F7;1;X8Y6/X06;X8Y6/X06/S272;1;X8Y6/C6;X8Y6/C6/X06;1;X8Y4/F7;;1;X8Y4/EW20;X8Y4/EW20/F7;1;X9Y4/E260;X9Y4/E260/E121;1;X11Y4/C6;X11Y4/C6/E262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9006 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F5;;1;X8Y7/N250;X8Y7/N250/F5;1;X8Y7/B7;X8Y7/B7/N250;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": "X12Y7/W250;X12Y7/W250/S252;1;X10Y7/X04;X10Y7/X04/W252;1;X10Y7/B3;X10Y7/B3/X04;1;X11Y5/S270;X11Y5/S270/W131;1;X12Y5/W130;X12Y5/W130/Q5;1;X11Y7/W230;X11Y7/W230/S232;1;X11Y5/S230;X11Y5/S230/W131;1;X11Y6/B6;X11Y6/B6/S271;1;X12Y5/S250;X12Y5/S250/Q5;1;X12Y7/B6;X12Y7/B6/S252;1;X11Y7/B7;X11Y7/B7/S272;1;X12Y5/Q5;;1;X11Y7/B1;X11Y7/B1/S232;1;X10Y7/B7;X10Y7/B7/W231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:137.15-137.28",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 9003 ] ,
          "attributes": {
            "ROUTING": "X13Y5/S130;X13Y5/S130/Q4;1;X13Y6/W270;X13Y6/W270/S131;1;X11Y6/A6;X11Y6/A6/W272;1;X12Y7/W210;X12Y7/W210/S212;1;X10Y7/B4;X10Y7/B4/W212;1;X11Y7/A1;X11Y7/A1/X03;1;X12Y5/W210;X12Y5/W210/W111;1;X10Y5/S210;X10Y5/S210/W212;1;X10Y7/A7;X10Y7/A7/S212;1;X13Y5/S240;X13Y5/S240/Q4;1;X13Y7/W240;X13Y7/W240/S242;1;X11Y7/X03;X11Y7/X03/W242;1;X11Y7/A7;X11Y7/A7/X03;1;X13Y5/Q4;;1;X13Y5/EW10;X13Y5/EW10/Q4;1;X12Y5/S210;X12Y5/S210/W111;1;X12Y7/A6;X12Y7/A6/S212;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:137.15-137.28",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9000 ] ,
          "attributes": {
            "ROUTING": "X10Y6/C6;X10Y6/C6/N221;1;X7Y7/N220;X7Y7/N220/W814;1;X7Y6/C5;X7Y6/C5/N221;1;X10Y7/N220;X10Y7/N220/W121;1;X10Y5/C6;X10Y5/C6/N222;1;X11Y4/C5;X11Y4/C5/N202;1;X11Y5/N240;X11Y5/N240/N212;1;X11Y4/W240;X11Y4/W240/N241;1;X10Y4/C6;X10Y4/C6/W241;1;X10Y6/C7;X10Y6/C7/W241;1;X11Y7/W810;X11Y7/W810/F1;1;X10Y7/W260;X10Y7/W260/W121;1;X8Y7/C4;X8Y7/C4/W262;1;X11Y7/N100;X11Y7/N100/F1;1;X11Y6/N200;X11Y6/N200/N101;1;X11Y4/C7;X11Y4/C7/N202;1;X11Y7/F1;;1;X11Y7/EW20;X11Y7/EW20/F1;1;X11Y7/N210;X11Y7/N210/F1;1;X11Y6/W240;X11Y6/W240/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X8Y6/S240;X8Y6/S240/F4;1;X8Y7/D4;X8Y7/D4/S241;1;X8Y6/F4;;1;X8Y6/EW20;X8Y6/EW20/F4;1;X7Y6/D5;X7Y6/D5/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8996 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8993 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.40-170.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8986 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F3;;1;X8Y7/B5;X8Y7/B5/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F2;;1;X8Y6/SN10;X8Y6/SN10/F2;1;X8Y7/B3;X8Y7/B3/S111;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8984 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F2;;1;X8Y7/EW10;X8Y7/EW10/F2;1;X7Y7/B6;X7Y7/B6/W111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8979 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F1;;1;X7Y7/E210;X7Y7/E210/F1;1;X8Y7/B2;X8Y7/B2/E211;1"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8977 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:170.33-170.52|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X7Y6/D7;X7Y6/D7/S261;1;X7Y6/C3;X7Y6/C3/S261;1;X9Y5/N260;X9Y5/N260/W262;1;X9Y3/X03;X9Y3/X03/N262;1;X9Y3/D2;X9Y3/D2/X03;1;X11Y5/W100;X11Y5/W100/F6;1;X10Y5/W200;X10Y5/W200/W101;1;X8Y5/D4;X8Y5/D4/W202;1;X11Y5/F6;;1;X11Y5/W260;X11Y5/W260/F6;1;X7Y5/S260;X7Y5/S260/W834;1;X11Y5/W830;X11Y5/W830/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X8Y6/W230;X8Y6/W230/S131;1;X7Y6/B3;X7Y6/B3/W231;1;X8Y5/EW10;X8Y5/EW10/F7;1;X7Y5/B2;X7Y5/B2/W111;1;X8Y5/EW20;X8Y5/EW20/F7;1;X9Y5/N220;X9Y5/N220/E121;1;X9Y4/C6;X9Y4/C6/N221;1;X8Y5/F7;;1;X8Y5/S130;X8Y5/S130/F7;1;X8Y5/D6;X8Y5/D6/S130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8970 ] ,
          "attributes": {
            "ROUTING": "X7Y7/C3;X7Y7/C3/W101;1;X8Y7/SN10;X8Y7/SN10/F4;1;X8Y6/W250;X8Y6/W250/N111;1;X7Y6/A3;X7Y6/A3/W251;1;X8Y7/C5;X8Y7/C5/F4;1;X8Y7/F4;;1;X8Y7/W100;X8Y7/W100/F4;1;X7Y7/C6;X7Y7/C6/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8967 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F6;;1;X9Y6/X07;X9Y6/X07/F6;1;X9Y6/D5;X9Y6/D5/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F3;;1;X7Y6/E230;X7Y6/E230/F3;1;X9Y6/X06;X9Y6/X06/E232;1;X9Y6/C5;X9Y6/C5/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X11Y7/W260;X11Y7/W260/W121;1;X9Y7/C6;X9Y7/C6/W262;1;X11Y7/S270;X11Y7/S270/W131;1;X11Y8/B7;X11Y8/B7/S271;1;X9Y6/B5;X9Y6/B5/N271;1;X12Y7/EW20;X12Y7/EW20/F6;1;X11Y7/W220;X11Y7/W220/W121;1;X9Y7/S220;X9Y7/S220/W222;1;X9Y8/C7;X9Y8/C7/S221;1;X12Y7/F6;;1;X9Y7/D7;X9Y7/D7/W222;1;X11Y7/W270;X11Y7/W270/W131;1;X12Y7/W130;X12Y7/W130/F6;1;X9Y7/N270;X9Y7/N270/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X9Y7/X07;X9Y7/X07/F4;1;X9Y7/B6;X9Y7/B6/X07;1;X9Y7/S130;X9Y7/S130/F4;1;X9Y8/E270;X9Y8/E270/S131;1;X11Y8/A7;X11Y8/A7/E272;1;X9Y7/C7;X9Y7/C7/F4;1;X9Y8/B7;X9Y8/B7/S121;1;X9Y7/F4;;1;X9Y7/SN20;X9Y7/SN20/F4;1;X9Y6/A5;X9Y6/A5/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.dataOut[6]": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": "X9Y6/Q5;;1;X9Y6/E250;X9Y6/E250/Q5;1;X11Y6/E250;X11Y6/E250/E252;1;X12Y6/A6;X12Y6/A6/E251;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F5;;1;X9Y6/XD5;X9Y6/XD5/F5;1"
          }
        },
        "uart_inst.dataOut[7]": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": "X13Y5/Q3;;1;X13Y5/W100;X13Y5/W100/Q3;1;X12Y5/W200;X12Y5/W200/W101;1;X12Y5/A7;X12Y5/A7/W200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:134.15-134.22",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X13Y6/N210;X13Y6/N210/E111;1;X13Y5/CE1;X13Y5/CE1/N211;1;X11Y4/CE2;X11Y4/CE2/N212;1;X12Y5/LSR1;X12Y5/LSR1/N271;1;X12Y6/LSR1;X12Y6/LSR1/X08;1;X12Y6/CE2;X12Y6/CE2/X08;1;X12Y6/X08;X12Y6/X08/F7;1;X12Y6/E270;X12Y6/E270/F7;1;X11Y6/W210;X11Y6/W210/W111;1;X12Y6/EW10;X12Y6/EW10/F7;1;X11Y6/N210;X11Y6/N210/W111;1;X11Y5/CE2;X11Y5/CE2/N211;1;X12Y6/F7;;1;X9Y6/CE2;X9Y6/CE2/W212;1;X13Y6/CE2;X13Y6/CE2/E271;1;X12Y6/N270;X12Y6/N270/F7;1"
          }
        },
        "uartTx": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:6.17-6.23"
          }
        },
        "u.u_ro.R[9].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F5;;1;X6Y1/A3;X6Y1/A3/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F1;;1;X6Y1/X06;X6Y1/X06/F1;1;X6Y1/A5;X6Y1/A5/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8944 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F2;;1;X6Y1/N100;X6Y1/N100/F2;1;X6Y1/A1;X6Y1/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F0;;1;X6Y1/X05;X6Y1/X05/F0;1;X6Y1/A2;X6Y1/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8940 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F5;;1;X6Y2/SN10;X6Y2/SN10/F5;1;X6Y1/A0;X6Y1/A0/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F4;;1;X6Y2/E100;X6Y2/E100/F4;1;X6Y2/A5;X6Y2/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F7;;1;X6Y2/A4;X6Y2/A4/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F7;;1;X7Y2/W130;X7Y2/W130/F7;1;X6Y2/A6;X6Y2/A6/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F6;;1;X6Y2/X03;X6Y2/X03/F6;1;X6Y2/A7;X6Y2/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.ro_bits[9]": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": "X7Y2/A7;X7Y2/A7/E130;1;X7Y2/F1;;1;X7Y2/E130;X7Y2/E130/F1;1;X7Y2/C3;X7Y2/C3/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[9].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F3;;1;X6Y1/E100;X6Y1/E100/F3;1;X6Y1/A4;X6Y1/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[9].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8925 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F4;;1;X6Y1/SN10;X6Y1/SN10/F4;1;X6Y2/E250;X6Y2/E250/S111;1;X7Y2/A1;X7Y2/A1/E251;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[9].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F3;;1;X5Y1/X06;X5Y1/X06/F3;1;X5Y1/A7;X5Y1/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F5;;1;X5Y1/A3;X5Y1/A3/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F5;;1;X4Y1/EW10;X4Y1/EW10/F5;1;X5Y1/A5;X5Y1/A5/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F3;;1;X4Y2/N230;X4Y2/N230/F3;1;X4Y1/A5;X4Y1/A5/N231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8913 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F3;;1;X4Y1/S130;X4Y1/S130/F3;1;X4Y2/A3;X4Y2/A3/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F2;;1;X4Y1/X05;X4Y1/X05/F2;1;X4Y1/A3;X4Y1/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8909 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F1;;1;X5Y1/W130;X5Y1/W130/F1;1;X4Y1/A2;X4Y1/A2/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F4;;1;X5Y1/X03;X5Y1/X03/F4;1;X5Y1/A6;X5Y1/A6/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8906 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F6;;1;X5Y1/N100;X5Y1/N100/F6;1;X5Y1/A1;X5Y1/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.u_ro.R[8].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F7;;1;X5Y1/A2;X5Y1/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[8].u_ro w"
          }
        },
        "u.ro_bits[8]": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": "X5Y1/E100;X5Y1/E100/F2;1;X5Y1/A4;X5Y1/A4/E100;1;X5Y1/F2;;1;X5Y1/E220;X5Y1/E220/F2;1;X7Y1/S220;X7Y1/S220/E222;1;X7Y2/D3;X7Y2/D3/S221;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[7]": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X5Y3/E270;X5Y3/E270/N131;1;X6Y3/A6;X6Y3/A6/E271;1;X5Y4/F4;;1;X5Y4/N130;X5Y4/N130/F4;1;X5Y4/A2;X5Y4/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[7].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F5;;1;X5Y4/A4;X5Y4/A4/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F1;;1;X5Y4/X06;X5Y4/X06/F1;1;X5Y4/A5;X5Y4/A5/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F0;;1;X5Y4/X01;X5Y4/X01/F0;1;X5Y4/A1;X5Y4/A1/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8885 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F6;;1;X5Y4/N100;X5Y4/N100/F6;1;X5Y4/A0;X5Y4/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8883 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F2;;1;X5Y5/SN20;X5Y5/SN20/F2;1;X5Y4/A6;X5Y4/A6/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F0;;1;X5Y5/X05;X5Y5/X05/F0;1;X5Y5/A2;X5Y5/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F3;;1;X5Y5/N100;X5Y5/N100/F3;1;X5Y5/A0;X5Y5/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8877 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F2;;1;X5Y4/S100;X5Y4/S100/F2;1;X5Y5/A7;X5Y5/A7/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.u_ro.R[7].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F7;;1;X5Y5/A3;X5Y5/A3/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[7].u_ro w"
          }
        },
        "u.ro_bits[6]": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": "X6Y3/X03;X6Y3/X03/F4;1;X6Y3/A7;X6Y3/A7/X03;1;X6Y3/F4;;1;X6Y3/W130;X6Y3/W130/F4;1;X6Y3/B6;X6Y3/B6/W130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[6].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F0;;1;X6Y3/E100;X6Y3/E100/F0;1;X6Y3/A4;X6Y3/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F3;;1;X6Y3/X02;X6Y3/X02/F3;1;X6Y3/A0;X6Y3/A0/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8864 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F2;;1;X6Y2/S130;X6Y2/S130/F2;1;X6Y3/A3;X6Y3/A3/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F3;;1;X6Y2/N130;X6Y2/N130/F3;1;X6Y2/A2;X6Y2/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F0;;1;X6Y2/X05;X6Y2/X05/F0;1;X6Y2/A3;X6Y2/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8858 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F2;;1;X6Y3/SN10;X6Y3/SN10/F2;1;X6Y2/A0;X6Y2/A0/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F7;;1;X6Y3/A5;X6Y3/A5/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.u_ro.R[6].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8855 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F5;;1;X6Y3/A2;X6Y3/A2/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[6].u_ro w"
          }
        },
        "u.ro_bits[5]": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X11Y2/W130;X11Y2/W130/F6;1;X10Y2/A6;X10Y2/A6/W131;1;X11Y2/F6;;1;X11Y2/EW10;X11Y2/EW10/F6;1;X12Y2/A0;X12Y2/A0/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[5].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": "X11Y2/F7;;1;X11Y2/A6;X11Y2/A6/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X11Y2/F5;;1;X11Y2/A7;X11Y2/A7/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8842 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F5;;1;X12Y2/W250;X12Y2/W250/F5;1;X11Y2/A5;X11Y2/A5/W251;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F2;;1;X12Y2/X05;X12Y2/X05/F2;1;X12Y2/A5;X12Y2/A5/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F1;;1;X12Y2/X02;X12Y2/X02/F1;1;X12Y2/A2;X12Y2/A2/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8836 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F0;;1;X12Y2/X01;X12Y2/X01/F0;1;X12Y2/A7;X12Y2/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[5].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F7;;1;X12Y2/A1;X12Y2/A1/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[5].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8831 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F1;;1;X11Y1/N130;X11Y1/N130/F1;1;X11Y1/A3;X11Y1/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F1;;1;X12Y1/W130;X12Y1/W130/F1;1;X11Y1/A1;X11Y1/A1/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8827 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F2;;1;X12Y1/X01;X12Y1/X01/F2;1;X12Y1/A1;X12Y1/A1/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8825 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F6;;1;X12Y1/X07;X12Y1/X07/F6;1;X12Y1/A2;X12Y1/A2/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F3;;1;X12Y1/X06;X12Y1/X06/F3;1;X12Y1/A6;X12Y1/A6/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F0;;1;X12Y1/X05;X12Y1/X05/F0;1;X12Y1/A3;X12Y1/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F4;;1;X12Y1/X03;X12Y1/X03/F4;1;X12Y1/A0;X12Y1/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8817 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F6;;1;X11Y1/X03;X11Y1/X03/F6;1;X11Y1/A0;X11Y1/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F0;;1;X11Y1/EW10;X11Y1/EW10/F0;1;X12Y1/A4;X12Y1/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.ro_bits[4]": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": "X11Y1/W130;X11Y1/W130/F2;1;X10Y1/S270;X10Y1/S270/W131;1;X10Y2/B6;X10Y2/B6/S271;1;X11Y1/F2;;1;X11Y1/X01;X11Y1/X01/F2;1;X11Y1/A6;X11Y1/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[4].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8809 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F3;;1;X11Y1/X06;X11Y1/X06/F3;1;X11Y1/A7;X11Y1/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[4].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F7;;1;X11Y1/A2;X11Y1/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[4].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8804 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F3;;1;X10Y1/X06;X10Y1/X06/F3;1;X10Y1/A5;X10Y1/A5/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F1;;1;X10Y1/N130;X10Y1/N130/F1;1;X10Y1/A3;X10Y1/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F5;;1;X9Y1/E250;X9Y1/E250/F5;1;X10Y1/A1;X10Y1/A1/E251;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8798 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F7;;1;X9Y1/A5;X9Y1/A5/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F0;;1;X9Y1/X01;X9Y1/X01/F0;1;X9Y1/A7;X9Y1/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F1;;1;X9Y1/N100;X9Y1/N100/F1;1;X9Y1/A0;X9Y1/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F0;;1;X10Y1/W130;X10Y1/W130/F0;1;X9Y1/A1;X9Y1/A1/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F4;;1;X10Y1/X03;X10Y1/X03/F4;1;X10Y1/A7;X10Y1/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8789 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F7;;1;X10Y1/A0;X10Y1/A0/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.u_ro.R[3].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F5;;1;X10Y1/A6;X10Y1/A6/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[3].u_ro w"
          }
        },
        "u.ro_bits[3]": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X10Y1/S130;X10Y1/S130/F6;1;X10Y2/C6;X10Y2/C6/S131;1;X10Y1/F6;;1;X10Y1/X07;X10Y1/X07/F6;1;X10Y1/A4;X10Y1/A4/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[31]": {
          "hide_name": 0,
          "bits": [ 8777 ] ,
          "attributes": {
            "ROUTING": "X7Y11/A3;X7Y11/A3/N130;1;X7Y11/F1;;1;X7Y11/N130;X7Y11/N130/F1;1;X7Y11/A2;X7Y11/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[31].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8774 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F7;;1;X7Y11/A1;X7Y11/A1/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F0;;1;X7Y11/X01;X7Y11/X01/F0;1;X7Y11/A7;X7Y11/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F6;;1;X7Y11/N100;X7Y11/N100/F6;1;X7Y11/A0;X7Y11/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8768 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F2;;1;X8Y11/W130;X8Y11/W130/F2;1;X7Y11/A6;X7Y11/A6/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8766 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F3;;1;X8Y11/N130;X8Y11/N130/F3;1;X8Y11/A2;X8Y11/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8764 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F6;;1;X8Y11/X07;X8Y11/X07/F6;1;X8Y11/A3;X8Y11/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F3;;1;X7Y11/E100;X7Y11/E100/F3;1;X7Y11/A5;X7Y11/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.u_ro.R[31].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8761 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F5;;1;X7Y11/EW10;X7Y11/EW10/F5;1;X8Y11/A6;X8Y11/A6/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[31].u_ro w"
          }
        },
        "u.ro_bits[30]": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": "X6Y7/EW10;X6Y7/EW10/F5;1;X7Y7/S210;X7Y7/S210/E111;1;X7Y9/S210;X7Y9/S210/S212;1;X7Y11/B2;X7Y11/B2/S212;1;X6Y7/F5;;1;X6Y7/A0;X6Y7/A0/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[30].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F2;;1;X6Y7/E100;X6Y7/E100/F2;1;X6Y7/A5;X6Y7/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8751 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F7;;1;X6Y7/A2;X6Y7/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8749 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F1;;1;X6Y7/E130;X6Y7/E130/F1;1;X6Y7/A7;X6Y7/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F4;;1;X6Y7/X03;X6Y7/X03/F4;1;X6Y7/A1;X6Y7/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8745 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F3;;1;X6Y7/X06;X6Y7/X06/F3;1;X6Y7/A4;X6Y7/A4/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8743 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F0;;1;X6Y7/X01;X6Y7/X01/F0;1;X6Y7/A6;X6Y7/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.u_ro.R[30].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8742 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F6;;1;X6Y7/X07;X6Y7/X07/F6;1;X6Y7/A3;X6Y7/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[30].u_ro w"
          }
        },
        "u.ro_bits[2]": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": "X10Y2/D6;X10Y2/D6/F2;1;X10Y2/F2;;1;X10Y2/W220;X10Y2/W220/F2;1;X8Y2/X01;X8Y2/X01/W222;1;X8Y2/A7;X8Y2/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[2].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F0;;1;X10Y2/X05;X10Y2/X05/F0;1;X10Y2/A2;X10Y2/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8732 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F7;;1;X10Y2/A0;X10Y2/A0/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8730 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F6;;1;X9Y2/EW10;X9Y2/EW10/F6;1;X10Y2/A7;X10Y2/A7/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8728 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F7;;1;X9Y2/A6;X9Y2/A6/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F1;;1;X9Y2/E130;X9Y2/E130/F1;1;X9Y2/A7;X9Y2/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F0;;1;X9Y2/N100;X9Y2/N100/F0;1;X9Y2/A1;X9Y2/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8722 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F6;;1;X8Y2/EW10;X8Y2/EW10/F6;1;X9Y2/A0;X9Y2/A0/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F7;;1;X8Y2/A3;X8Y2/A3/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[2].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F3;;1;X8Y2/E130;X8Y2/E130/F3;1;X8Y2/A6;X8Y2/A6/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[2].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F1;;1;X4Y3/S130;X4Y3/S130/F1;1;X4Y4/A0;X4Y4/A0/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F0;;1;X4Y3/N200;X4Y3/N200/F0;1;X4Y3/A1;X4Y3/A1/N200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8710 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F4;;1;X4Y3/N100;X4Y3/N100/F4;1;X4Y3/A0;X4Y3/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8708 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F6;;1;X4Y3/X07;X4Y3/X07/F6;1;X4Y3/A4;X4Y3/A4/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8706 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F7;;1;X4Y3/A6;X4Y3/A6/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8704 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F7;;1;X4Y4/SN20;X4Y4/SN20/F7;1;X4Y3/A7;X4Y3/A7/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F1;;1;X4Y4/E130;X4Y4/E130/F1;1;X4Y4/A7;X4Y4/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8700 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F6;;1;X4Y4/X07;X4Y4/X07/F6;1;X4Y4/A3;X4Y4/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F3;;1;X4Y4/N100;X4Y4/N100/F3;1;X4Y4/A1;X4Y4/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.ro_bits[29]": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": "X4Y4/S220;X4Y4/S220/F2;1;X4Y6/S230;X4Y6/S230/S222;1;X4Y8/A5;X4Y8/A5/S232;1;X4Y4/F2;;1;X4Y4/X01;X4Y4/X01/F2;1;X4Y4/A6;X4Y4/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[29].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F0;;1;X4Y4/S200;X4Y4/S200/F0;1;X4Y4/A5;X4Y4/A5/S200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[29].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F5;;1;X4Y4/A2;X4Y4/A2/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[29].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1;X3Y11/X05;X3Y11/X05/F0;1;X3Y11/A2;X3Y11/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8685 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F7;;1;X3Y11/A0;X3Y11/A0/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F4;;1;X3Y11/E130;X3Y11/E130/F4;1;X3Y11/A7;X3Y11/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F4;;1;X3Y12/SN20;X3Y12/SN20/F4;1;X3Y11/A4;X3Y11/A4/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F1;;1;X2Y12/EW10;X2Y12/EW10/F1;1;X3Y12/A4;X3Y12/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8677 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1;X2Y12/X03;X2Y12/X03/F6;1;X2Y12/A1;X2Y12/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F2;;1;X2Y12/X01;X2Y12/X01/F2;1;X2Y12/A6;X2Y12/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F3;;1;X3Y12/W130;X3Y12/W130/F3;1;X2Y12/A0;X2Y12/A0/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F0;;1;X2Y12/E200;X2Y12/E200/F0;1;X2Y12/A2;X2Y12/A2/E200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.u_ro.R[28].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8670 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1;X3Y11/E100;X3Y11/E100/F2;1;X3Y11/A5;X3Y11/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[28].u_ro w"
          }
        },
        "u.ro_bits[28]": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": "X3Y11/N130;X3Y11/N130/F5;1;X3Y10/N230;X3Y10/N230/N131;1;X3Y8/E230;X3Y8/E230/N232;1;X4Y8/B5;X4Y8/B5/E231;1;X3Y11/F5;;1;X3Y11/S130;X3Y11/S130/F5;1;X3Y12/A3;X3Y12/A3/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[27]": {
          "hide_name": 0,
          "bits": [ 8661 ] ,
          "attributes": {
            "ROUTING": "X4Y6/S270;X4Y6/S270/F7;1;X4Y8/X08;X4Y8/X08/S272;1;X4Y8/C5;X4Y8/C5/X08;1;X4Y6/F7;;1;X4Y6/A5;X4Y6/A5/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[27].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8658 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F5;;1;X4Y5/S100;X4Y5/S100/F5;1;X4Y6/A7;X4Y6/A7/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8656 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F6;;1;X4Y5/X07;X4Y5/X07/F6;1;X4Y5/A5;X4Y5/A5/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8654 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F7;;1;X4Y5/A6;X4Y5/A6/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8652 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F3;;1;X4Y5/X06;X4Y5/X06/F3;1;X4Y5/A7;X4Y5/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F0;;1;X4Y6/SN10;X4Y6/SN10/F0;1;X4Y5/A3;X4Y5/A3/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F2;;1;X4Y6/X01;X4Y6/X01/F2;1;X4Y6/A0;X4Y6/A0/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8646 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F3;;1;X4Y6/X02;X4Y6/X02/F3;1;X4Y6/A2;X4Y6/A2/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F5;;1;X4Y6/A4;X4Y6/A4/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.u_ro.R[27].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F4;;1;X4Y6/X07;X4Y6/X07/F4;1;X4Y6/A3;X4Y6/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[27].u_ro w"
          }
        },
        "u.ro_bits[26]": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X3Y8/X01;X3Y8/X01/F0;1;X3Y8/A1;X3Y8/A1/X01;1;X3Y8/F0;;1;X3Y8/E100;X3Y8/E100/F0;1;X4Y8/D5;X4Y8/D5/E101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[26].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1;X3Y8/A0;X3Y8/A0/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8633 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1;X3Y8/X07;X3Y8/X07/F4;1;X3Y8/A5;X3Y8/A5/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F7;;1;X2Y8/EW10;X2Y8/EW10/F7;1;X3Y8/A4;X3Y8/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F4;;1;X2Y8/E130;X2Y8/E130/F4;1;X2Y8/A7;X2Y8/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8627 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F3;;1;X2Y8/E100;X2Y8/E100/F3;1;X2Y8/A4;X2Y8/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8625 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F1;;1;X2Y8/N130;X2Y8/N130/F1;1;X2Y8/A3;X2Y8/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F1;;1;X3Y8/W130;X3Y8/W130/F1;1;X2Y8/A6;X2Y8/A6/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.u_ro.R[26].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8622 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F6;;1;X2Y8/X03;X2Y8/X03/F6;1;X2Y8/A1;X2Y8/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[26].u_ro w"
          }
        },
        "u.ro_bits[25]": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X10Y11/W130;X10Y11/W130/F1;1;X9Y11/A2;X9Y11/A2/W131;1;X10Y11/F1;;1;X10Y11/W210;X10Y11/W210/F1;1;X8Y11/W240;X8Y11/W240/W212;1;X7Y11/C2;X7Y11/C2/W241;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[25].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F3;;1;X10Y11/X02;X10Y11/X02/F3;1;X10Y11/A1;X10Y11/A1/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F5;;1;X10Y11/A3;X10Y11/A3/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F2;;1;X10Y11/X05;X10Y11/X05/F2;1;X10Y11/A5;X10Y11/A5/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F7;;1;X10Y11/A2;X10Y11/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8606 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F1;;1;X9Y11/EW10;X9Y11/EW10/F1;1;X10Y11/A7;X10Y11/A7/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F2;;1;X9Y11/E130;X9Y11/E130/F2;1;X9Y11/A7;X9Y11/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[25].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F7;;1;X9Y11/A1;X9Y11/A1/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[25].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F1;;1;X8Y12/N210;X8Y12/N210/F1;1;X8Y12/A3;X8Y12/A3/N210;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F4;;1;X8Y12/X03;X8Y12/X03/F4;1;X8Y12/A1;X8Y12/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8595 ] ,
          "attributes": {
            "ROUTING": "X9Y12/F4;;1;X9Y12/W100;X9Y12/W100/F4;1;X8Y12/S200;X8Y12/S200/W101;1;X8Y12/A4;X8Y12/A4/S200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": "X9Y12/F2;;1;X9Y12/E100;X9Y12/E100/F2;1;X9Y12/A4;X9Y12/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F0;;1;X9Y11/S130;X9Y11/S130/F0;1;X9Y12/A2;X9Y12/A2/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F3;;1;X9Y11/N100;X9Y11/N100/F3;1;X9Y11/A0;X9Y11/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F4;;1;X9Y11/N130;X9Y11/N130/F4;1;X9Y11/A3;X9Y11/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F1;;1;X8Y11/X06;X8Y11/X06/F1;1;X8Y11/A7;X8Y11/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8584 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F7;;1;X8Y11/EW10;X8Y11/EW10/F7;1;X9Y11/A4;X9Y11/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.ro_bits[24]": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": "X8Y11/N100;X8Y11/N100/F4;1;X8Y11/A1;X8Y11/A1/N100;1;X8Y11/F4;;1;X8Y11/EW20;X8Y11/EW20/F4;1;X7Y11/D2;X7Y11/D2/W121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[24].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F3;;1;X8Y12/X02;X8Y12/X02/F3;1;X8Y12/A0;X8Y12/A0/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[24].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F0;;1;X8Y12/SN20;X8Y12/SN20/F0;1;X8Y11/A4;X8Y11/A4/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[24].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8571 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F6;;1;X10Y12/W130;X10Y12/W130/F6;1;X9Y12/A6;X9Y12/A6/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F3;;1;X10Y12/E130;X10Y12/E130/F3;1;X10Y12/A6;X10Y12/A6/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8567 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F0;;1;X10Y12/X05;X10Y12/X05/F0;1;X10Y12/A3;X10Y12/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F4;;1;X10Y12/X03;X10Y12/X03/F4;1;X10Y12/A0;X10Y12/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F7;;1;X10Y12/A4;X10Y12/A4/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8561 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F5;;1;X10Y12/A7;X10Y12/A7/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F2;;1;X10Y12/E100;X10Y12/E100/F2;1;X10Y12/A5;X10Y12/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": "X9Y12/F3;;1;X9Y12/EW10;X9Y12/EW10/F3;1;X10Y12/A1;X10Y12/A1/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F1;;1;X10Y12/X02;X10Y12/X02/F1;1;X10Y12/A2;X10Y12/A2/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.u_ro.R[23].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X9Y12/F6;;1;X9Y12/X03;X9Y12/X03/F6;1;X9Y12/A0;X9Y12/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[23].u_ro w"
          }
        },
        "u.ro_bits[23]": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": "X9Y12/W130;X9Y12/W130/F0;1;X8Y12/W270;X8Y12/W270/W131;1;X6Y12/A3;X6Y12/A3/W272;1;X9Y12/F0;;1;X9Y12/N130;X9Y12/N130/F0;1;X9Y12/A3;X9Y12/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[22]": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X7Y12/W130;X7Y12/W130/F6;1;X6Y12/A0;X6Y12/A0/W131;1;X7Y12/F6;;1;X7Y12/EW10;X7Y12/EW10/F6;1;X6Y12/B3;X6Y12/B3/W111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[22].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F0;;1;X7Y12/X01;X7Y12/X01/F0;1;X7Y12/A6;X7Y12/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8540 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F2;;1;X7Y12/N100;X7Y12/N100/F2;1;X7Y12/A0;X7Y12/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8538 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F7;;1;X7Y12/A2;X7Y12/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F4;;1;X7Y12/X03;X7Y12/X03/F4;1;X7Y12/A7;X7Y12/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F6;;1;X6Y12/EW10;X6Y12/EW10/F6;1;X7Y12/A4;X7Y12/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8532 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F2;;1;X6Y12/X01;X6Y12/X01/F2;1;X6Y12/A6;X6Y12/A6/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F7;;1;X6Y12/A2;X6Y12/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F0;;1;X6Y12/X05;X6Y12/X05/F0;1;X6Y12/A4;X6Y12/A4/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.u_ro.R[22].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F4;;1;X6Y12/X03;X6Y12/X03/F4;1;X6Y12/A7;X6Y12/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[22].u_ro w"
          }
        },
        "u.ro_bits[21]": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": "X4Y8/E100;X4Y8/E100/F6;1;X4Y8/A4;X4Y8/A4/E100;1;X4Y8/F6;;1;X4Y8/X03;X4Y8/X03/F6;1;X4Y8/A1;X4Y8/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[21].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F7;;1;X4Y8/A6;X4Y8/A6/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8516 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1;X4Y11/SN10;X4Y11/SN10/F2;1;X4Y10/N210;X4Y10/N210/N111;1;X4Y8/A7;X4Y8/A7/N212;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8514 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1;X4Y11/X07;X4Y11/X07/F4;1;X4Y11/A2;X4Y11/A2/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8512 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F3;;1;X4Y11/X06;X4Y11/X06/F3;1;X4Y11/A4;X4Y11/A4/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F7;;1;X4Y11/A3;X4Y11/A3/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1;X4Y11/E130;X4Y11/E130/F6;1;X4Y11/A7;X4Y11/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8506 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F4;;1;X4Y8/X07;X4Y8/X07/F4;1;X4Y8/A2;X4Y8/A2/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.u_ro.R[21].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F2;;1;X4Y8/S130;X4Y8/S130/F2;1;X4Y9/S230;X4Y9/S230/S131;1;X4Y11/A6;X4Y11/A6/S232;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[21].u_ro w"
          }
        },
        "u.ro_bits[20]": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X06;X4Y7/X06/F3;1;X4Y7/A6;X4Y7/A6/X06;1;X4Y7/F3;;1;X4Y7/SN10;X4Y7/SN10/F3;1;X4Y8/B1;X4Y8/B1/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[20].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F1;;1;X4Y7/N130;X4Y7/N130/F1;1;X4Y7/A3;X4Y7/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F2;;1;X4Y7/X01;X4Y7/X01/F2;1;X4Y7/A1;X4Y7/A1/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8493 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F4;;1;X4Y7/X07;X4Y7/X07/F4;1;X4Y7/A2;X4Y7/A2/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8491 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F4;;1;X3Y7/EW10;X3Y7/EW10/F4;1;X4Y7/A4;X4Y7/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F2;;1;X3Y7/E100;X3Y7/E100/F2;1;X3Y7/A4;X3Y7/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F6;;1;X4Y7/W130;X4Y7/W130/F6;1;X3Y7/A7;X3Y7/A7/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.u_ro.R[20].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F7;;1;X3Y7/A2;X3Y7/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[20].u_ro w"
          }
        },
        "u.ro_bits[1]": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X5Y3/X07;X5Y3/X07/F6;1;X5Y3/A3;X5Y3/A3/X07;1;X5Y3/F6;;1;X5Y3/E260;X5Y3/E260/F6;1;X6Y3/C6;X6Y3/C6/E261;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[1].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F5;;1;X5Y3/A6;X5Y3/A6/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F7;;1;X5Y3/A5;X5Y3/A5/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X5Y2/F1;;1;X5Y2/S100;X5Y2/S100/F1;1;X5Y3/A7;X5Y3/A7/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X5Y2/F4;;1;X5Y2/X03;X5Y2/X03/F4;1;X5Y2/A1;X5Y2/A1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X5Y2/F6;;1;X5Y2/X07;X5Y2/X07/F6;1;X5Y2/A4;X5Y2/A4/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X5Y2/F3;;1;X5Y2/X06;X5Y2/X06/F3;1;X5Y2/A6;X5Y2/A6/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F3;;1;X5Y3/X06;X5Y3/X06/F3;1;X5Y3/A4;X5Y3/A4/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[1].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8465 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F4;;1;X5Y3/SN10;X5Y3/SN10/F4;1;X5Y2/A3;X5Y2/A3/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[1].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8461 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F6;;1;X3Y5/X07;X3Y5/X07/F6;1;X3Y5/A3;X3Y5/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8459 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F5;;1;X3Y5/A6;X3Y5/A6/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F0;;1;X3Y6/SN20;X3Y6/SN20/F0;1;X3Y5/A5;X3Y5/A5/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F2;;1;X3Y6/X01;X3Y6/X01/F2;1;X3Y6/A0;X3Y6/A0/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F3;;1;X3Y6/N130;X3Y6/N130/F3;1;X3Y6/A2;X3Y6/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F5;;1;X2Y6/EW10;X2Y6/EW10/F5;1;X3Y6/A3;X3Y6/A3/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F2;;1;X2Y6/X05;X2Y6/X05/F2;1;X2Y6/A5;X2Y6/A5/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F4;;1;X3Y6/W130;X3Y6/W130/F4;1;X2Y6/A7;X2Y6/A7/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F7;;1;X2Y6/A2;X2Y6/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.ro_bits[19]": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X3Y6/S240;X3Y6/S240/S101;1;X3Y8/E240;X3Y8/E240/S242;1;X4Y8/C1;X4Y8/C1/E241;1;X3Y5/F1;;1;X3Y5/S100;X3Y5/S100/F1;1;X3Y6/A4;X3Y6/A4/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[19].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F3;;1;X3Y5/X06;X3Y5/X06/F3;1;X3Y5/A7;X3Y5/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[19].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F7;;1;X3Y5/A1;X3Y5/A1/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[19].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F0;;1;X4Y12/W200;X4Y12/W200/F0;1;X4Y12/A7;X4Y12/A7/W200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F7;;1;X5Y12/W130;X5Y12/W130/F7;1;X4Y12/A0;X4Y12/A0/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F4;;1;X5Y12/X03;X5Y12/X03/F4;1;X5Y12/A7;X5Y12/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F0;;1;X5Y12/S200;X5Y12/S200/F0;1;X5Y12/A4;X5Y12/A4/S200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8426 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1;X4Y12/EW10;X4Y12/EW10/F3;1;X5Y12/A0;X5Y12/A0/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F1;;1;X4Y12/N210;X4Y12/N210/F1;1;X4Y12/A3;X4Y12/A3/N210;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F5;;1;X4Y12/A1;X4Y12/A1/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/S130;X4Y11/S130/F5;1;X4Y12/A2;X4Y12/A2/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F2;;1;X4Y12/X05;X4Y12/X05/F2;1;X4Y12/A5;X4Y12/A5/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.u_ro.R[18].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F7;;1;X4Y12/SN10;X4Y12/SN10/F7;1;X4Y11/A1;X4Y11/A1/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[18].u_ro w"
          }
        },
        "u.ro_bits[18]": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X4Y11/SN20;X4Y11/SN20/F1;1;X4Y10/N220;X4Y10/N220/N121;1;X4Y8/D1;X4Y8/D1/N222;1;X4Y11/F1;;1;X4Y11/W210;X4Y11/W210/F1;1;X4Y11/A5;X4Y11/A5/W210;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[17]": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X2Y12/SN10;X2Y12/SN10/F4;1;X2Y11/A3;X2Y11/A3/N111;1;X2Y12/F4;;1;X2Y12/E240;X2Y12/E240/F4;1;X4Y12/E240;X4Y12/E240/E242;1;X6Y12/C3;X6Y12/C3/E242;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[17].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F7;;1;X1Y12/EW10;X1Y12/EW10/F7;1;X2Y12/A4;X2Y12/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F3;;1;X1Y12/X06;X1Y12/X06/F3;1;X1Y12/A7;X1Y12/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1;X1Y12/N130;X1Y12/N130/F0;1;X1Y12/A3;X1Y12/A3/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F4;;1;X1Y11/S130;X1Y11/S130/F4;1;X1Y12/A0;X1Y12/A0/S131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/X06;X1Y11/X06/F3;1;X1Y11/A4;X1Y11/A4/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1;X1Y11/X05;X1Y11/X05/F2;1;X1Y11/A3;X1Y11/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8393 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1;X2Y11/W130;X2Y11/W130/F2;1;X1Y11/A2;X1Y11/A2/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/X06;X2Y11/X06/F3;1;X2Y11/A7;X2Y11/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.u_ro.R[17].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F7;;1;X2Y11/A2;X2Y11/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[17].u_ro w"
          }
        },
        "u.ro_bits[16]": {
          "hide_name": 0,
          "bits": [ 8385 ] ,
          "attributes": {
            "ROUTING": "X6Y12/SN10;X6Y12/SN10/F1;1;X6Y11/A0;X6Y11/A0/N111;1;X6Y12/F1;;1;X6Y12/X06;X6Y12/X06/F1;1;X6Y12/D3;X6Y12/D3/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[16].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F5;;1;X6Y12/A1;X6Y12/A1/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F6;;1;X5Y12/EW10;X5Y12/EW10/F6;1;X6Y12/A5;X6Y12/A5/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F1;;1;X5Y12/X06;X5Y12/X06/F1;1;X5Y12/A6;X5Y12/A6/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F5;;1;X5Y12/A1;X5Y12/A1/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8374 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F2;;1;X5Y11/S100;X5Y11/S100/F2;1;X5Y12/A5;X5Y12/A5/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F4;;1;X5Y11/X07;X5Y11/X07/F4;1;X5Y11/A2;X5Y11/A2/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F0;;1;X6Y11/W130;X6Y11/W130/F0;1;X5Y11/A7;X5Y11/A7/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.u_ro.R[16].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F7;;1;X5Y11/A4;X5Y11/A4/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[16].u_ro w"
          }
        },
        "u.ro_bits[15]": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X7Y2/EW10;X7Y2/EW10/F5;1;X8Y2/A1;X8Y2/A1/E111;1;X7Y2/F5;;1;X7Y2/A3;X7Y2/A3/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[15].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F2;;1;X7Y2/E100;X7Y2/E100/F2;1;X7Y2/A5;X7Y2/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8359 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F0;;1;X7Y2/X05;X7Y2/X05/F0;1;X7Y2/A2;X7Y2/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8357 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F4;;1;X8Y2/W130;X8Y2/W130/F4;1;X7Y2/A0;X7Y2/A0/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F0;;1;X8Y2/X05;X8Y2/X05/F0;1;X8Y2/A4;X8Y2/A4/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F2;;1;X8Y2/N100;X8Y2/N100/F2;1;X8Y2/A0;X8Y2/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F1;;1;X8Y2/X06;X8Y2/X06/F1;1;X8Y2/A5;X8Y2/A5/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[15].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F5;;1;X8Y2/A2;X8Y2/A2/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[15].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F2;;1;X7Y1/N100;X7Y1/N100/F2;1;X7Y1/A0;X7Y1/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F1;;1;X7Y1/N130;X7Y1/N130/F1;1;X7Y1/A2;X7Y1/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F3;;1;X7Y1/X02;X7Y1/X02/F3;1;X7Y1/A1;X7Y1/A1/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F2;;1;X8Y1/W130;X8Y1/W130/F2;1;X7Y1/A3;X7Y1/A3/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F0;;1;X8Y1/N130;X8Y1/N130/F0;1;X8Y1/A2;X8Y1/A2/N130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F1;;1;X8Y1/X02;X8Y1/X02/F1;1;X8Y1/A0;X8Y1/A0/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F5;;1;X8Y1/A1;X8Y1/A1/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F5;;1;X7Y1/EW10;X7Y1/EW10/F5;1;X8Y1/A4;X8Y1/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F4;;1;X8Y1/E100;X8Y1/E100/F4;1;X8Y1/A5;X8Y1/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.ro_bits[14]": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X7Y1/SN10;X7Y1/SN10/F4;1;X7Y2/B3;X7Y2/B3/S111;1;X7Y1/F4;;1;X7Y1/X07;X7Y1/X07/F4;1;X7Y1/A5;X7Y1/A5/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[14].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F0;;1;X7Y1/E130;X7Y1/E130/F0;1;X7Y1/A7;X7Y1/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[14].u_ro.w[10]": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F7;;1;X7Y1/A4;X7Y1/A4/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[14].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F7;;1;X17Y3/A2;X17Y3/A2/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F4;;1;X17Y3/X03;X17Y3/X03/F4;1;X17Y3/A7;X17Y3/A7/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F5;;1;X17Y3/A4;X17Y3/A4/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F6;;1;X17Y3/E100;X17Y3/E100/F6;1;X17Y3/A5;X17Y3/A5/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F3;;1;X17Y3/X06;X17Y3/X06/F3;1;X17Y3/A6;X17Y3/A6/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F4;;1;X16Y3/EW10;X16Y3/EW10/F4;1;X17Y3/A3;X17Y3/A3/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F1;;1;X16Y3/X06;X16Y3/X06/F1;1;X16Y3/A4;X16Y3/A4/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F2;;1;X16Y3/X01;X16Y3/X01/F2;1;X16Y3/A0;X16Y3/A0/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F0;;1;X16Y3/N100;X16Y3/N100/F0;1;X16Y3/A1;X16Y3/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.u_ro.R[13].u_ro.w[9]": {
          "hide_name": 0,
          "bits": [ 8301 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F2;;1;X17Y3/SN10;X17Y3/SN10/F2;1;X17Y2/W250;X17Y2/W250/N111;1;X16Y2/A3;X16Y2/A3/W251;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[13].u_ro w"
          }
        },
        "u.ro_bits[13]": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X16Y2/S130;X16Y2/S130/F3;1;X16Y3/A2;X16Y3/A2/S131;1;X16Y2/F3;;1;X16Y2/X06;X16Y2/X06/F3;1;X16Y2/A7;X16Y2/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.ro_bits[12]": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X16Y2/B7;X16Y2/B7/X07;1;X16Y2/F6;;1;X16Y2/X07;X16Y2/X07/F6;1;X16Y2/A5;X16Y2/A5/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[12].u_ro.w[8]": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F1;;1;X16Y1/S210;X16Y1/S210/F1;1;X16Y2/A6;X16Y2/A6/S211;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F1;;1;X17Y1/W130;X17Y1/W130/F1;1;X16Y1/A1;X16Y1/A1/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F3;;1;X17Y1/X02;X17Y1/X02/F3;1;X17Y1/A1;X17Y1/A1/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F7;;1;X17Y1/A3;X17Y1/A3/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F6;;1;X17Y1/E130;X17Y1/E130/F6;1;X17Y1/A7;X17Y1/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F7;;1;X17Y2/SN20;X17Y2/SN20/F7;1;X17Y1/A6;X17Y1/A6/N121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F2;;1;X17Y2/X01;X17Y2/X01/F2;1;X17Y2/A7;X17Y2/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F5;;1;X16Y2/A1;X16Y2/A1/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.u_ro.R[12].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F1;;1;X16Y2/EW10;X16Y2/EW10/F1;1;X17Y2/A2;X17Y2/A2/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[12].u_ro w"
          }
        },
        "u.ro_bits[11]": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X16Y1/S130;X16Y1/S130/F3;1;X16Y2/C7;X16Y2/C7/S131;1;X16Y1/F3;;1;X16Y1/N100;X16Y1/N100/F3;1;X16Y1/A0;X16Y1/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[11].u_ro.w[7]": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F6;;1;X16Y1/X07;X16Y1/X07/F6;1;X16Y1/A3;X16Y1/A3/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F5;;1;X16Y1/A6;X16Y1/A6/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F7;;1;X15Y1/EW10;X15Y1/EW10/F7;1;X16Y1/A5;X16Y1/A5/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F1;;1;X15Y1/X06;X15Y1/X06/F1;1;X15Y1/A7;X15Y1/A7/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F6;;1;X15Y1/N100;X15Y1/N100/F6;1;X15Y1/A1;X15Y1/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F5;;1;X15Y1/A6;X15Y1/A6/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F0;;1;X16Y1/X01;X16Y1/X01/F0;1;X16Y1/A7;X16Y1/A7/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.u_ro.R[11].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F7;;1;X16Y1/W130;X16Y1/W130/F7;1;X15Y1/A5;X15Y1/A5/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[11].u_ro w"
          }
        },
        "u.ro_bits[10]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X17Y2/X06;X17Y2/X06/F1;1;X17Y2/A4;X17Y2/A4/X06;1;X17Y2/F1;;1;X17Y2/EW20;X17Y2/EW20/F1;1;X16Y2/D7;X16Y2/D7/W121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[10].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F7;;1;X18Y2/W130;X18Y2/W130/F7;1;X17Y2/A1;X17Y2/A1/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F0;;1;X18Y2/E130;X18Y2/E130/F0;1;X18Y2/A7;X18Y2/A7/E130;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F6;;1;X18Y2/X03;X18Y2/X03/F6;1;X18Y2/A0;X18Y2/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F1;;1;X18Y2/X06;X18Y2/X06/F1;1;X18Y2/A6;X18Y2/A6/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F4;;1;X18Y2/N100;X18Y2/N100/F4;1;X18Y2/A1;X18Y2/A1/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F4;;1;X17Y2/N100;X17Y2/N100/F4;1;X17Y2/A0;X17Y2/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.u_ro.R[10].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F0;;1;X17Y2/EW10;X17Y2/EW10/F0;1;X18Y2/A4;X18Y2/A4/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[10].u_ro w"
          }
        },
        "u.ro_bits[0]": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X7Y3/N130;X7Y3/N130/F6;1;X7Y3/A3;X7Y3/A3/N130;1;X7Y3/F6;;1;X7Y3/EW20;X7Y3/EW20/F6;1;X6Y3/D6;X6Y3/D6/W121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:71.24-71.27",
            "hdlname": "u u_ro rnd"
          }
        },
        "u.u_ro.R[0].u_ro.w[6]": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F1;;1;X6Y3/EW10;X6Y3/EW10/F1;1;X7Y3/A6;X7Y3/A6/E111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[5]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F0;;1;X6Y4/SN10;X6Y4/SN10/F0;1;X6Y3/A1;X6Y3/A1/N111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[4]": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F4;;1;X6Y4/X03;X6Y4/X03/F4;1;X6Y4/A0;X6Y4/A0/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[3]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F2;;1;X6Y4/X05;X6Y4/X05/F2;1;X6Y4/A4;X6Y4/A4/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[2]": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F5;;1;X7Y4/W130;X7Y4/W130/F5;1;X6Y4/A2;X6Y4/A2/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[0]": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F3;;1;X7Y3/S100;X7Y3/S100/F3;1;X7Y4/A7;X7Y4/A7/S101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "u.u_ro.R[0].u_ro.w[1]": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F7;;1;X7Y4/A5;X7Y4/A5/F7;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:89.21-89.22",
            "hdlname": "u u_ro R[0].u_ro w"
          }
        },
        "rnd[22]": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X8Y3/N100;X8Y3/N100/Q4;1;X8Y3/A1;X8Y3/A1/N100;1;X8Y3/Q4;;1;X8Y3/S100;X8Y3/S100/Q4;1;X8Y4/E200;X8Y4/E200/S101;1;X8Y4/A2;X8Y4/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[23]": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X7Y4/S100;X7Y4/S100/Q4;1;X7Y5/A7;X7Y5/A7/S101;1;X7Y4/Q4;;1;X7Y4/EW10;X7Y4/EW10/Q4;1;X8Y4/A3;X8Y4/A3/E111;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[24]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X8Y5/B1;X8Y5/B1/E211;1;X9Y3/A7;X9Y3/A7/N212;1;X7Y5/Q1;;1;X7Y5/E210;X7Y5/E210/Q1;1;X9Y5/N210;X9Y5/N210/E212;1;X9Y3/X02;X9Y3/X02/N212;1;X9Y3/A2;X9Y3/A2/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[25]": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X8Y5/S250;X8Y5/S250/Q5;1;X8Y7/W250;X8Y7/W250/S252;1;X7Y7/A6;X7Y7/A6/W251;1;X8Y5/E250;X8Y5/E250/Q5;1;X9Y5/A1;X9Y5/A1/E251;1;X8Y5/Q5;;1;X8Y5/W130;X8Y5/W130/Q5;1;X7Y5/A4;X7Y5/A4/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[26]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X7Y5/E200;X7Y5/E200/Q0;1;X9Y5/X05;X9Y5/X05/E202;1;X9Y5/A2;X9Y5/A2/X05;1;X7Y5/Q0;;1;X7Y5/EW10;X7Y5/EW10/Q0;1;X8Y5/N250;X8Y5/N250/E111;1;X8Y3/A3;X8Y3/A3/N252;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[27]": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X11Y3/W230;X11Y3/W230/Q3;1;X9Y3/S230;X9Y3/S230/W232;1;X9Y5/X02;X9Y5/X02/S232;1;X9Y5/A3;X9Y5/A3/X02;1;X11Y3/Q3;;1;X11Y3/S100;X11Y3/S100/Q3;1;X11Y4/A6;X11Y4/A6/S101;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[0]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X7Y7/E130;X7Y7/E130/Q2;1;X8Y7/B1;X8Y7/B1/E131;1;X7Y7/Q2;;1;X7Y7/X05;X7Y7/X05/Q2;1;X7Y7/A3;X7Y7/A3/X05;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[1]": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X7Y6/S130;X7Y6/S130/Q2;1;X7Y7/A1;X7Y7/A1/S131;1;X7Y6/X01;X7Y6/X01/Q2;1;X7Y6/A7;X7Y6/A7/X01;1;X7Y6/Q2;;1;X7Y6/EW10;X7Y6/EW10/Q2;1;X8Y6/A1;X8Y6/A1/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[28]": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X9Y8/E130;X9Y8/E130/Q1;1;X9Y8/A7;X9Y8/A7/E130;1;X9Y6/B1;X9Y6/B1/N212;1;X9Y8/Q1;;1;X9Y8/N210;X9Y8/N210/Q1;1;X9Y7/A7;X9Y7/A7/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[2]": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X7Y6/E210;X7Y6/E210/Q1;1;X8Y6/N210;X8Y6/N210/E211;1;X8Y5/A4;X8Y5/A4/N211;1;X7Y6/Q1;;1;X7Y6/E100;X7Y6/E100/Q1;1;X8Y6/E200;X8Y6/E200/E101;1;X8Y6/A2;X8Y6/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[3]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X7Y6/N100;X7Y6/N100/Q4;1;X7Y5/B7;X7Y5/B7/N101;1;X7Y6/Q4;;1;X7Y6/E240;X7Y6/E240/Q4;1;X8Y6/X07;X8Y6/X07/E241;1;X8Y6/A3;X8Y6/A3/X07;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[4]": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": "X11Y3/W210;X11Y3/W210/Q1;1;X10Y3/B1;X10Y3/B1/W211;1;X11Y4/B1;X11Y4/B1/S211;1;X11Y3/Q1;;1;X11Y3/S210;X11Y3/S210/Q1;1;X11Y4/W210;X11Y4/W210/S211;1;X9Y4/B7;X9Y4/B7/W212;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[5]": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": "X12Y3/W130;X12Y3/W130/Q0;1;X11Y3/A6;X11Y3/A6/W131;1;X12Y3/S130;X12Y3/S130/Q0;1;X12Y4/A1;X12Y4/A1/S131;1;X12Y3/Q0;;1;X12Y3/S100;X12Y3/S100/Q0;1;X12Y4/A6;X12Y4/A6/S101;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[6]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X12Y3/W100;X12Y3/W100/Q2;1;X12Y3/S800;X12Y3/S800/W100;1;X12Y7/W230;X12Y7/W230/S804;1;X11Y7/B6;X11Y7/B6/W231;1;X12Y3/Q2;;1;X12Y3/S220;X12Y3/S220/Q2;1;X12Y4/X07;X12Y4/X07/S221;1;X12Y4/A2;X12Y4/A2/X07;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[7]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X13Y4/W130;X13Y4/W130/Q2;1;X12Y4/A3;X12Y4/A3/W131;1;X13Y4/Q2;;1;X13Y4/S220;X13Y4/S220/Q2;1;X13Y6/W220;X13Y6/W220/S222;1;X11Y6/X01;X11Y6/X01/W222;1;X11Y6/B5;X11Y6/B5/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[8]": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X11Y3/N130;X11Y3/N130/Q5;1;X11Y2/S830;X11Y2/S830/N131;1;X11Y6/W250;X11Y6/W250/S834;1;X9Y6/A7;X9Y6/A7/W252;1;X11Y3/S130;X11Y3/S130/Q5;1;X11Y6/B1;X11Y6/B1/S232;1;X11Y4/S230;X11Y4/S230/S131;1;X11Y3/Q5;;1;X11Y3/W250;X11Y3/W250/Q5;1;X9Y3/X04;X9Y3/X04/W252;1;X9Y3/B2;X9Y3/B2/X04;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[9]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X10Y3/SN20;X10Y3/SN20/Q4;1;X10Y4/S220;X10Y4/S220/S121;1;X10Y6/S230;X10Y6/S230/S222;1;X10Y8/A5;X10Y8/A5/S232;1;X10Y7/B6;X10Y7/B6/S252;1;X10Y3/Q4;;1;X10Y3/S240;X10Y3/S240/Q4;1;X10Y5/S250;X10Y5/S250/S242;1;X10Y6/A1;X10Y6/A1/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[10]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X10Y3/E100;X10Y3/E100/Q2;1;X11Y3/S800;X11Y3/S800/E101;1;X11Y7/W200;X11Y7/W200/S804;1;X11Y7/A6;X11Y7/A6/W200;1;X10Y3/Q2;;1;X10Y3/SN10;X10Y3/SN10/Q2;1;X10Y4/S250;X10Y4/S250/S111;1;X10Y6/A2;X10Y6/A2/S252;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[11]": {
          "hide_name": 0,
          "bits": [ 8124 ] ,
          "attributes": {
            "ROUTING": "X10Y5/SN10;X10Y5/SN10/Q4;1;X10Y6/E250;X10Y6/E250/S111;1;X11Y6/A5;X11Y6/A5/E251;1;X10Y5/Q4;;1;X10Y5/S130;X10Y5/S130/Q4;1;X10Y6/A3;X10Y6/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[29]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X9Y7/B7;X9Y7/B7/N251;1;X9Y8/E100;X9Y8/E100/Q5;1;X9Y8/A4;X9Y8/A4/E100;1;X9Y8/Q5;;1;X9Y8/N250;X9Y8/N250/Q5;1;X9Y7/A1;X9Y7/A1/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[12]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X11Y3/S200;X11Y3/S200/Q0;1;X11Y5/X05;X11Y5/X05/S202;1;X11Y5/B1;X11Y5/B1/X05;1;X11Y3/W130;X11Y3/W130/Q0;1;X10Y3/A1;X10Y3/A1/W131;1;X11Y3/Q0;;1;X11Y3/W200;X11Y3/W200/Q0;1;X9Y3/X01;X9Y3/X01/W202;1;X9Y3/B3;X9Y3/B3/X01;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[13]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X10Y5/S260;X10Y5/S260/S232;1;X10Y7/S270;X10Y7/S270/S262;1;X10Y8/A0;X10Y8/A0/S271;1;X10Y3/S230;X10Y3/S230/Q3;1;X10Y5/S230;X10Y5/S230/S232;1;X10Y7/A6;X10Y7/A6/S232;1;X10Y3/Q3;;1;X10Y3/S130;X10Y3/S130/Q3;1;X10Y4/A1;X10Y4/A1/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[14]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X10Y3/W210;X10Y3/W210/S100;1;X8Y3/B3;X8Y3/B3/W212;1;X10Y3/Q0;;1;X10Y3/S100;X10Y3/S100/Q0;1;X10Y4/E200;X10Y4/E200/S101;1;X10Y4/A2;X10Y4/A2/E200;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[15]": {
          "hide_name": 0,
          "bits": [ 8101 ] ,
          "attributes": {
            "ROUTING": "X10Y3/S250;X10Y3/S250/Q5;1;X10Y4/A3;X10Y4/A3/S251;1;X10Y3/Q5;;1;X10Y3/W130;X10Y3/W130/Q5;1;X9Y3/W230;X9Y3/W230/W131;1;X7Y3/S230;X7Y3/S230/W232;1;X7Y5/A6;X7Y5/A6/S232;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[16]": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X11Y3/EW10;X11Y3/EW10/Q4;1;X10Y3/S210;X10Y3/S210/W111;1;X10Y5/B1;X10Y5/B1/S212;1;X9Y3/A3;X9Y3/A3/X07;1;X11Y4/W270;X11Y4/W270/S828;1;X9Y4/A7;X9Y4/A7/W272;1;X11Y3/Q4;;1;X11Y3/N820;X11Y3/N820/Q4;1;X11Y3/W240;X11Y3/W240/Q4;1;X9Y3/X07;X9Y3/X07/W242;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[17]": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X9Y2/S130;X9Y2/S130/Q5;1;X9Y3/E270;X9Y3/E270/S131;1;X11Y3/A7;X11Y3/A7/E272;1;X9Y2/W130;X9Y2/W130/Q5;1;X8Y2/S270;X8Y2/S270/W131;1;X8Y3/B6;X8Y3/B6/S271;1;X9Y2/Q5;;1;X9Y2/S250;X9Y2/S250/Q5;1;X9Y4/A1;X9Y4/A1/S252;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[18]": {
          "hide_name": 0,
          "bits": [ 8088 ] ,
          "attributes": {
            "ROUTING": "X9Y3/S830;X9Y3/S830/Q5;1;X9Y7/W250;X9Y7/W250/S834;1;X8Y7/A5;X8Y7/A5/W251;1;X9Y3/Q5;;1;X9Y3/S250;X9Y3/S250/Q5;1;X9Y4/A2;X9Y4/A2/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[19]": {
          "hide_name": 0,
          "bits": [ 8084 ] ,
          "attributes": {
            "ROUTING": "X9Y3/S130;X9Y3/S130/Q4;1;X9Y4/A3;X9Y4/A3/S131;1;X9Y3/Q4;;1;X9Y3/SN10;X9Y3/SN10/Q4;1;X9Y4/E210;X9Y4/E210/S111;1;X11Y4/B6;X11Y4/B6/E212;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[20]": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X7Y3/SN10;X7Y3/SN10/Q2;1;X7Y4/B1;X7Y4/B1/S111;1;X7Y4/E270;X7Y4/E270/S131;1;X9Y4/A6;X9Y4/A6/E272;1;X7Y3/S130;X7Y3/S130/Q2;1;X7Y3/Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[21]": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": "X8Y3/SN10;X8Y3/SN10/Q0;1;X8Y4/W250;X8Y4/W250/S111;1;X7Y4/A6;X7Y4/A6/W251;1;X8Y3/X01;X8Y3/X01/Q0;1;X8Y3/A6;X8Y3/A6/X01;1;X8Y3/Q0;;1;X8Y3/S130;X8Y3/S130/Q0;1;X8Y4/A1;X8Y4/A1/S131;1",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[30]": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X9Y8/N230;X9Y8/N230/Q3;1;X9Y7/X02;X9Y7/X02/N231;1;X9Y7/A2;X9Y7/A2/X02;1;X9Y8/Q3;;1;X9Y8/SN20;X9Y8/SN20/Q3;1;X9Y7/A6;X9Y7/A6/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "rnd[31]": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X9Y8/SN10;X9Y8/SN10/Q0;1;X9Y7/A3;X9Y7/A3/N111;1;X11Y5/A4;X11Y5/A4/N232;1;X9Y8/N130;X9Y8/N130/Q0;1;X11Y7/N230;X11Y7/N230/E232;1;X9Y7/E230;X9Y7/E230/N131;1;X9Y8/Q0;;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "uart_inst rnd",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:119.23-119.26"
          }
        },
        "u.lfsr[17]": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X9Y2/D4;X9Y2/D4/S100;1;X9Y2/Q2;;1;X9Y2/S100;X9Y2/S100/Q2;1;X9Y2/D5;X9Y2/D5/S100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[18]": {
          "hide_name": 0,
          "bits": [ 8057 ] ,
          "attributes": {
            "ROUTING": "X9Y2/X03;X9Y2/X03/Q4;1;X9Y2/D3;X9Y2/D3/X03;1;X9Y2/Q4;;1;X9Y2/S240;X9Y2/S240/Q4;1;X9Y3/D5;X9Y3/D5/S241;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[19]": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X9Y2/SN20;X9Y2/SN20/Q3;1;X9Y3/W220;X9Y3/W220/S121;1;X7Y3/D5;X7Y3/D5/W222;1;X9Y2/Q3;;1;X9Y2/SN10;X9Y2/SN10/Q3;1;X9Y3/D4;X9Y3/D4/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[24]": {
          "hide_name": 0,
          "bits": [ 8052 ] ,
          "attributes": {
            "ROUTING": "X7Y5/D5;X7Y5/D5/S242;1;X7Y3/Q4;;1;X7Y3/S240;X7Y3/S240/Q4;1;X7Y5/X03;X7Y5/X03/S242;1;X7Y5/D1;X7Y5/D1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[2]": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "ROUTING": "X6Y6/E220;X6Y6/E220/Q2;1;X7Y6/D1;X7Y6/D1/E221;1;X6Y6/Q2;;1;X6Y6/S100;X6Y6/S100/Q2;1;X6Y6/D5;X6Y6/D5/S100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[3]": {
          "hide_name": 0,
          "bits": [ 8046 ] ,
          "attributes": {
            "ROUTING": "X6Y6/E250;X6Y6/E250/Q5;1;X7Y6/X08;X7Y6/X08/E251;1;X7Y6/D0;X7Y6/D0/X08;1;X7Y6/N260;X7Y6/N260/E121;1;X7Y6/D4;X7Y6/D4/N260;1;X6Y6/Q5;;1;X6Y6/EW20;X6Y6/EW20/Q5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[8]": {
          "hide_name": 0,
          "bits": [ 8043 ] ,
          "attributes": {
            "ROUTING": "X11Y3/D2;X11Y3/D2/W121;1;X12Y3/Q1;;1;X12Y3/EW20;X12Y3/EW20/Q1;1;X11Y3/D5;X11Y3/D5/W121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[13]": {
          "hide_name": 0,
          "bits": [ 8039 ] ,
          "attributes": {
            "ROUTING": "X10Y2/SN20;X10Y2/SN20/Q4;1;X10Y3/D3;X10Y3/D3/S121;1;X10Y2/Q4;;1;X10Y2/X03;X10Y2/X03/Q4;1;X10Y2/D3;X10Y2/D3/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[12]": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X10Y1/SN10;X10Y1/SN10/Q2;1;X10Y2/D4;X10Y2/D4/S111;1;X10Y1/Q2;;1;X10Y1/S220;X10Y1/S220/Q2;1;X10Y3/E220;X10Y3/E220/S222;1;X11Y3/D0;X11Y3/D0/E221;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[14]": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X10Y2/S220;X10Y2/S220/E100;1;X10Y3/D0;X10Y3/D0/S221;1;X10Y2/Q3;;1;X10Y2/E100;X10Y2/E100/Q3;1;X11Y2/D3;X11Y2/D3/E101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[16]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X11Y2/W220;X11Y2/W220/Q2;1;X9Y2/D2;X9Y2/D2/W222;1;X11Y2/Q2;;1;X11Y2/SN10;X11Y2/SN10/Q2;1;X11Y3/D4;X11Y3/D4/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[15]": {
          "hide_name": 0,
          "bits": [ 8033 ] ,
          "attributes": {
            "ROUTING": "X11Y2/X06;X11Y2/X06/Q3;1;X11Y2/D2;X11Y2/D2/X06;1;X11Y2/Q3;;1;X11Y2/EW20;X11Y2/EW20/Q3;1;X10Y2/S260;X10Y2/S260/W121;1;X10Y3/D5;X10Y3/D5/S261;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[20]": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": "X7Y3/D2;X7Y3/D2/X08;1;X7Y3/Q5;;1;X7Y3/X08;X7Y3/X08/Q5;1;X7Y3/D0;X7Y3/D0/X08;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[23]": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X7Y3/S210;X7Y3/S210/Q1;1;X7Y4/X02;X7Y4/X02/S211;1;X7Y4/D4;X7Y4/D4/X02;1;X7Y3/Q1;;1;X7Y3/X02;X7Y3/X02/Q1;1;X7Y3/D4;X7Y3/D4/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[22]": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X7Y3/D1;X7Y3/D1/E221;1;X6Y4/Q1;;1;X6Y4/SN20;X6Y4/SN20/Q1;1;X6Y3/E220;X6Y3/E220/N121;1;X8Y3/D4;X8Y3/D4/E222;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[25]": {
          "hide_name": 0,
          "bits": [ 8025 ] ,
          "attributes": {
            "ROUTING": "X7Y5/X08;X7Y5/X08/Q5;1;X7Y5/D3;X7Y5/D3/X08;1;X7Y5/Q5;;1;X7Y5/E100;X7Y5/E100/Q5;1;X8Y5/D5;X8Y5/D5/E101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[27]": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X7Y7/E100;X7Y7/E100/Q0;1;X8Y7/S240;X8Y7/S240/E101;1;X8Y8/D4;X8Y8/D4/S241;1;X7Y7/Q0;;1;X7Y7/N800;X7Y7/N800/Q0;1;X7Y3/E200;X7Y3/E200/N804;1;X9Y3/E200;X9Y3/E200/E202;1;X11Y3/D3;X11Y3/D3/E202;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[26]": {
          "hide_name": 0,
          "bits": [ 8022 ] ,
          "attributes": {
            "ROUTING": "X7Y5/X06;X7Y5/X06/Q3;1;X7Y5/D0;X7Y5/D0/X06;1;X7Y5/Q3;;1;X7Y5/S230;X7Y5/S230/Q3;1;X7Y7/X06;X7Y7/X06/S232;1;X7Y7/D0;X7Y7/D0/X06;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.u_ro.R[9].u_ro.out_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F7;;1;X16Y2/W820;X16Y2/W820/F7;1;X8Y2/W240;X8Y2/W240/W828;1;X7Y2/X07;X7Y2/X07/W241;1;X7Y2/D6;X7Y2/D6/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[9].u_ro.out_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F3;;1;X7Y2/N130;X7Y2/N130/F3;1;X7Y2/C6;X7Y2/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[9].u_ro.out_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F6;;1;X10Y2/W130;X10Y2/W130/F6;1;X9Y2/W230;X9Y2/W230/W131;1;X7Y2/B6;X7Y2/B6/W232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[9].u_ro.out_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F6;;1;X6Y3/E130;X6Y3/E130/F6;1;X7Y3/N230;X7Y3/N230/E131;1;X7Y2/A6;X7Y2/A6/N231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F6;;1;X7Y2/S260;X7Y2/S260/F6;1;X7Y4/S260;X7Y4/S260/S262;1;X7Y6/D6;X7Y6/D6/S262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.lfsr[1]": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X6Y6/E130;X6Y6/E130/Q4;1;X7Y6/B6;X7Y6/B6/E131;1;X6Y6/E100;X6Y6/E100/Q4;1;X7Y6/D2;X7Y6/D2/E101;1;X6Y6/Q4;;1;X6Y6/X03;X6Y6/X03/Q4;1;X6Y6/D2;X6Y6/D2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[21]": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X7Y3/S200;X7Y3/S200/Q0;1;X7Y5/S210;X7Y5/S210/S202;1;X7Y6/A6;X7Y6/A6/S211;1;X7Y3/E100;X7Y3/E100/Q0;1;X8Y3/D0;X8Y3/D0/E101;1;X7Y3/Q0;;1;X7Y3/SN20;X7Y3/SN20/Q0;1;X7Y4/W220;X7Y4/W220/S121;1;X6Y4/D1;X6Y4/D1/W221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u lfsr"
          }
        },
        "u.u_ro.R[21].u_ro.out_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F1;;1;X4Y8/E210;X4Y8/E210/F1;1;X6Y8/X06;X6Y8/X06/E212;1;X6Y8/D1;X6Y8/D1/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[21].u_ro.out_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F3;;1;X6Y12/N230;X6Y12/N230/F3;1;X6Y10/N260;X6Y10/N260/N232;1;X6Y8/C1;X6Y8/C1/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[21].u_ro.out_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8007 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F2;;1;X7Y11/W130;X7Y11/W130/F2;1;X6Y11/N230;X6Y11/N230/W131;1;X6Y9/N230;X6Y9/N230/N232;1;X6Y8/B1;X6Y8/B1/N231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.u_ro.R[21].u_ro.out_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F5;;1;X4Y8/E250;X4Y8/E250/F5;1;X6Y8/A1;X6Y8/A1/E252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F6;;1;X7Y6/S260;X7Y6/S260/F6;1;X7Y8/C0;X7Y8/C0/S262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.lfsr_DFFS_Q_15_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F1;;1;X6Y8/E210;X6Y8/E210/F1;1;X7Y8/B0;X7Y8/B0/E211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.lfsr[0]": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": "X7Y6/W200;X7Y6/W200/N202;1;X6Y6/D4;X6Y6/D4/W201;1;X7Y8/N200;X7Y8/N200/Q0;1;X7Y6/C6;X7Y6/C6/N202;1;X7Y8/Q0;;1;X7Y8/N100;X7Y8/N100/Q0;1;X7Y7/D2;X7Y7/D2/N101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr_DFFS_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": "X7Y8/F0;;1;X7Y8/XD0;X7Y8/XD0/F0;1"
          }
        },
        "u.lfsr[4]": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X7Y6/E130;X7Y6/E130/Q0;1;X8Y6/E830;X8Y6/E830/E131;1;X12Y6/N260;X12Y6/N260/E834;1;X12Y4/N260;X12Y4/N260/N262;1;X12Y3/D5;X12Y3/D5/N261;1;X11Y3/D1;X11Y3/D1/S201;1;X7Y6/N800;X7Y6/N800/Q0;1;X7Y6/Q0;;1;X7Y2/E800;X7Y2/E800/N804;1;X11Y2/S200;X11Y2/S200/E804;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[5]": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X12Y3/X08;X12Y3/X08/Q5;1;X12Y3/D0;X12Y3/D0/X08;1;X12Y3/Q5;;1;X12Y3/X04;X12Y3/X04/Q5;1;X12Y3/D4;X12Y3/D4/X04;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[7]": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": "X13Y3/EW20;X13Y3/EW20/Q1;1;X12Y3/D1;X12Y3/D1/W121;1;X13Y3/Q1;;1;X13Y3/SN20;X13Y3/SN20/Q1;1;X13Y4/D2;X13Y4/D2/S121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[6]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X12Y3/E100;X12Y3/E100/Q4;1;X13Y3/D1;X13Y3/D1/E101;1;X12Y3/Q4;;1;X12Y3/X03;X12Y3/X03/Q4;1;X12Y3/D2;X12Y3/D2/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[9]": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X10Y3/N260;X10Y3/N260/W121;1;X10Y2/D5;X10Y2/D5/N261;1;X11Y3/Q2;;1;X11Y3/EW20;X11Y3/EW20/Q2;1;X10Y3/D4;X10Y3/D4/W121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[11]": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X10Y2/N100;X10Y2/N100/Q1;1;X10Y1/D2;X10Y1/D2/N101;1;X10Y2/Q1;;1;X10Y2/S210;X10Y2/S210/Q1;1;X10Y4/S240;X10Y4/S240/S212;1;X10Y5/D4;X10Y5/D4/S241;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[10]": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X10Y2/X08;X10Y2/X08/Q5;1;X10Y2/D1;X10Y2/D1/X08;1;X10Y2/Q5;;1;X10Y2/S130;X10Y2/S130/Q5;1;X10Y3/S270;X10Y3/S270/S131;1;X10Y3/D2;X10Y3/D2/S270;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[29]": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X8Y8/E220;X8Y8/E220/Q2;1;X9Y8/D5;X9Y8/D5/E221;1;X8Y8/Q2;;1;X8Y8/W100;X8Y8/W100/Q2;1;X8Y8/D1;X8Y8/D1/W100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[28]": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": "X8Y8/EW20;X8Y8/EW20/Q4;1;X9Y8/S260;X9Y8/S260/E121;1;X9Y8/D1;X9Y8/D1/S260;1;X8Y8/Q4;;1;X8Y8/X03;X8Y8/X03/Q4;1;X8Y8/D2;X8Y8/D2/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[31]": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": "X8Y8/E100;X8Y8/E100/Q3;1;X9Y8/D0;X9Y8/D0/E101;1;X8Y8/Q3;;1;X8Y8/W130;X8Y8/W130/Q3;1;X7Y8/A0;X7Y8/A0/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u lfsr"
          }
        },
        "u.lfsr[30]": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X8Y8/X06;X8Y8/X06/Q1;1;X8Y8/D3;X8Y8/D3/X06;1;X8Y8/Q1;;1;X8Y8/E130;X8Y8/E130/Q1;1;X9Y8/S270;X9Y8/S270/E131;1;X9Y8/D3;X9Y8/D3/S270;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:57.16-57.20",
            "hdlname": "u lfsr"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:4.17-4.20"
          }
        },
        "uart_inst.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 7977 ] ,
          "attributes": {
            "ROUTING": "X14Y6/D6;X14Y6/D6/S130;1;X14Y6/Q2;;1;X14Y6/S130;X14Y6/S130/Q2;1;X14Y7/W230;X14Y7/W230/S131;1;X13Y7/B5;X13Y7/B5/W231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X14Y6/X05;X14Y6/X05/Q0;1;X14Y6/C6;X14Y6/C6/X05;1;X14Y6/Q0;;1;X14Y6/SN10;X14Y6/SN10/Q0;1;X14Y7/B0;X14Y7/B0/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X14Y6/W130;X14Y6/W130/Q3;1;X14Y6/B6;X14Y6/B6/W130;1;X14Y6/Q3;;1;X14Y6/S230;X14Y6/S230/Q3;1;X14Y7/B1;X14Y7/B1/S231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X14Y6/A6;X14Y6/A6/S210;1;X14Y7/B2;X14Y7/B2/S211;1;X14Y6/S210;X14Y6/S210/W111;1;X15Y6/EW10;X15Y6/EW10/Q3;1;X15Y6/Q3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X11Y7/E130;X11Y7/E130/Q2;1;X12Y7/B3;X12Y7/B3/E131;1;X11Y7/Q2;;1;X11Y7/E220;X11Y7/E220/Q2;1;X13Y7/D6;X13Y7/D6/E222;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": "X11Y8/SN20;X11Y8/SN20/Q4;1;X11Y7/E260;X11Y7/E260/N121;1;X13Y7/C6;X13Y7/C6/E262;1;X11Y8/Q4;;1;X11Y7/E210;X11Y7/E210/N111;1;X11Y8/SN10;X11Y8/SN10/Q4;1;X12Y7/B4;X12Y7/B4/E211;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X13Y6/S100;X13Y6/S100/Q2;1;X13Y7/E240;X13Y7/E240/S101;1;X13Y7/B6;X13Y7/B6/E240;1;X13Y6/Q2;;1;X13Y6/W130;X13Y6/W130/Q2;1;X12Y6/S270;X12Y6/S270/W131;1;X12Y7/B5;X12Y7/B5/S271;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X13Y7/A6;X13Y7/A6/N211;1;X12Y8/Q4;;1;X12Y8/EW10;X12Y8/EW10/Q4;1;X13Y8/N210;X13Y8/N210/E111;1;X13Y7/B0;X13Y7/B0/N211;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 7967 ] ,
          "attributes": {
            "ROUTING": "X13Y6/S230;X13Y6/S230/Q3;1;X13Y7/B1;X13Y7/B1/S231;1;X13Y6/Q3;;1;X13Y6/X02;X13Y6/X02/Q3;1;X13Y6/D5;X13Y6/D5/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X14Y6/W210;X14Y6/W210/Q1;1;X13Y6/S210;X13Y6/S210/W211;1;X13Y7/B2;X13Y7/B2/S211;1;X14Y6/W100;X14Y6/W100/Q1;1;X13Y6/C5;X13Y6/C5/W101;1;X14Y6/Q1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X13Y6/SN10;X13Y6/SN10/Q1;1;X13Y7/B3;X13Y7/B3/S111;1;X13Y6/Q1;;1;X13Y6/W100;X13Y6/W100/Q1;1;X13Y6/B5;X13Y6/B5/W100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X13Y6/X05;X13Y6/X05/Q0;1;X13Y6/A5;X13Y6/A5/X05;1;X13Y6/Q0;;1;X13Y6/SN20;X13Y6/SN20/Q0;1;X13Y7/B4;X13Y7/B4/S121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F6;;1;X13Y7/N130;X13Y7/N130/F6;1;X13Y6/D7;X13Y6/D7/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F5;;1;X13Y6/N130;X13Y6/N130/F5;1;X13Y6/C7;X13Y6/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X11Y7/X05;X11Y7/X05/Q0;1;X11Y7/B0;X11Y7/B0/X05;1;X11Y7/S130;X11Y7/S130/Q0;1;X11Y8/A0;X11Y8/A0/S131;1;X11Y7/E100;X11Y7/E100/Q0;1;X12Y7/S240;X12Y7/S240/E101;1;X12Y7/B1;X12Y7/B1/S240;1;X11Y7/Q0;;1;X11Y7/SN10;X11Y7/SN10/Q0;1;X11Y6/E210;X11Y6/E210/N111;1;X13Y6/B7;X13Y6/B7/E212;1",
            "hdlname": "uart_inst txCounter",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X12Y8/E130;X12Y8/E130/Q5;1;X13Y8/N230;X13Y8/N230/E131;1;X13Y6/A7;X13Y6/A7/N232;1;X12Y7/B2;X12Y7/B2/N131;1;X12Y8/N130;X12Y8/N130/Q5;1;X12Y8/Q5;;1",
            "hdlname": "uart_inst txCounter",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F6;;1;X14Y6/W260;X14Y6/W260/F6;1;X13Y6/SEL6;X13Y6/SEL6/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7952 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X16Y7/N130;X16Y7/N130/Q4;1;X16Y7/C6;X16Y7/C6/N130;1;X16Y7/Q4;;1;X16Y7/EW10;X16Y7/EW10/Q4;1;X15Y7/B5;X15Y7/B5/W111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": "X16Y7/W130;X16Y7/W130/Q5;1;X16Y7/B6;X16Y7/B6/W130;1;X16Y7/Q5;;1;X16Y7/S100;X16Y7/S100/Q5;1;X16Y7/B0;X16Y7/B0/S100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X16Y7/X01;X16Y7/X01/S202;1;X16Y7/A6;X16Y7/A6/X01;1;X16Y5/Q0;;1;X16Y5/S200;X16Y5/S200/Q0;1;X16Y7/X07;X16Y7/X07/S202;1;X16Y7/B1;X16Y7/B1/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:133.16-133.25",
            "hdlname": "uart_inst txCounter"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X13Y6/OF6;;1;X13Y6/E260;X13Y6/E260/OF6;1;X15Y6/X07;X15Y6/X07/E262;1;X15Y6/D6;X15Y6/D6/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7944 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F6;;1;X16Y7/SN10;X16Y7/SN10/F6;1;X16Y6/W250;X16Y6/W250/N111;1;X15Y6/A6;X15Y6/A6/W251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 7942 ] ,
          "attributes": {
            "ROUTING": "X14Y6/CE1;X14Y6/CE1/X08;1;X14Y6/CE0;X14Y6/CE0/X08;1;X11Y7/CE0;X11Y7/CE0/S211;1;X14Y6/CE2;X14Y6/CE2/X08;1;X15Y6/S210;X15Y6/S210/E111;1;X15Y8/CE0;X15Y8/CE0/S212;1;X11Y8/CE2;X11Y8/CE2/S212;1;X15Y5/CE0;X15Y5/CE0/E271;1;X15Y6/CE2;X15Y6/CE2/E211;1;X13Y6/X08;X13Y6/X08/W251;1;X13Y6/CE0;X13Y6/CE0/X08;1;X14Y6/E210;X14Y6/E210/S100;1;X13Y6/CE1;X13Y6/CE1/X08;1;X16Y7/X05;X16Y7/X05/E202;1;X16Y7/CE2;X16Y7/CE2/X05;1;X16Y5/CE0;X16Y5/CE0/E272;1;X15Y6/CE1;X15Y6/CE1/E211;1;X11Y6/S210;X11Y6/S210/W212;1;X14Y6/X08;X14Y6/X08/F5;1;X14Y6/E250;X14Y6/E250/F5;1;X14Y5/E270;X14Y5/E270/N131;1;X16Y6/X08;X16Y6/X08/E252;1;X14Y6/W250;X14Y6/W250/F5;1;X12Y6/S250;X12Y6/S250/W252;1;X12Y8/X08;X12Y8/X08/S252;1;X12Y8/CE2;X12Y8/CE2/X08;1;X14Y6/EW10;X14Y6/EW10/F5;1;X13Y6/W210;X13Y6/W210/W111;1;X14Y6/N130;X14Y6/N130/F5;1;X14Y6/S100;X14Y6/S100/F5;1;X14Y6/F5;;1;X11Y7/CE1;X11Y7/CE1/S211;1;X14Y7/E200;X14Y7/E200/S101;1;X16Y6/CE0;X16Y6/CE0/X08;1;X15Y6/CE0;X15Y6/CE0/E211;1"
          }
        },
        "start_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 7940 ] ,
          "attributes": {
            "ROUTING": "X15Y6/EW20;X15Y6/EW20/F6;1;X14Y6/D5;X14Y6/D5/W121;1;X15Y6/F6;;1;X15Y6/W100;X15Y6/W100/F6;1;X14Y6/N240;X14Y6/N240/W101;1;X14Y5/D4;X14Y5/D4/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_1_D[4]": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X14Y5/SEL2;X14Y5/SEL2/X07;1;X14Y5/F4;;1;X14Y5/X07;X14Y5/X07/F4;1;X14Y5/SEL0;X14Y5/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X16Y7/N100;X16Y7/N100/F0;1;X16Y7/C5;X16Y7/C5/N100;1;X16Y7/F0;;1;X16Y7/W200;X16Y7/W200/F0;1;X14Y7/D6;X14Y7/D6/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7934 ] ,
          "attributes": {
            "ROUTING": "X15Y7/EW20;X15Y7/EW20/F5;1;X16Y7/C4;X16Y7/C4/E121;1;X15Y7/F5;;1;X15Y7/W100;X15Y7/W100/F5;1;X14Y7/C6;X14Y7/C6/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X15Y7/SN10;X15Y7/SN10/F6;1;X15Y6/C6;X15Y6/C6/N111;1;X15Y7/F6;;1;X15Y7/EW10;X15Y7/EW10/F6;1;X14Y7/B6;X14Y7/B6/W111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT4_I0_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X15Y6/X05;X15Y6/X05/F2;1;X15Y6/B6;X15Y6/B6/X05;1;X15Y6/F2;;1;X15Y6/SN20;X15Y6/SN20/F2;1;X15Y7/W220;X15Y7/W220/S121;1;X14Y7/X01;X14Y7/X01/W221;1;X14Y7/A6;X14Y7/A6/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X16Y7/N210;X16Y7/N210/F1;1;X16Y5/X02;X16Y5/X02/N212;1;X16Y5/C0;X16Y5/C0/X02;1;X16Y7/F1;;1;X16Y7/W210;X16Y7/W210/F1;1;X14Y7/X06;X14Y7/X06/W212;1;X14Y7/SEL6;X14Y7/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7925 ] ,
          "attributes": {
            "ROUTING": "X12Y6/D5;X12Y6/D5/N261;1;X14Y8/SEL5;X14Y8/SEL5/S261;1;X12Y6/D7;X12Y6/D7/N261;1;X14Y7/S260;X14Y7/S260/OF6;1;X13Y8/SEL5;X13Y8/SEL5/S261;1;X14Y7/W260;X14Y7/W260/OF6;1;X13Y7/S260;X13Y7/S260/W261;1;X13Y8/SEL1;X13Y8/SEL1/S261;1;X14Y8/SEL1;X14Y8/SEL1/S261;1;X12Y8/SEL1;X12Y8/SEL1/S261;1;X14Y5/W260;X14Y5/W260/N262;1;X13Y5/SEL0;X13Y5/SEL0/W261;1;X12Y7/N260;X12Y7/N260/W262;1;X14Y7/OF6;;1;X12Y7/S260;X12Y7/S260/W262;1;X14Y5/SEL1;X14Y5/SEL1/N262;1;X14Y7/N260;X14Y7/N260/OF6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 7920 ] ,
          "attributes": {
            "ROUTING": "X12Y4/E260;X12Y4/E260/E130;1;X13Y4/SEL4;X13Y4/SEL4/E261;1;X12Y4/E100;X12Y4/E100/F7;1;X13Y4/D6;X13Y4/D6/E101;1;X12Y4/N130;X12Y4/N130/F7;1;X12Y4/C6;X12Y4/C6/N130;1;X12Y4/F7;;1;X12Y4/E130;X12Y4/E130/F7;1;X13Y4/B0;X13Y4/B0/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X13Y4/S130;X13Y4/S130/F6;1;X13Y5/C5;X13Y5/C5/S131;1;X13Y5/C0;X13Y5/C0/S261;1;X13Y5/D6;X13Y5/D6/S261;1;X13Y4/F6;;1;X13Y4/S260;X13Y4/S260/F6;1;X13Y5/C1;X13Y5/C1/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F7;;1;X14Y6/N100;X14Y6/N100/F7;1;X14Y6/W200;X14Y6/W200/N100;1;X12Y6/S200;X12Y6/S200/W202;1;X12Y8/C6;X12Y8/C6/S202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F7;;1;X13Y7/EW10;X13Y7/EW10/F7;1;X12Y7/S250;X12Y7/S250/W111;1;X12Y8/B6;X12Y8/B6/S251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 7915 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF1;;1;X11Y8/E210;X11Y8/E210/OF1;1;X12Y8/X06;X12Y8/X06/E211;1;X12Y8/A6;X12Y8/A6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7912 ] ,
          "attributes": {
            "ROUTING": "X12Y6/C7;X12Y6/C7/X05;1;X12Y8/SEL0;X12Y8/SEL0/X07;1;X14Y8/SEL4;X14Y8/SEL4/E262;1;X14Y8/SEL6;X14Y8/SEL6/E262;1;X12Y8/SN20;X12Y8/SN20/F6;1;X12Y7/E220;X12Y7/E220/N121;1;X14Y7/N220;X14Y7/N220/E222;1;X14Y5/D0;X14Y5/D0/N222;1;X13Y8/SEL6;X13Y8/SEL6/E261;1;X14Y8/SEL2;X14Y8/SEL2/E262;1;X12Y8/X07;X12Y8/X07/F6;1;X12Y8/SEL2;X12Y8/SEL2/X07;1;X12Y8/E100;X12Y8/E100/F6;1;X13Y8/N200;X13Y8/N200/E101;1;X13Y6/N200;X13Y6/N200/N202;1;X13Y5/D1;X13Y5/D1/N201;1;X13Y8/SEL0;X13Y8/SEL0/E261;1;X13Y8/SEL4;X13Y8/SEL4/E261;1;X12Y8/N260;X12Y8/N260/F6;1;X12Y6/X05;X12Y6/X05/N262;1;X12Y6/C5;X12Y6/C5/X05;1;X14Y8/SEL0;X14Y8/SEL0/E262;1;X12Y8/F6;;1;X12Y8/E260;X12Y8/E260/F6;1;X13Y8/SEL2;X13Y8/SEL2/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X14Y8/C3;X14Y8/C3/S262;1;X14Y8/C4;X14Y8/C4/S222;1;X14Y5/X08;X14Y5/X08/Q5;1;X14Y5/B7;X14Y5/B7/X08;1;X14Y8/C2;X14Y8/C2/S262;1;X14Y5/S250;X14Y5/S250/Q5;1;X14Y7/W250;X14Y7/W250/S252;1;X12Y7/X08;X12Y7/X08/W252;1;X12Y7/B7;X12Y7/B7/X08;1;X13Y8/C0;X13Y8/C0/W261;1;X13Y4/C5;X13Y4/C5/N221;1;X12Y8/C1;X12Y8/C1/W262;1;X13Y8/C7;X13Y8/C7/W261;1;X12Y8/C0;X12Y8/C0/W262;1;X13Y4/C7;X13Y4/C7/N221;1;X14Y8/C0;X14Y8/C0/S262;1;X12Y8/C3;X12Y8/C3/W262;1;X13Y8/C6;X13Y8/C6/S221;1;X13Y8/C3;X13Y8/C3/W261;1;X12Y8/C2;X12Y8/C2/W262;1;X14Y8/C6;X14Y8/C6/S222;1;X14Y6/S220;X14Y6/S220/S121;1;X14Y8/C7;X14Y8/C7/S222;1;X13Y8/C2;X13Y8/C2/W261;1;X14Y8/C1;X14Y8/C1/S262;1;X14Y5/SN20;X14Y5/SN20/Q5;1;X14Y6/S260;X14Y6/S260/S121;1;X14Y8/W260;X14Y8/W260/S262;1;X13Y8/C1;X13Y8/C1/W261;1;X14Y4/C0;X14Y4/C0/N121;1;X13Y4/C4;X13Y4/C4/N221;1;X14Y8/C5;X14Y8/C5/S222;1;X13Y8/C4;X13Y8/C4/S221;1;X13Y5/S220;X13Y5/S220/W121;1;X13Y7/S220;X13Y7/S220/S222;1;X13Y8/C5;X13Y8/C5/S221;1;X14Y5/Q5;;1;X14Y5/EW20;X14Y5/EW20/Q5;1;X13Y5/N220;X13Y5/N220/W121;1;X13Y4/C6;X13Y4/C6/N221;1",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7903 ] ,
          "attributes": {
            "ROUTING": "X13Y8/B3;X13Y8/B3/W231;1;X13Y8/B4;X13Y8/B4/W231;1;X12Y8/B1;X12Y8/B1/W232;1;X13Y8/B7;X13Y8/B7/W231;1;X12Y8/B0;X12Y8/B0/W232;1;X13Y8/B0;X13Y8/B0/W231;1;X13Y8/B2;X13Y8/B2/W231;1;X13Y4/B4;X13Y4/B4/W111;1;X14Y8/B6;X14Y8/B6/X07;1;X13Y4/B7;X13Y4/B7/W111;1;X14Y8/B2;X14Y8/B2/X03;1;X14Y8/B4;X14Y8/B4/X03;1;X12Y8/B2;X12Y8/B2/W232;1;X14Y8/B1;X14Y8/B1/X07;1;X12Y8/B3;X12Y8/B3/W232;1;X14Y8/B3;X14Y8/B3/X03;1;X14Y8/X03;X14Y8/X03/S202;1;X14Y8/B5;X14Y8/B5/X03;1;X13Y8/B6;X13Y8/B6/W231;1;X13Y8/B5;X13Y8/B5/W231;1;X14Y4/S100;X14Y4/S100/Q0;1;X14Y5/A7;X14Y5/A7/S101;1;X14Y8/B0;X14Y8/B0/X07;1;X13Y4/B5;X13Y4/B5/W111;1;X14Y4/S800;X14Y4/S800/Q0;1;X14Y8/W230;X14Y8/W230/S804;1;X13Y8/B1;X13Y8/B1/W231;1;X14Y4/S200;X14Y4/S200/Q0;1;X14Y6/S200;X14Y6/S200/S202;1;X14Y8/X07;X14Y8/X07/S202;1;X14Y8/B7;X14Y8/B7/X07;1;X14Y4/X05;X14Y4/X05/Q0;1;X14Y4/B0;X14Y4/B0/X05;1;X14Y4/Q0;;1;X14Y4/EW10;X14Y4/EW10/Q0;1;X13Y4/B6;X13Y4/B6/W111;1",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X13Y5/A0;X13Y5/A0/S271;1;X13Y5/A1;X13Y5/A1/S271;1;X14Y5/B0;X14Y5/B0/S231;1;X13Y4/S100;X13Y4/S100/F7;1;X13Y5/A5;X13Y5/A5/S101;1;X13Y4/SN20;X13Y4/SN20/F7;1;X13Y5/B6;X13Y5/B6/S121;1;X13Y4/S270;X13Y4/S270/F7;1;X13Y4/A0;X13Y4/A0/F7;1;X13Y4/F7;;1;X14Y5/B2;X14Y5/B2/S231;1;X13Y4/E130;X13Y4/E130/F7;1;X14Y4/S230;X14Y4/S230/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X15Y6/B3;X15Y6/B3/S231;1;X15Y6/B5;X15Y6/B5/S271;1;X15Y7/S230;X15Y7/S230/S232;1;X15Y8/B1;X15Y8/B1/S231;1;X14Y5/C4;X14Y5/C4/N100;1;X13Y7/W230;X13Y7/W230/S232;1;X11Y7/B2;X11Y7/B2/W232;1;X15Y8/B0;X15Y8/B0/S231;1;X14Y6/B0;X14Y6/B0/X04;1;X14Y6/B2;X14Y6/B2/X04;1;X13Y6/B1;X13Y6/B1/W231;1;X14Y6/E270;X14Y6/E270/S131;1;X16Y6/S270;X16Y6/S270/E272;1;X16Y7/B5;X16Y7/B5/S271;1;X15Y5/E230;X15Y5/E230/E131;1;X16Y5/B0;X16Y5/B0/E231;1;X15Y5/S270;X15Y5/S270/E131;1;X14Y6/B3;X14Y6/B3/X04;1;X14Y5/E130;X14Y5/E130/F7;1;X15Y5/B0;X15Y5/B0/E131;1;X15Y5/S230;X15Y5/S230/E131;1;X13Y6/B0;X13Y6/B0/W231;1;X14Y6/X04;X14Y6/X04/S271;1;X14Y5/N100;X14Y5/N100/F7;1;X14Y5/S270;X14Y5/S270/F7;1;X14Y6/B4;X14Y6/B4/S271;1;X14Y6/W230;X14Y6/W230/S131;1;X13Y6/B2;X13Y6/B2/W231;1;X13Y5/W240;X13Y5/W240/W101;1;X11Y5/S240;X11Y5/S240/W242;1;X11Y7/C0;X11Y7/C0/S242;1;X16Y7/B4;X16Y7/B4/S271;1;X14Y6/C5;X14Y6/C5/S131;1;X14Y5/W100;X14Y5/W100/F7;1;X13Y5/C2;X13Y5/C2/W101;1;X14Y5/W130;X14Y5/W130/F7;1;X13Y5/S230;X13Y5/S230/W131;1;X14Y6/E230;X14Y6/E230/S131;1;X16Y6/B0;X16Y6/B0/E232;1;X14Y5/F7;;1;X14Y5/S130;X14Y5/S130/F7;1;X15Y6/B0;X15Y6/B0/S231;1;X15Y6/B1;X15Y6/B1/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X13Y6/A1;X13Y6/A1/X01;1;X14Y6/A2;X14Y6/A2/S252;1;X13Y6/X07;X13Y6/X07/S202;1;X13Y6/A2;X13Y6/A2/X07;1;X14Y4/S210;X14Y4/S210/E111;1;X14Y6/A4;X14Y6/A4/S212;1;X12Y8/A2;X12Y8/A2/X05;1;X11Y7/A2;X11Y7/A2/W252;1;X13Y8/A2;X13Y8/A2/E200;1;X13Y8/A6;X13Y8/A6/W200;1;X15Y5/S250;X15Y5/S250/E252;1;X15Y6/A3;X15Y6/A3/S251;1;X13Y4/X05;X13Y4/X05/Q0;1;X13Y4/A5;X13Y4/A5/X05;1;X13Y6/X01;X13Y6/X01/S202;1;X13Y6/A0;X13Y6/A0/X01;1;X15Y6/A1;X15Y6/A1/X03;1;X12Y8/A1;X12Y8/A1/X01;1;X13Y8/A4;X13Y8/A4/X05;1;X13Y5/S210;X13Y5/S210/S111;1;X13Y5/A6;X13Y5/A6/S210;1;X13Y4/E200;X13Y4/E200/Q0;1;X15Y4/S200;X15Y4/S200/E202;1;X15Y6/X03;X15Y6/X03/S202;1;X15Y6/A0;X15Y6/A0/X03;1;X16Y7/A5;X16Y7/A5/S211;1;X14Y8/X01;X14Y8/X01/E201;1;X14Y8/A7;X14Y8/A7/X01;1;X14Y4/A0;X14Y4/A0/E111;1;X14Y8/A1;X14Y8/A1/S252;1;X16Y5/A0;X16Y5/A0/S251;1;X13Y8/A3;X13Y8/A3/E200;1;X13Y8/X05;X13Y8/X05/S202;1;X13Y8/A5;X13Y8/A5/X05;1;X12Y8/X01;X12Y8/X01/W201;1;X12Y8/A0;X12Y8/A0/X01;1;X15Y8/A1;X15Y8/A1/X01;1;X13Y4/A4;X13Y4/A4/S200;1;X13Y5/B2;X13Y5/B2/S111;1;X12Y8/X05;X12Y8/X05/W201;1;X12Y8/A3;X12Y8/A3/X05;1;X13Y5/E210;X13Y5/E210/S111;1;X15Y5/S210;X15Y5/S210/E212;1;X15Y6/A5;X15Y6/A5/S211;1;X13Y8/A0;X13Y8/A0/X01;1;X14Y8/A0;X14Y8/A0/S252;1;X14Y8/A3;X14Y8/A3/S252;1;X14Y4/E250;X14Y4/E250/E111;1;X16Y4/S250;X16Y4/S250/E252;1;X16Y6/A0;X16Y6/A0/S252;1;X14Y6/A3;X14Y6/A3/S252;1;X13Y5/E250;X13Y5/E250/S111;1;X15Y5/A0;X15Y5/A0/E252;1;X13Y5/S250;X13Y5/S250/S111;1;X13Y7/W250;X13Y7/W250/S252;1;X11Y7/A0;X11Y7/A0/W252;1;X15Y8/X01;X15Y8/X01/E202;1;X15Y8/A0;X15Y8/A0/X01;1;X14Y8/A2;X14Y8/A2/S252;1;X14Y4/E210;X14Y4/E210/E111;1;X16Y4/S210;X16Y4/S210/E212;1;X16Y6/S210;X16Y6/S210/S212;1;X16Y7/A4;X16Y7/A4/S211;1;X13Y4/SN10;X13Y4/SN10/Q0;1;X14Y8/A6;X14Y8/A6/X01;1;X14Y6/S250;X14Y6/S250/S252;1;X14Y6/A0;X14Y6/A0/S252;1;X13Y8/E200;X13Y8/E200/S804;1;X14Y8/X05;X14Y8/X05/E201;1;X14Y8/A5;X14Y8/A5/X05;1;X13Y4/S800;X13Y4/S800/Q0;1;X13Y8/W200;X13Y8/W200/S804;1;X13Y8/A7;X13Y8/A7/W200;1;X13Y4/S200;X13Y4/S200/Q0;1;X13Y6/S200;X13Y6/S200/S202;1;X13Y8/X01;X13Y8/X01/S202;1;X13Y8/A1;X13Y8/A1/X01;1;X12Y4/S210;X12Y4/S210/W111;1;X12Y6/S210;X12Y6/S210/S212;1;X12Y7/A7;X12Y7/A7/S211;1;X13Y4/A7;X13Y4/A7/X01;1;X14Y8/A4;X14Y8/A4/X05;1;X13Y4/X01;X13Y4/X01/Q0;1;X13Y4/A6;X13Y4/A6/X01;1;X14Y5/B4;X14Y5/B4/S251;1;X13Y4/Q0;;1;X13Y4/EW10;X13Y4/EW10/Q0;1;X14Y4/S250;X14Y4/S250/E111;1;X14Y6/B5;X14Y6/B5/S252;1",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X13Y5/B1;X13Y5/B1/X05;1;X13Y5/X01;X13Y5/X01/F2;1;X13Y5/B5;X13Y5/B5/X01;1;X13Y5/C6;X13Y5/C6/X05;1;X13Y5/X05;X13Y5/X05/F2;1;X13Y5/B0;X13Y5/B0/X05;1;X14Y5/C0;X14Y5/C0/E121;1;X13Y5/F2;;1;X13Y5/EW20;X13Y5/EW20/F2;1;X14Y5/C2;X14Y5/C2/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": "X8Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X9Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": "X10Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "start_DFFE_Q_CE_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "start_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F0;;1;X11Y10/XD0;X11Y10/XD0/F0;1"
          }
        },
        "p3": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:10.17-10.19"
          }
        },
        "uart_inst.txPinRegister": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X12Y28/E810;X12Y28/E810/N818;1;X20Y28/E820;X20Y28/E820/E818;1;X28Y28/W100;X28Y28/W100/E828;1;X28Y28/D1;X28Y28/D1/W100;1;X12Y5/Q0;;1;X12Y5/S800;X12Y5/S800/Q0;1;X12Y13/S800;X12Y13/S800/S808;1;X12Y21/S810;X12Y21/S810/S808;1;X12Y28/W810;X12Y28/W810/N818;1;X4Y28/W130;X4Y28/W130/W818;1;X3Y28/W270;X3Y28/W270/W131;1;X1Y28/A0;X1Y28/A0/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:121.16-121.23",
            "hdlname": "uart_inst uart_tx"
          }
        },
        "p2": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:9.17-9.19"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X11Y10/N130;X11Y10/N130/Q0;1;X11Y9/N830;X11Y9/N830/N131;1;X11Y5/E250;X11Y5/E250/N834;1;X13Y5/A2;X13Y5/A2/E252;1;X11Y10/S800;X11Y10/S800/Q0;1;X11Y18/S810;X11Y18/S810/S808;1;X11Y26/E810;X11Y26/E810/S818;1;X19Y26/E820;X19Y26/E820/E818;1;X27Y26/E130;X27Y26/E130/E828;1;X28Y26/E270;X28Y26/E270/E131;1;X30Y26/S270;X30Y26/S270/E272;1;X30Y28/A0;X30Y28/A0/S272;1;X11Y10/X01;X11Y10/X01/Q0;1;X11Y10/A0;X11Y10/A0/X01;1;X11Y10/E130;X11Y10/E130/Q0;1;X12Y10/N830;X12Y10/N830/E131;1;X12Y6/E250;X12Y6/E250/N834;1;X14Y6/A5;X14Y6/A5/E252;1;X11Y10/Q0;;1;X11Y10/EW10;X11Y10/EW10/Q0;1;X12Y10/N810;X12Y10/N810/E111;1;X12Y6/E210;X12Y6/E210/N814;1;X14Y6/N210;X14Y6/N210/E212;1;X14Y5/A4;X14Y5/A4/N211;1",
            "hdlname": "uart_inst start",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:118.16-118.21"
          }
        },
        "p1": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:8.17-8.19"
          }
        },
        "led_OBUF_O_I_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F0;;1;X2Y8/XD0;X2Y8/XD0/F0;1"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:7.17-7.20"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X2Y8/N200;X2Y8/N200/Q0;1;X2Y8/A0;X2Y8/A0/N200;1;X2Y8/Q0;;1;X2Y8/S800;X2Y8/S800/Q0;1;X2Y16/W200;X2Y16/W200/S808;1;X0Y16/N200;X0Y16/N200/W202;1;X0Y14/X01;X0Y14/X01/N202;1;X0Y14/A0;X0Y14/A0/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "single_bit_vector": "00000000000000000000000000000001",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[14]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X5Y10/W230;X5Y10/W230/Q3;1;X3Y10/B3;X3Y10/B3/W232;1;X5Y10/Q3;;1;X5Y10/E800;X5Y10/E800/Q3;1;X9Y10/N200;X9Y10/N200/E804;1;X9Y10/A1;X9Y10/A1/N200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F3;;1;X3Y10/E230;X3Y10/E230/F3;1;X5Y10/X06;X5Y10/X06/E232;1;X5Y10/D3;X5Y10/D3/X06;1"
          }
        },
        "count_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[15]": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X3Y10/X03;X3Y10/X03/Q4;1;X3Y10/B4;X3Y10/B4/X03;1;X3Y10/Q4;;1;X3Y10/E820;X3Y10/E820/Q4;1;X11Y10/W270;X11Y10/W270/E828;1;X9Y10/A2;X9Y10/A2/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F4;;1;X3Y10/XD4;X3Y10/XD4/F4;1"
          }
        },
        "count_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[16]": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X3Y10/X08;X3Y10/X08/Q5;1;X3Y10/B5;X3Y10/B5/X08;1;X3Y10/Q5;;1;X3Y10/E830;X3Y10/E830/Q5;1;X11Y10/W250;X11Y10/W250/E838;1;X9Y10/A3;X9Y10/A3/W252;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F5;;1;X3Y10/XD5;X3Y10/XD5/F5;1"
          }
        },
        "count_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X4Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[17]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X4Y10/X05;X4Y10/X05/Q0;1;X4Y10/B0;X4Y10/B0/X05;1;X4Y10/Q0;;1;X4Y10/EW20;X4Y10/EW20/Q0;1;X5Y10/E260;X5Y10/E260/E121;1;X7Y10/E270;X7Y10/E270/E262;1;X9Y10/A4;X9Y10/A4/E272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F0;;1;X4Y10/XD0;X4Y10/XD0/F0;1"
          }
        },
        "count_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[18]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X4Y10/B1;X4Y10/B1/Q1;1;X4Y10/Q1;;1;X4Y10/E100;X4Y10/E100/Q1;1;X5Y10/E240;X5Y10/E240/E101;1;X7Y10/E250;X7Y10/E250/E242;1;X9Y10/A5;X9Y10/A5/E252;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F1;;1;X4Y10/XD1;X4Y10/XD1/F1;1"
          }
        },
        "count_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[19]": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X4Y10/X01;X4Y10/X01/Q2;1;X4Y10/B2;X4Y10/B2/X01;1;X4Y10/Q2;;1;X4Y10/E810;X4Y10/E810/Q2;1;X12Y10/W210;X12Y10/W210/E818;1;X10Y10/X02;X10Y10/X02/W212;1;X10Y10/A0;X10Y10/A0/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F2;;1;X4Y10/XD2;X4Y10/XD2/F2;1"
          }
        },
        "count_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[20]": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X4Y10/B3;X4Y10/B3/Q3;1;X4Y10/Q3;;1;X4Y10/E230;X4Y10/E230/Q3;1;X6Y10/E260;X6Y10/E260/E232;1;X8Y10/E270;X8Y10/E270/E262;1;X10Y10/A1;X10Y10/A1/E272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F3;;1;X4Y10/XD3;X4Y10/XD3/F3;1"
          }
        },
        "count_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1;X1Y8/XD0;X1Y8/XD0/F0;1"
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "count[0]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X1Y8/X01;X1Y8/X01/Q0;1;X1Y8/A0;X1Y8/A0/X01;1;X1Y8/Q0;;1;X1Y8/S200;X1Y8/S200/Q0;1;X1Y10/X05;X1Y10/X05/S202;1;X1Y10/B1;X1Y10/B1/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[1]": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X1Y10/Q2;;1;X1Y10/X01;X1Y10/X01/Q2;1;X1Y10/B2;X1Y10/B2/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F2;;1;X1Y10/XD2;X1Y10/XD2/F2;1"
          }
        },
        "count_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[2]": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X5Y10/E250;X5Y10/E250/Q5;1;X7Y10/A1;X7Y10/A1/E252;1;X5Y10/Q5;;1;X5Y10/W830;X5Y10/W830/Q5;1;X1Y10/S250;X1Y10/S250/W834;1;X1Y10/B3;X1Y10/B3/S250;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F3;;1;X1Y10/W800;X1Y10/W800/F3;1;X6Y10/W200;X6Y10/W200/E808;1;X5Y10/D5;X5Y10/D5/W201;1"
          }
        },
        "count_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[3]": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X1Y10/W100;X1Y10/W100/Q4;1;X1Y10/B4;X1Y10/B4/W100;1;X1Y10/Q4;;1;X1Y10/E820;X1Y10/E820/Q4;1;X9Y10/W270;X9Y10/W270/E828;1;X7Y10/A2;X7Y10/A2/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F4;;1;X1Y10/XD4;X1Y10/XD4/F4;1"
          }
        },
        "count[21]": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X4Y10/X03;X4Y10/X03/Q4;1;X4Y10/B4;X4Y10/B4/X03;1;X4Y10/Q4;;1;X4Y10/E820;X4Y10/E820/Q4;1;X12Y10/W270;X12Y10/W270/E828;1;X10Y10/A2;X10Y10/A2/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F4;;1;X4Y10/XD4;X4Y10/XD4/F4;1"
          }
        },
        "count_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X5Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[4]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X6Y10/EW10;X6Y10/EW10/Q1;1;X7Y10/A3;X7Y10/A3/E111;1;X6Y10/Q1;;1;X6Y10/W100;X6Y10/W100/Q1;1;X5Y10/W200;X5Y10/W200/W101;1;X3Y10/W210;X3Y10/W210/W202;1;X1Y10/B5;X1Y10/B5/W212;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F5;;1;X1Y10/W830;X1Y10/W830/F5;1;X6Y10/S260;X6Y10/S260/E838;1;X6Y10/D1;X6Y10/D1/S260;1"
          }
        },
        "count_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X2Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[5]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X2Y10/X05;X2Y10/X05/Q0;1;X2Y10/B0;X2Y10/B0/X05;1;X2Y10/Q0;;1;X2Y10/EW20;X2Y10/EW20/Q0;1;X3Y10/E260;X3Y10/E260/E121;1;X5Y10/E270;X5Y10/E270/E262;1;X7Y10/A4;X7Y10/A4/E272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F0;;1;X2Y10/XD0;X2Y10/XD0/F0;1"
          }
        },
        "count_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[6]": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X5Y10/EW10;X5Y10/EW10/Q2;1;X4Y10/W210;X4Y10/W210/W111;1;X2Y10/B1;X2Y10/B1/W212;1;X5Y10/Q2;;1;X5Y10/E220;X5Y10/E220/Q2;1;X7Y10/X05;X7Y10/X05/E222;1;X7Y10/A5;X7Y10/A5/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F1;;1;X2Y10/E100;X2Y10/E100/F1;1;X3Y10/E200;X3Y10/E200/E101;1;X5Y10/D2;X5Y10/D2/E202;1"
          }
        },
        "count_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[7]": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X6Y10/E250;X6Y10/E250/Q5;1;X8Y10/A0;X8Y10/A0/E252;1;X6Y10/Q5;;1;X6Y10/W830;X6Y10/W830/Q5;1;X2Y10/S250;X2Y10/S250/W834;1;X2Y10/B2;X2Y10/B2/S250;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1;X2Y10/E220;X2Y10/E220/F2;1;X4Y10/E220;X4Y10/E220/E222;1;X6Y10/D5;X6Y10/D5/E222;1"
          }
        },
        "count_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[8]": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X2Y10/B3;X2Y10/B3/Q3;1;X2Y10/Q3;;1;X2Y10/E800;X2Y10/E800/Q3;1;X10Y10/W230;X10Y10/W230/E808;1;X8Y10/X02;X8Y10/X02/W232;1;X8Y10/A1;X8Y10/A1/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F3;;1;X2Y10/XD3;X2Y10/XD3/F3;1"
          }
        },
        "count_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[9]": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X2Y10/W100;X2Y10/W100/Q4;1;X2Y10/B4;X2Y10/B4/W100;1;X2Y10/Q4;;1;X2Y10/E820;X2Y10/E820/Q4;1;X10Y10/W270;X10Y10/W270/E828;1;X8Y10/A2;X8Y10/A2/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F4;;1;X2Y10/XD4;X2Y10/XD4/F4;1"
          }
        },
        "count_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[10]": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X2Y10/X08;X2Y10/X08/Q5;1;X2Y10/B5;X2Y10/B5/X08;1;X2Y10/Q5;;1;X2Y10/E830;X2Y10/E830/Q5;1;X10Y10/W250;X10Y10/W250/E838;1;X8Y10/A3;X8Y10/A3/W252;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F5;;1;X2Y10/XD5;X2Y10/XD5/F5;1"
          }
        },
        "count_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X3Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[11]": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X3Y10/X05;X3Y10/X05/Q0;1;X3Y10/B0;X3Y10/B0/X05;1;X3Y10/Q0;;1;X3Y10/E130;X3Y10/E130/Q0;1;X4Y10/E270;X4Y10/E270/E131;1;X6Y10/E270;X6Y10/E270/E272;1;X8Y10/A4;X8Y10/A4/E272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F0;;1;X3Y10/XD0;X3Y10/XD0/F0;1"
          }
        },
        "count_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[12]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X3Y10/B1;X3Y10/B1/Q1;1;X3Y10/Q1;;1;X3Y10/E100;X3Y10/E100/Q1;1;X4Y10/E800;X4Y10/E800/E101;1;X8Y10/S200;X8Y10/S200/E804;1;X8Y10/A5;X8Y10/A5/S200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F1;;1;X3Y10/XD1;X3Y10/XD1/F1;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X10Y4/D2;X10Y4/D2/S270;1;X10Y9/S260;X10Y9/S260/VSS;1;X10Y10/D4;X10Y10/D4/S261;1;X8Y6/E270;X8Y6/E270/VSS;1;X8Y6/D1;X8Y6/D1/E270;1;X10Y2/LSR2;X10Y2/LSR2/W211;1;X9Y5/D3;X9Y5/D3/S270;1;X9Y10/D5;X9Y10/D5/S241;1;X9Y7/E270;X9Y7/E270/VSS;1;X9Y7/D1;X9Y7/D1/E270;1;X8Y6/D2;X8Y6/D2/S270;1;X10Y10/D2;X10Y10/D2/S270;1;X12Y4/D3;X12Y4/D3/S270;1;X10Y6/D2;X10Y6/D2/S270;1;X9Y4/D2;X9Y4/D2/S270;1;X12Y5/LSR0;X12Y5/LSR0/S271;1;X8Y6/D4;X8Y6/D4/W270;1;X9Y5/S270;X9Y5/S270/VSS;1;X9Y5/D2;X9Y5/D2/S270;1;X8Y6/S270;X8Y6/S270/VSS;1;X8Y6/D3;X8Y6/D3/S270;1;X10Y4/E270;X10Y4/E270/VSS;1;X10Y4/D1;X10Y4/D1/E270;1;X7Y10/D5;X7Y10/D5/W270;1;X8Y10/D3;X8Y10/D3/S270;1;X10Y10/S270;X10Y10/S270/VSS;1;X10Y10/D3;X10Y10/D3/S270;1;X7Y10/D2;X7Y10/D2/S270;1;X11Y3/N270;X11Y3/N270/VSS;1;X11Y2/LSR1;X11Y2/LSR1/N271;1;X12Y4/E270;X12Y4/E270/VSS;1;X12Y4/D1;X12Y4/D1/E270;1;X9Y9/N240;X9Y9/N240/VSS;1;X9Y7/D4;X9Y7/D4/N242;1;X7Y10/D1;X7Y10/D1/S201;1;X7Y10/S270;X7Y10/S270/VSS;1;X7Y10/D3;X7Y10/D3/S270;1;X9Y7/D3;X9Y7/D3/S270;1;X7Y10/W270;X7Y10/W270/VSS;1;X7Y10/D4;X7Y10/D4/W270;1;X8Y4/W270;X8Y4/W270/VSS;1;X8Y4/D4;X8Y4/D4/W270;1;X10Y4/S270;X10Y4/S270/VSS;1;X10Y4/D3;X10Y4/D3/S270;1;X9Y4/E270;X9Y4/E270/VSS;1;X9Y4/D1;X9Y4/D1/E270;1;X10Y6/W270;X10Y6/W270/VSS;1;X10Y6/D4;X10Y6/D4/W270;1;X30Y28/S230;X30Y28/S230/VSS;1;X30Y28/C6;X30Y28/C6/S230;1;X10Y10/D1;X10Y10/D1/E270;1;X10Y4/W270;X10Y4/W270/VSS;1;X10Y4/D4;X10Y4/D4/W270;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X6Y8/E270;X6Y8/E270/VSS;1;X7Y8/LSR0;X7Y8/LSR0/E271;1;X7Y3/LSR0;X7Y3/LSR0/N271;1;X9Y10/D0;X9Y10/D0/E270;1;X10Y6/S270;X10Y6/S270/VSS;1;X10Y6/D3;X10Y6/D3/S270;1;X8Y4/E270;X8Y4/E270/VSS;1;X8Y4/D1;X8Y4/D1/E270;1;X12Y2/S270;X12Y2/S270/VSS;1;X12Y3/LSR2;X12Y3/LSR2/S271;1;X8Y4/D3;X8Y4/D3/X08;1;X1Y28/D6;X1Y28/D6/N270;1;X9Y7/S270;X9Y7/S270/VSS;1;X9Y7/D2;X9Y7/D2/S270;1;X8Y10/D0;X8Y10/D0/S201;1;X6Y5/E270;X6Y5/E270/VSS;1;X7Y5/LSR1;X7Y5/LSR1/E271;1;X12Y4/S270;X12Y4/S270/VSS;1;X12Y4/D2;X12Y4/D2/S270;1;X12Y3/E210;X12Y3/E210/VSS;1;X13Y3/LSR0;X13Y3/LSR0/E211;1;X9Y10/D2;X9Y10/D2/S270;1;X9Y4/W270;X9Y4/W270/VSS;1;X9Y4/D4;X9Y4/D4/W270;1;X9Y5/W270;X9Y5/W270/VSS;1;X9Y5/D4;X9Y5/D4/W270;1;X7Y8/E270;X7Y8/E270/VSS;1;X8Y8/LSR1;X8Y8/LSR1/E271;1;X7Y8/N270;X7Y8/N270/VSS;1;X7Y7/LSR0;X7Y7/LSR0/N271;1;X9Y4/S270;X9Y4/S270/VSS;1;X9Y4/D3;X9Y4/D3/S270;1;X8Y9/S200;X8Y9/S200/VSS;1;X8Y10/D1;X8Y10/D1/S201;1;X9Y5/E270;X9Y5/E270/VSS;1;X9Y5/D1;X9Y5/D1/E270;1;X8Y3/S230;X8Y3/S230/VSS;1;X8Y4/X08;X8Y4/X08/S231;1;X8Y4/D2;X8Y4/D2/X08;1;X9Y9/S240;X9Y9/S240/VSS;1;X9Y10/D4;X9Y10/D4/S241;1;X12Y4/W270;X12Y4/W270/VSS;1;X12Y4/D4;X12Y4/D4/W270;1;X9Y10/S270;X9Y10/S270/VSS;1;X9Y10/D3;X9Y10/D3/S270;1;X30Y28/N270;X30Y28/N270/VSS;1;X30Y28/D6;X30Y28/D6/N270;1;X8Y10/W270;X8Y10/W270/VSS;1;X8Y10/D4;X8Y10/D4/W270;1;X10Y6/E270;X10Y6/E270/VSS;1;X10Y6/D1;X10Y6/D1/E270;1;X10Y10/E270;X10Y10/E270/VSS;1;X10Y10/D0;X10Y10/D0/E270;1;X8Y10/S270;X8Y10/S270/VSS;1;X8Y10/D2;X8Y10/D2/S270;1;X6Y3/S270;X6Y3/S270/VSS;1;X6Y4/LSR0;X6Y4/LSR0/S271;1;X11Y2/W210;X11Y2/W210/VSS;1;X10Y2/LSR0;X10Y2/LSR0/W211;1;X8Y10/D5;X8Y10/D5/W270;1;X8Y6/W270;X8Y6/W270/VSS;1;X1Y28/N270;X1Y28/N270/VSS;1;X9Y10/E270;X9Y10/E270/VSS;1;X9Y10/D1;X9Y10/D1/E270;1;X0Y0/VSS;;1;X7Y4/N270;X7Y4/N270/VSS;1;X7Y9/S200;X7Y9/S200/VSS;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": "X8Y4/S220;X8Y4/S220/VCC;1;X8Y4/C4;X8Y4/C4/S220;1;X2Y10/C4;X2Y10/C4/S220;1;X9Y5/C1;X9Y5/C1/X04;1;X15Y7/D1;X15Y7/D1/X08;1;X2Y10/D0;X2Y10/D0/X03;1;X13Y7/D0;X13Y7/D0/X08;1;X12Y6/C0;X12Y6/C0/X04;1;X15Y7/D4;X15Y7/D4/X04;1;X7Y4/D2;X7Y4/D2/X08;1;X8Y7/D2;X8Y7/D2/X08;1;X10Y7/D3;X10Y7/D3/X08;1;X12Y6/C1;X12Y6/C1/X04;1;X8Y5/D3;X8Y5/D3/X03;1;X7Y4/D3;X7Y4/D3/X08;1;X7Y4/D1;X7Y4/D1/X08;1;X10Y10/C3;X10Y10/C3/W220;1;X9Y6/E270;X9Y6/E270/VCC;1;X9Y6/D1;X9Y6/D1/E270;1;X12Y4/C3;X12Y4/C3/X04;1;X3Y10/D2;X3Y10/D2/S270;1;X10Y7/X07;X10Y7/X07/VCC;1;X10Y7/D4;X10Y7/D4/X07;1;X8Y7/D1;X8Y7/D1/X08;1;X12Y7/D2;X12Y7/D2/X03;1;X11Y5/D3;X11Y5/D3/X03;1;X7Y10/C2;X7Y10/C2/X04;1;X15Y7/D2;X15Y7/D2/X08;1;X10Y7/D1;X10Y7/D1/X08;1;X3Y10/C5;X3Y10/C5/S220;1;X11Y4/C1;X11Y4/C1/X04;1;X11Y6/D3;X11Y6/D3/E260;1;X10Y5/D1;X10Y5/D1/X08;1;X7Y4/C3;X7Y4/C3/X04;1;X1Y10/C5;X1Y10/C5/X08;1;X8Y7/C2;X8Y7/C2/X04;1;X10Y10/C4;X10Y10/C4/X08;1;X8Y5/D2;X8Y5/D2/X03;1;X15Y7/D5;X15Y7/D5/X04;1;X1Y10/D2;X1Y10/D2/X08;1;X1Y10/C2;X1Y10/C2/X04;1;X12Y4/C0;X12Y4/C0/X04;1;X7Y10/C4;X7Y10/C4/X08;1;X8Y5/C0;X8Y5/C0/X04;1;X9Y6/C3;X9Y6/C3/N261;1;X3Y10/D5;X3Y10/D5/X04;1;X10Y5/D2;X10Y5/D2/X08;1;X11Y4/C2;X11Y4/C2/X04;1;X1Y10/D3;X1Y10/D3/X08;1;X8Y4/C1;X8Y4/C1/X04;1;X11Y5/C1;X11Y5/C1/X04;1;X11Y6/E260;X11Y6/E260/VCC;1;X11Y6/D2;X11Y6/D2/E260;1;X9Y5/X08;X9Y5/X08/VCC;1;X9Y5/C4;X9Y5/C4/X08;1;X7Y10/C3;X7Y10/C3/X04;1;X10Y6/C1;X10Y6/C1/X04;1;X1Y10/D5;X1Y10/D5/X04;1;X9Y6/C0;X9Y6/C0/N220;1;X4Y10/C1;X4Y10/C1/X04;1;X13Y7/C0;X13Y7/C0/X04;1;X9Y4/C1;X9Y4/C1/N220;1;X3Y10/D4;X3Y10/D4/X04;1;X14Y7/C1;X14Y7/C1/X04;1;X7Y4/C0;X7Y4/C0/X04;1;X10Y4/C3;X10Y4/C3/X04;1;X9Y4/C2;X9Y4/C2/W220;1;X3Y10/C2;X3Y10/C2/X04;1;X10Y7/C3;X10Y7/C3/S241;1;X13Y7/C4;X13Y7/C4/X08;1;X10Y10/W220;X10Y10/W220/VCC;1;X10Y10/C2;X10Y10/C2/W220;1;X15Y7/C4;X15Y7/C4/X08;1;X10Y4/C0;X10Y4/C0/X04;1;X10Y4/X08;X10Y4/X08/VCC;1;X10Y4/C4;X10Y4/C4/X08;1;X3Y10/S220;X3Y10/S220/VCC;1;X3Y10/C4;X3Y10/C4/S220;1;X12Y6/C3;X12Y6/C3/X04;1;X8Y5/C2;X8Y5/C2/X04;1;X11Y4/X04;X11Y4/X04/VCC;1;X11Y4/C3;X11Y4/C3/X04;1;X12Y7/D5;X12Y7/D5/X04;1;X9Y7/C0;X9Y7/C0/X04;1;X13Y7/D3;X13Y7/D3/X08;1;X14Y7/D1;X14Y7/D1/X03;1;X11Y5/C3;X11Y5/C3/X04;1;X9Y5/C0;X9Y5/C0/X04;1;X10Y5/C2;X10Y5/C2/X04;1;X9Y7/X08;X9Y7/X08/VCC;1;X9Y7/C4;X9Y7/C4/X08;1;X1Y10/D4;X1Y10/D4/X04;1;X2Y10/D4;X2Y10/D4/X04;1;X8Y5/X03;X8Y5/X03/VCC;1;X8Y5/D1;X8Y5/D1/X03;1;X11Y4/D2;X11Y4/D2/X03;1;X7Y10/C0;X7Y10/C0/X04;1;X10Y7/C0;X10Y7/C0/S241;1;X10Y5/C3;X10Y5/C3/X04;1;X15Y7/C3;X15Y7/C3/X04;1;X8Y6/C2;X8Y6/C2/X04;1;X12Y6/D3;X12Y6/D3/E260;1;X9Y10/C0;X9Y10/C0/X04;1;X10Y4/C2;X10Y4/C2/X04;1;X3Y10/D0;X3Y10/D0/S260;1;X2Y10/S220;X2Y10/S220/VCC;1;X2Y10/C5;X2Y10/C5/S220;1;X9Y4/N220;X9Y4/N220/VCC;1;X9Y4/C0;X9Y4/C0/N220;1;X12Y7/C5;X12Y7/C5/S220;1;X9Y6/D3;X9Y6/D3/E260;1;X8Y10/C1;X8Y10/C1/X04;1;X8Y7/X04;X8Y7/X04/VCC;1;X8Y7/C3;X8Y7/C3/X04;1;X9Y7/C2;X9Y7/C2/X04;1;X8Y7/C1;X8Y7/C1/N220;1;X11Y4/D3;X11Y4/D3/X03;1;X13Y7/C1;X13Y7/C1/X04;1;X8Y4/C2;X8Y4/C2/X04;1;X10Y4/X04;X10Y4/X04/VCC;1;X10Y4/C1;X10Y4/C1/X04;1;X11Y4/N220;X11Y4/N220/VCC;1;X11Y4/C0;X11Y4/C0/N220;1;X13Y7/D1;X13Y7/D1/X08;1;X9Y7/N260;X9Y7/N260/VCC;1;X9Y6/C2;X9Y6/C2/N261;1;X12Y7/D4;X12Y7/D4/X04;1;X12Y7/C2;X12Y7/C2/X04;1;X8Y10/C4;X8Y10/C4/X08;1;X8Y7/N220;X8Y7/N220/VCC;1;X8Y7/C0;X8Y7/C0/N220;1;X9Y4/X08;X9Y4/X08/VCC;1;X9Y4/C4;X9Y4/C4/X08;1;X11Y5/D1;X11Y5/D1/X03;1;X7Y10/X04;X7Y10/X04/VCC;1;X7Y10/C1;X7Y10/C1/X04;1;X12Y6/X04;X12Y6/X04/VCC;1;X12Y6/C2;X12Y6/C2/X04;1;X7Y4/C2;X7Y4/C2/X04;1;X11Y6/C2;X11Y6/C2/X04;1;X2Y10/X03;X2Y10/X03/VCC;1;X2Y10/D1;X2Y10/D1/X03;1;X15Y7/D0;X15Y7/D0/X08;1;X1Y10/C0;X1Y10/C0/X04;1;X4Y10/D0;X4Y10/D0/X08;1;X9Y10/C4;X9Y10/C4/X08;1;X10Y5/C1;X10Y5/C1/X04;1;X8Y7/X08;X8Y7/X08/VCC;1;X8Y7/D3;X8Y7/D3/X08;1;X2Y10/C1;X2Y10/C1/X04;1;X8Y6/C0;X8Y6/C0/X04;1;X10Y6/C2;X10Y6/C2/X04;1;X14Y7/C4;X14Y7/C4/X08;1;X10Y10/C1;X10Y10/C1/N220;1;X14Y7/D5;X14Y7/D5/X04;1;X7Y10/X08;X7Y10/X08/VCC;1;X7Y10/C5;X7Y10/C5/X08;1;X15Y7/C0;X15Y7/C0/X04;1;X9Y7/C1;X9Y7/C1/X04;1;X9Y10/C3;X9Y10/C3/X04;1;X12Y6/S260;X12Y6/S260/VCC;1;X12Y6/D1;X12Y6/D1/S260;1;X11Y6/S260;X11Y6/S260/VCC;1;X11Y6/D1;X11Y6/D1/S260;1;X8Y5/C1;X8Y5/C1/X04;1;X4Y10/D5;X4Y10/D5/X04;1;X2Y10/C3;X2Y10/C3/X04;1;X12Y7/C1;X12Y7/C1/X04;1;X1Y10/X04;X1Y10/X04/VCC;1;X1Y10/C1;X1Y10/C1/X04;1;X8Y6/C3;X8Y6/C3/X04;1;X10Y5/X08;X10Y5/X08/VCC;1;X10Y5/D3;X10Y5/D3/X08;1;X5Y10/X04;X5Y10/X04/VCC;1;X5Y10/C0;X5Y10/C0/X04;1;X9Y10/X04;X9Y10/X04/VCC;1;X9Y10/C1;X9Y10/C1/X04;1;X1Y10/X08;X1Y10/X08/VCC;1;X1Y10/C4;X1Y10/C4/X08;1;X11Y6/C1;X11Y6/C1/X04;1;X7Y4/X08;X7Y4/X08/VCC;1;X9Y5/C3;X9Y5/C3/X04;1;X13Y7/X08;X13Y7/X08/VCC;1;X13Y7/C5;X13Y7/C5/X08;1;X12Y4/C1;X12Y4/C1/X04;1;X11Y5/C2;X11Y5/C2/X04;1;X10Y7/X08;X10Y7/X08/VCC;1;X10Y7/D2;X10Y7/D2/X08;1;X3Y10/C0;X3Y10/C0/X04;1;X2Y10/D5;X2Y10/D5/X04;1;X11Y5/X04;X11Y5/X04/VCC;1;X11Y5/C0;X11Y5/C0/X04;1;X10Y10/N220;X10Y10/N220/VCC;1;X10Y10/C0;X10Y10/C0/N220;1;X8Y10/X08;X8Y10/X08/VCC;1;X8Y10/C5;X8Y10/C5/X08;1;X4Y10/C0;X4Y10/C0/X04;1;X14Y7/C3;X14Y7/C3/X04;1;X9Y6/E260;X9Y6/E260/VCC;1;X9Y6/D2;X9Y6/D2/E260;1;X8Y4/C0;X8Y4/C0/X04;1;X3Y10/S260;X3Y10/S260/VCC;1;X3Y10/D1;X3Y10/D1/S260;1;X11Y6/C0;X11Y6/C0/X04;1;X11Y6/X04;X11Y6/X04/VCC;1;X11Y6/C3;X11Y6/C3/X04;1;X12Y7/C0;X12Y7/C0/X04;1;X7Y4/X04;X7Y4/X04/VCC;1;X7Y4/C1;X7Y4/C1/X04;1;X3Y10/S270;X3Y10/S270/VCC;1;X3Y10/D3;X3Y10/D3/S270;1;X13Y7/C3;X13Y7/C3/X04;1;X13Y7/D4;X13Y7/D4/X04;1;X14Y7/D4;X14Y7/D4/X04;1;X11Y4/X03;X11Y4/X03/VCC;1;X11Y4/D1;X11Y4/D1/X03;1;X8Y10/X04;X8Y10/X04/VCC;1;X8Y10/C0;X8Y10/C0/X04;1;X16Y7/C1;X16Y7/C1/N220;1;X4Y10/D3;X4Y10/D3/X08;1;X10Y7/C1;X10Y7/C1/S241;1;X10Y6/C0;X10Y6/C0/X04;1;X12Y4/X04;X12Y4/X04/VCC;1;X12Y4/C2;X12Y4/C2/X04;1;X14Y7/C2;X14Y7/C2/X04;1;X8Y10/C3;X8Y10/C3/W220;1;X1Y10/S260;X1Y10/S260/VCC;1;X1Y10/D1;X1Y10/D1/S260;1;X15Y7/X04;X15Y7/X04/VCC;1;X15Y7/C2;X15Y7/C2/X04;1;X10Y6/X04;X10Y6/X04/VCC;1;X10Y6/C3;X10Y6/C3/X04;1;X4Y10/D4;X4Y10/D4/X04;1;X10Y6/S240;X10Y6/S240/VCC;1;X10Y7/C2;X10Y7/C2/S241;1;X12Y4/S220;X12Y4/S220/VCC;1;X12Y4/C4;X12Y4/C4/S220;1;X2Y10/X04;X2Y10/X04/VCC;1;X2Y10/C2;X2Y10/C2/X04;1;X10Y10/X08;X10Y10/X08/VCC;1;X10Y10/C5;X10Y10/C5/X08;1;X16Y7/N220;X16Y7/N220/VCC;1;X16Y7/C0;X16Y7/C0/N220;1;X14Y7/X04;X14Y7/X04/VCC;1;X14Y7/C0;X14Y7/C0/X04;1;X5Y10/X08;X5Y10/X08/VCC;1;X5Y10/D0;X5Y10/D0/X08;1;X10Y5/X04;X10Y5/X04/VCC;1;X10Y5/C0;X10Y5/C0/X04;1;X9Y5/X04;X9Y5/X04/VCC;1;X9Y5/C2;X9Y5/C2/X04;1;X9Y4/W220;X9Y4/W220/VCC;1;X9Y4/C3;X9Y4/C3/W220;1;X9Y7/X04;X9Y7/X04/VCC;1;X9Y7/C3;X9Y7/C3/X04;1;X12Y7/S220;X12Y7/S220/VCC;1;X12Y7/C4;X12Y7/C4/S220;1;X14Y7/D0;X14Y7/D0/X08;1;X15Y7/D3;X15Y7/D3/X08;1;X16Y7/X08;X16Y7/X08/VCC;1;X16Y7/D1;X16Y7/D1/X08;1;X12Y7/X04;X12Y7/X04/VCC;1;X12Y7/C3;X12Y7/C3/X04;1;X3Y10/C3;X3Y10/C3/X04;1;X1Y10/W220;X1Y10/W220/VCC;1;X1Y10/C3;X1Y10/C3/W220;1;X2Y10/N220;X2Y10/N220/VCC;1;X2Y10/C0;X2Y10/C0/N220;1;X15Y7/C1;X15Y7/C1/X04;1;X4Y10/C3;X4Y10/C3/X04;1;X9Y6/N220;X9Y6/N220/VCC;1;X9Y6/C1;X9Y6/C1/N220;1;X4Y10/C5;X4Y10/C5/X08;1;X4Y10/D1;X4Y10/D1/X08;1;X8Y6/X08;X8Y6/X08/VCC;1;X8Y6/C4;X8Y6/C4/X08;1;X12Y6/E260;X12Y6/E260/VCC;1;X12Y6/D2;X12Y6/D2/E260;1;X8Y10/W220;X8Y10/W220/VCC;1;X8Y10/C2;X8Y10/C2/W220;1;X12Y7/D1;X12Y7/D1/X03;1;X11Y5/X03;X11Y5/X03/VCC;1;X11Y5/D2;X11Y5/D2/X03;1;X10Y7/C4;X10Y7/C4/X08;1;X16Y7/D0;X16Y7/D0/X08;1;X13Y7/X04;X13Y7/X04/VCC;1;X13Y7/D5;X13Y7/D5/X04;1;X9Y10/W220;X9Y10/W220/VCC;1;X9Y10/C2;X9Y10/C2/W220;1;X13Y7/E260;X13Y7/E260/VCC;1;X13Y7/D2;X13Y7/D2/E260;1;X4Y10/D2;X4Y10/D2/X08;1;X0Y0/W240;X0Y0/W240/VCC;1;X0Y0/C4;X0Y0/C4/E241;1;X8Y6/X04;X8Y6/X04/VCC;1;X8Y6/C1;X8Y6/C1/X04;1;X14Y7/X08;X14Y7/X08/VCC;1;X14Y7/C5;X14Y7/C5/X08;1;X2Y10/D3;X2Y10/D3/S270;1;X8Y4/X04;X8Y4/X04/VCC;1;X8Y4/C3;X8Y4/C3/X04;1;X4Y10/X04;X4Y10/X04/VCC;1;X4Y10/C2;X4Y10/C2/X04;1;X15Y7/X08;X15Y7/X08/VCC;1;X15Y7/C5;X15Y7/C5/X08;1;X9Y10/X08;X9Y10/X08/VCC;1;X9Y10/C5;X9Y10/C5/X08;1;X10Y6/X08;X10Y6/X08/VCC;1;X10Y6/C4;X10Y6/C4/X08;1;X12Y7/X03;X12Y7/X03/VCC;1;X12Y7/D3;X12Y7/D3/X03;1;X14Y7/D3;X14Y7/D3/X03;1;X8Y5/X04;X8Y5/X04/VCC;1;X8Y5/C3;X8Y5/C3/X04;1;X2Y10/S270;X2Y10/S270/VCC;1;X2Y10/D2;X2Y10/D2/S270;1;X14Y7/X03;X14Y7/X03/VCC;1;X14Y7/D2;X14Y7/D2/X03;1;X13Y7/W220;X13Y7/W220/VCC;1;X13Y7/C2;X13Y7/C2/W220;1;X3Y10/X04;X3Y10/X04/VCC;1;X3Y10/C1;X3Y10/C1/X04;1;X0Y0/VCC;;1;X4Y10/X08;X4Y10/X08/VCC;1;X4Y10/C4;X4Y10/C4/X08;1"
          }
        },
        "count_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:24.22-24.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[13]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X3Y10/X01;X3Y10/X01/Q2;1;X3Y10/B2;X3Y10/B2/X01;1;X3Y10/Q2;;1;X3Y10/E810;X3Y10/E810/Q2;1;X11Y10/W210;X11Y10/W210/E818;1;X9Y10/X02;X9Y10/X02/W212;1;X9Y10/A0;X9Y10/A0/X02;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1;X3Y10/XD2;X3Y10/XD2/F2;1"
          }
        },
        "count[22]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X4Y10/E250;X4Y10/E250/Q5;1;X4Y10/B5;X4Y10/B5/E250;1;X4Y10/Q5;;1;X4Y10/E830;X4Y10/E830/Q5;1;X12Y10/W250;X12Y10/W250/E838;1;X10Y10/A3;X10Y10/A3/W252;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F5;;1;X4Y10/XD5;X4Y10/XD5/F5;1"
          }
        },
        "start_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F5;;5;X2Y0/E250;X2Y0/E250/N252;5;X4Y0/A6;X4Y0/A6/E252;5;X10Y10/W830;X10Y10/W830/F5;5;X2Y10/N830;X2Y10/N830/W838;5;X2Y2/N250;X2Y2/N250/N838;5;X2Y0/W250;X2Y0/W250/N252;5;X0Y0/A6;X0Y0/A6/W252;5;X10Y10/E250;X10Y10/E250/F5;5;X11Y10/X08;X11Y10/X08/E251;5;X11Y10/CE0;X11Y10/CE0/X08;5;X2Y8/CE0;X2Y8/CE0/LB31;5;X3Y10/LSR2;X3Y10/LSR2/LB31;5;X4Y10/LSR0;X4Y10/LSR0/LB31;5;X4Y10/LSR1;X4Y10/LSR1/LB31;5;X0Y8/LBO0;X0Y8/LBO0/LT01;5;X1Y8/LSR0;X1Y8/LSR0/LB31;5;X1Y10/LSR1;X1Y10/LSR1/LB31;5;X1Y10/LSR2;X1Y10/LSR2/LB31;5;X6Y10/LSR0;X6Y10/LSR0/LB31;5;X2Y10/LSR0;X2Y10/LSR0/LB31;5;X5Y10/LSR1;X5Y10/LSR1/LB31;5;X6Y10/LSR2;X6Y10/LSR2/LB31;5;X2Y10/LSR1;X2Y10/LSR1/LB31;5;X0Y0/LT02;X0Y0/LT02/A6;5;X0Y10/LBO0;X0Y10/LBO0/LT01;5;X2Y10/LSR2;X2Y10/LSR2/LB31;5;X3Y10/LSR0;X3Y10/LSR0/LB31;5;X3Y10/LSR1;X3Y10/LSR1/LB31;5;X4Y10/LSR2;X4Y10/LSR2/LB31;5;X4Y0/LT02;X4Y0/LT02/A6;5;X4Y10/LBO0;X4Y10/LBO0/LT01;5;X5Y10/LSR2;X5Y10/LSR2/LB31;5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:23.13-23.27|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "count[23]": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X5Y10/X07;X5Y10/X07/Q4;1;X5Y10/B0;X5Y10/B0/X07;1;X5Y10/Q4;;1;X5Y10/E100;X5Y10/E100/Q4;1;X6Y10/E240;X6Y10/E240/E101;1;X8Y10/E250;X8Y10/E250/E242;1;X10Y10/A4;X10Y10/A4/E252;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:14.17-14.22"
          }
        },
        "count_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F0;;1;X5Y10/D4;X5Y10/D4/F0;1"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X14Y5/CLK2;X14Y5/CLK2/GB00;5;X14Y4/GB00;X15Y4/GBO0/GT00;5;X14Y4/CLK0;X14Y4/CLK0/GB00;5;X13Y4/CLK0;X13Y4/CLK0/GB00;5;X12Y5/CLK0;X12Y5/CLK0/GB00;5;X14Y6/CLK2;X14Y6/CLK2/GB00;5;X15Y6/CLK0;X15Y6/CLK0/GB00;5;X16Y6/CLK0;X16Y6/CLK0/GB00;5;X15Y5/CLK0;X15Y5/CLK0/GB00;5;X14Y8/GB00;X15Y8/GBO0/GT00;5;X15Y8/CLK0;X15Y8/CLK0/GB00;5;X11Y7/CLK0;X11Y7/CLK0/GB00;5;X11Y7/CLK1;X11Y7/CLK1/GB00;5;X11Y8/CLK2;X11Y8/CLK2/GB00;5;X10Y8/GB00;X11Y8/GBO0/GT00;5;X12Y8/CLK2;X12Y8/CLK2/GB00;5;X13Y6/CLK1;X13Y6/CLK1/GB00;5;X13Y6/CLK0;X13Y6/CLK0/GB00;5;X14Y6/CLK0;X14Y6/CLK0/GB00;5;X14Y6/CLK1;X14Y6/CLK1/GB00;5;X15Y6/CLK1;X15Y6/CLK1/GB00;5;X15Y6/GBO0;X15Y6/GBO0/GT00;5;X15Y6/CLK2;X15Y6/CLK2/GB00;5;X15Y7/GB00;X15Y7/GBO0/GT00;5;X16Y7/CLK2;X16Y7/CLK2/GB00;5;X15Y5/GT00;X15Y1/GT00/SPINE8;5;X15Y5/GBO0;X15Y5/GBO0/GT00;5;X16Y5/CLK0;X16Y5/CLK0/GB00;5;X11Y7/GBO0;X11Y7/GBO0/GT00;5;X10Y7/CLK1;X10Y7/CLK1/GB00;5;X12Y5/CLK2;X12Y5/CLK2/GB00;5;X13Y5/CLK2;X13Y5/CLK2/GB00;5;X12Y5/CLK1;X12Y5/CLK1/GB00;5;X12Y6/CLK1;X12Y6/CLK1/GB00;5;X11Y4/CLK2;X11Y4/CLK2/GB00;5;X11Y5/CLK2;X11Y5/CLK2/GB00;5;X13Y6/CLK2;X13Y6/CLK2/GB00;5;X11Y6/GB00;X11Y6/GBO0/GT00;5;X12Y6/CLK2;X12Y6/CLK2/GB00;5;X9Y6/CLK2;X9Y6/CLK2/GB00;5;X13Y5/CLK1;X13Y5/CLK1/GB00;5;X8Y3/CLK2;X8Y3/CLK2/GB00;5;X7Y4/CLK2;X7Y4/CLK2/GB00;5;X8Y5/CLK2;X8Y5/CLK2/GB00;5;X7Y5/CLK0;X7Y5/CLK0/GB00;5;X7Y7/CLK1;X7Y7/CLK1/GB00;5;X7Y6/CLK1;X7Y6/CLK1/GB00;5;X7Y6/CLK2;X7Y6/CLK2/GB00;5;X12Y3/CLK1;X12Y3/CLK1/GB00;5;X10Y4/GB00;X11Y4/GBO0/GT00;5;X13Y4/CLK1;X13Y4/CLK1/GB00;5;X12Y5/GB00;X11Y5/GBO0/GT00;5;X10Y5/CLK2;X10Y5/CLK2/GB00;5;X9Y8/CLK2;X9Y8/CLK2/GB00;5;X11Y3/CLK0;X11Y3/CLK0/GB00;5;X10Y3/CLK1;X10Y3/CLK1/GB00;5;X10Y3/CLK0;X10Y3/CLK0/GB00;5;X10Y3/CLK2;X10Y3/CLK2/GB00;5;X11Y3/CLK2;X11Y3/CLK2/GB00;5;X9Y3/CLK2;X9Y3/CLK2/GB00;5;X7Y3/CLK1;X7Y3/CLK1/GB00;5;X8Y3/CLK0;X8Y3/CLK0/GB00;5;X9Y8/CLK1;X9Y8/CLK1/GB00;5;X9Y8/CLK0;X9Y8/CLK0/GB00;5;X11Y1/GBO0;X11Y1/GBO0/GT00;5;X10Y1/CLK1;X10Y1/CLK1/GB00;5;X10Y2/CLK1;X10Y2/CLK1/GB00;5;X9Y2/CLK2;X9Y2/CLK2/GB00;5;X7Y2/GB00;X7Y2/GBO0/GT00;5;X9Y2/CLK1;X9Y2/CLK1/GB00;5;X7Y3/CLK2;X7Y3/CLK2/GB00;5;X7Y5/CLK2;X7Y5/CLK2/GB00;5;X6Y6/CLK1;X6Y6/CLK1/GB00;5;X6Y6/CLK2;X6Y6/CLK2/GB00;5;X6Y6/GB00;X7Y6/GBO0/GT00;5;X7Y6/CLK0;X7Y6/CLK0/GB00;5;X12Y3/CLK0;X12Y3/CLK0/GB00;5;X11Y3/CLK1;X11Y3/CLK1/GB00;5;X8Y8/CLK2;X8Y8/CLK2/GB00;5;X8Y8/CLK0;X8Y8/CLK0/GB00;5;X11Y2/CLK1;X11Y2/CLK1/GB00;5;X6Y4/GB00;X7Y4/GBO0/GT00;5;X6Y4/CLK0;X6Y4/CLK0/GB00;5;X7Y3/GBO0;X7Y3/GBO0/GT00;5;X7Y3/CLK0;X7Y3/CLK0/GB00;5;X7Y5/GB00;X7Y5/GBO0/GT00;5;X7Y5/CLK1;X7Y5/CLK1/GB00;5;X7Y7/GBO0;X7Y7/GBO0/GT00;5;X7Y7/CLK0;X7Y7/CLK0/GB00;5;X7Y8/CLK0;X7Y8/CLK0/GB00;5;X12Y3/CLK2;X12Y3/CLK2/GB00;5;X11Y3/GBO0;X11Y3/GBO0/GT00;5;X13Y3/CLK0;X13Y3/CLK0/GB00;5;X10Y2/CLK2;X10Y2/CLK2/GB00;5;X11Y3/GT00;X11Y1/GT00/SPINE8;5;X11Y2/GB00;X11Y2/GBO0/GT00;5;X10Y2/CLK0;X10Y2/CLK0/GB00;5;X7Y3/GT00;X7Y1/GT00/SPINE8;5;X9Y8/GB00;X7Y8/GBO0/GT00;5;X8Y8/CLK1;X8Y8/CLK1/GB00;5;X11Y19/GT00;X11Y19/GT00/SPINE16;5;X11Y10/GBO0;X11Y10/GBO0/GT00;5;X11Y10/CLK0;X11Y10/CLK0/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X31Y15/GT00;X31Y19/GT00/SPINE24;5;X31Y28/GBO0;X31Y28/GBO0/GT00;5;X31Y28/EW20;X31Y28/EW20/GB00;5;X30Y28/D1;X30Y28/D1/W121;5;X2Y8/CLK0;X2Y8/CLK0/GB00;5;X3Y10/CLK2;X3Y10/CLK2/GB00;5;X4Y10/CLK0;X4Y10/CLK0/GB00;5;X4Y10/CLK1;X4Y10/CLK1/GB00;5;X11Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y5/GT00;X3Y1/GT00/SPINE8;5;X3Y8/GB00;X3Y8/GBO0/GT00;5;X1Y8/CLK0;X1Y8/CLK0/GB00;5;X1Y10/CLK1;X1Y10/CLK1/GB00;5;X1Y10/CLK2;X1Y10/CLK2/GB00;5;X6Y10/CLK0;X6Y10/CLK0/GB00;5;X2Y10/CLK0;X2Y10/CLK0/GB00;5;X5Y10/CLK1;X5Y10/CLK1/GB00;5;X7Y28/GT00;X7Y19/GT00/SPINE16;5;X7Y10/GBO0;X7Y10/GBO0/GT00;5;X6Y10/CLK2;X6Y10/CLK2/GB00;5;X2Y10/CLK1;X2Y10/CLK1/GB00;5;X2Y10/CLK2;X2Y10/CLK2/GB00;5;X3Y10/CLK0;X3Y10/CLK0/GB00;5;X3Y10/CLK1;X3Y10/CLK1/GB00;5;X4Y10/CLK2;X4Y10/CLK2/GB00;5;X11Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y12/GT00;X3Y19/GT00/SPINE16;5;X2Y10/GB00;X3Y10/GBO0/GT00;5;X5Y10/CLK2;X5Y10/CLK2/GB00;5;X46Y16/F6;;5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p16_uart_trng\\top.v:117.16-117.19",
            "hdlname": "uart_inst clk"
          }
        }
      }
    }
  }
}
