$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_p_clic $end
   $var wire 32 - NrSources [31:0] $end
   $var wire 32 . PrioWidth [31:0] $end
   $var wire 32 / SrcWidth [31:0] $end
   $var wire 4 # p [3:0] $end
   $var wire 4 $ e [3:0] $end
   $var wire 3 % prio[0] [2:0] $end
   $var wire 3 & prio[1] [2:0] $end
   $var wire 3 ' prio[2] [2:0] $end
   $var wire 3 ( prio[3] [2:0] $end
   $var wire 3 ) t [2:0] $end
   $var wire 2 * index [1:0] $end
   $var wire 1 + is_interrupt $end
   $scope module dut $end
    $var wire 32 - NrSources [31:0] $end
    $var wire 32 . PrioWidth [31:0] $end
    $var wire 32 / SrcWidth [31:0] $end
    $var wire 4 # p [3:0] $end
    $var wire 4 $ e [3:0] $end
    $var wire 3 % prio[0] [2:0] $end
    $var wire 3 & prio[1] [2:0] $end
    $var wire 3 ' prio[2] [2:0] $end
    $var wire 3 ( prio[3] [2:0] $end
    $var wire 3 ) t [2:0] $end
    $var wire 2 * index [1:0] $end
    $var wire 1 + is_interrupt $end
    $scope module unnamedblk1 $end
     $var wire 3 , threshold [2:0] $end
     $scope module unnamedblk2 $end
      $var wire 32 0 i [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1111 #
b1111 $
b000 %
b000 &
b000 '
b000 (
b000 )
b00 *
0+
b000 ,
b00000000000000000000000000000100 -
b00000000000000000000000000000011 .
b00000000000000000000000000000010 /
b00000000000000000000000000000100 0
#10
b001 (
b11 *
1+
b001 ,
#20
b001 '
b10 *
#30
b001 &
b01 *
#40
b001 %
b00 *
#50
