[2025-09-16 22:15:05] START suite=cs trace=nutch_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2673558 heartbeat IPC: 3.74 cumulative IPC: 3.74 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5051789 heartbeat IPC: 4.205 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5051789 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5051789 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18025592 heartbeat IPC: 0.7708 cumulative IPC: 0.7708 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 32295387 heartbeat IPC: 0.7008 cumulative IPC: 0.7341 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 47958734 heartbeat IPC: 0.6384 cumulative IPC: 0.6992 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 58713565 heartbeat IPC: 0.9298 cumulative IPC: 0.7454 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 72913587 heartbeat IPC: 0.7042 cumulative IPC: 0.7368 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 86041203 heartbeat IPC: 0.7618 cumulative IPC: 0.7408 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 101163744 heartbeat IPC: 0.6613 cumulative IPC: 0.7283 (Simulation time: 00 hr 10 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 112782182 heartbeat IPC: 0.8607 cumulative IPC: 0.7426 (Simulation time: 00 hr 11 min 38 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 127954136 heartbeat IPC: 0.6591 cumulative IPC: 0.7323 (Simulation time: 00 hr 13 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 137010273 cumulative IPC: 0.7299 (Simulation time: 00 hr 14 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 137010273 cumulative IPC: 0.7299 (Simulation time: 00 hr 14 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7299 instructions: 100000000 cycles: 137010273
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.3305 Average ROB Occupancy at Mispredict: 3966
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01923
BRANCH_INDIRECT: 0.3011
BRANCH_CONDITIONAL: 0.01011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1172671
LQ_STALL: 130175
SQ_STALL: 490623


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 172.87733
REPLAY_LOAD: 113.15233
NON_REPLAY_LOAD: 13.341622

== Total ==
ADDR_TRANS: 240991
REPLAY_LOAD: 269642
NON_REPLAY_LOAD: 662038

== Counts ==
ADDR_TRANS: 1394
REPLAY_LOAD: 2383
NON_REPLAY_LOAD: 49622

cpu0->cpu0_STLB TOTAL        ACCESS:     300792 HIT:     289732 MISS:      11060 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     300792 HIT:     289732 MISS:      11060 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 368.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1414094 HIT:    1050659 MISS:     363435 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:    1060804 HIT:     746983 MISS:     313821 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:      69569 HIT:      39282 MISS:      30287 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     263973 HIT:     263269 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19748 HIT:       1125 MISS:      18623 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8217639 HIT:    7251912 MISS:     965727 MSHR_MERGE:     262154
cpu0->cpu0_L1I LOAD         ACCESS:    8217639 HIT:    7251912 MISS:     965727 MSHR_MERGE:     262154
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25062710 HIT:   24281573 MISS:     781137 MSHR_MERGE:     334587
cpu0->cpu0_L1D LOAD         ACCESS:   15326187 HIT:   14880762 MISS:     445425 MSHR_MERGE:      88194
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9711989 HIT:    9396568 MISS:     315421 MSHR_MERGE:     245850
cpu0->cpu0_L1D TRANSLATION  ACCESS:      24534 HIT:       4243 MISS:      20291 MSHR_MERGE:        543
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6814081 HIT:    6612631 MISS:     201450 MSHR_MERGE:      91815
cpu0->cpu0_ITLB LOAD         ACCESS:    6814081 HIT:    6612631 MISS:     201450 MSHR_MERGE:      91815
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.94 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24162590 HIT:   23886198 MISS:     276392 MSHR_MERGE:      85235
cpu0->cpu0_DTLB LOAD         ACCESS:   24162590 HIT:   23886198 MISS:     276392 MSHR_MERGE:      85235
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.78 cycles
cpu0->LLC TOTAL        ACCESS:     573701 HIT:     278286 MISS:     295415 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     313816 HIT:      62360 MISS:     251456 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30287 HIT:       2852 MISS:      27435 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210975 HIT:     210857 MISS:        118 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18623 HIT:       2217 MISS:      16406 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.05 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7724
  ROW_BUFFER_MISS:     287568
  AVG DBUS CONGESTED CYCLE: 4.136
Channel 0 WQ ROW_BUFFER_HIT:      15095
  ROW_BUFFER_MISS:     190646
  FULL:          0
Channel 0 REFRESHES ISSUED:      11418

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       164209        23824         6976        11546
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          121          339         7024
  STLB miss resolved @ L2C                0           20          106          257         1211
  STLB miss resolved @ LLC                0           21          119          683         1392
  STLB miss resolved @ MEM                0           32          268         1340        11063

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              49514         5293       113093         5063         3918
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           26          169          639
  STLB miss resolved @ L2C                0            1           39          108          291
  STLB miss resolved @ LLC                0            5           52          359          444
  STLB miss resolved @ MEM                3           15           97          701         3402
[2025-09-16 22:29:33] END   suite=cs trace=nutch_phase0_core0 (rc=0)
