
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00080000 <_start>:
   80000:	e3a0d902 	mov	sp, #32768	@ 0x8000
   80004:	eb00000f 	bl	80048 <main>

00080008 <hang>:
   80008:	eafffffe 	b	80008 <hang>

0008000c <delay>:
   8000c:	e3a03000 	mov	r3, #0
   80010:	e24dd008 	sub	sp, sp, #8
   80014:	e58d3004 	str	r3, [sp, #4]
   80018:	e59d3004 	ldr	r3, [sp, #4]
   8001c:	e1500003 	cmp	r0, r3
   80020:	9a000006 	bls	80040 <delay+0x34>
   80024:	e1a00000 	nop			@ (mov r0, r0)
   80028:	e59d3004 	ldr	r3, [sp, #4]
   8002c:	e2833001 	add	r3, r3, #1
   80030:	e58d3004 	str	r3, [sp, #4]
   80034:	e59d3004 	ldr	r3, [sp, #4]
   80038:	e1530000 	cmp	r3, r0
   8003c:	3afffff8 	bcc	80024 <delay+0x18>
   80040:	e28dd008 	add	sp, sp, #8
   80044:	e12fff1e 	bx	lr

00080048 <main>:
   80048:	e3a0c902 	mov	ip, #32768	@ 0x8000
   8004c:	e3a00000 	mov	r0, #0
   80050:	e59f1078 	ldr	r1, [pc, #120]	@ 800d0 <main+0x88>
   80054:	e5913010 	ldr	r3, [r1, #16]
   80058:	e3c3360e 	bic	r3, r3, #14680064	@ 0xe00000
   8005c:	e3833602 	orr	r3, r3, #2097152	@ 0x200000
   80060:	e24dd008 	sub	sp, sp, #8
   80064:	e59f2068 	ldr	r2, [pc, #104]	@ 800d4 <main+0x8c>
   80068:	e5813010 	str	r3, [r1, #16]
   8006c:	e581c020 	str	ip, [r1, #32]
   80070:	e58d0004 	str	r0, [sp, #4]
   80074:	e59d3004 	ldr	r3, [sp, #4]
   80078:	e1530002 	cmp	r3, r2
   8007c:	2a000006 	bcs	8009c <main+0x54>
   80080:	e1a00000 	nop			@ (mov r0, r0)
   80084:	e59d3004 	ldr	r3, [sp, #4]
   80088:	e2833001 	add	r3, r3, #1
   8008c:	e58d3004 	str	r3, [sp, #4]
   80090:	e59d3004 	ldr	r3, [sp, #4]
   80094:	e1530002 	cmp	r3, r2
   80098:	3afffff8 	bcc	80080 <main+0x38>
   8009c:	e581c02c 	str	ip, [r1, #44]	@ 0x2c
   800a0:	e58d0000 	str	r0, [sp]
   800a4:	e59d3000 	ldr	r3, [sp]
   800a8:	e1530002 	cmp	r3, r2
   800ac:	2affffee 	bcs	8006c <main+0x24>
   800b0:	e1a00000 	nop			@ (mov r0, r0)
   800b4:	e59d3000 	ldr	r3, [sp]
   800b8:	e2833001 	add	r3, r3, #1
   800bc:	e58d3000 	str	r3, [sp]
   800c0:	e59d3000 	ldr	r3, [sp]
   800c4:	e1530002 	cmp	r3, r2
   800c8:	3afffff8 	bcc	800b0 <main+0x68>
   800cc:	eaffffe6 	b	8006c <main+0x24>
   800d0:	20200000 	eorcs	r0, r0, r0
   800d4:	0007a120 	andeq	sl, r7, r0, lsr #2

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	@ 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x24 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__stack_top__+0x104fc44>
   4:	72412820 	subvc	r2, r1, #32, 16	@ 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	332e3431 			@ <UNDEFINED> instruction: 0x332e3431
  1c:	6c65522e 	stclvs	2, cr5, [r5], #-184	@ 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	@ 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
  28:	6d726120 	ldclvs	1, cr6, [r2, #-128]!	@ 0xffffff80
  2c:	2e34312d 	cdpcs	1, 3, cr3, cr4, cr13, {1}
  30:	29343731 	ldmdbcs	r4!, {r0, r4, r5, r8, r9, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	32363035 	eorscc	r3, r6, #53	@ 0x35
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000015d 	andeq	r0, r0, sp, asr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009a04 	andeq	r9, r0, r4, lsl #20
  10:	007e1d00 	rsbseq	r1, lr, r0, lsl #26
  14:	00230000 	eoreq	r0, r3, r0
  18:	00270000 	eoreq	r0, r7, r0
	...
  24:	8f050000 	svchi	0x00050000
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	00480628 	subeq	r0, r8, r8, lsr #12
  30:	00900008 	addseq	r0, r0, r8
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
  38:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  3c:	00000006 	andeq	r0, r0, r6
  40:	122a0100 	eorne	r0, sl, #0, 2
  44:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  48:	69620704 	stmdbvs	r2!, {r2, r8, r9, sl}^
  4c:	2b010074 	blcs	40224 <_start-0x3fddc>
  50:	0000ff12 	andeq	pc, r0, r2, lsl pc	@ <UNPREDICTABLE>
  54:	77011500 	strvc	r1, [r1, -r0, lsl #10]
  58:	2d000000 	stccs	0, cr0, [r0, #-0]
  5c:	0000010b 	andeq	r0, r0, fp, lsl #2
  60:	20200010 	eorcs	r0, r0, r0, lsl r0
  64:	00006e08 	andeq	r6, r0, r8, lsl #28
  68:	122e0100 	eorne	r0, lr, #0, 2
  6c:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  70:	0000000e 	andeq	r0, r0, lr
  74:	0000000c 	andeq	r0, r0, ip
  78:	00001701 	andeq	r1, r0, r1, lsl #14
  7c:	010b3400 	tsteq	fp, r0, lsl #8
  80:	00200000 	eoreq	r0, r0, r0
  84:	94012020 	strls	r2, [r1], #-32	@ 0xffffffe0
  88:	35000000 	strcc	r0, [r0, #-0]
  8c:	0000010b 	andeq	r0, r0, fp, lsl #2
  90:	2020002c 	eorcs	r0, r0, ip, lsr #32
  94:	00011109 	andeq	r1, r1, r9, lsl #2
  98:	08007000 	stmdaeq	r0, {ip, sp, lr}
  9c:	00180100 	andseq	r0, r8, r0, lsl #2
  a0:	3a010000 	bcc	400a8 <_start-0x3ff58>
  a4:	0000c909 	andeq	ip, r0, r9, lsl #18
  a8:	011e0a00 	tsteq	lr, r0, lsl #20
  ac:	00190000 	andseq	r0, r9, r0
  b0:	00170000 	andseq	r0, r7, r0
  b4:	2a030000 	bcs	c00bc <__stack_top__+0x3efdc>
  b8:	18000001 	stmdane	r0, {r0}
  bc:	02000000 	andeq	r0, r0, #0
  c0:	0000012b 	andeq	r0, r0, fp, lsr #2
  c4:	007c9102 	rsbseq	r9, ip, r2, lsl #2
  c8:	01110b00 	tsteq	r1, r0, lsl #22
  cc:	00a00000 	adceq	r0, r0, r0
  d0:	a0010008 	andge	r0, r1, r8
  d4:	38000800 	stmdacc	r0, {fp}
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	1e0c093c 			@ <UNDEFINED> instruction: 0x1e0c093c
  e0:	20000001 	andcs	r0, r0, r1
  e4:	0d0007a1 	stceq	7, cr0, [r0, #-644]	@ 0xfffffd7c
  e8:	0000012a 	andeq	r0, r0, sl, lsr #2
  ec:	000800a0 	andeq	r0, r8, r0, lsr #1
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00012b02 	andeq	r2, r1, r2, lsl #22
  f8:	78910200 	ldmvc	r1, {r9}
  fc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 100:	000a0704 	andeq	r0, sl, r4, lsl #14
 104:	ff0f0000 			@ <UNDEFINED> instruction: 0xff0f0000
 108:	10000000 	andne	r0, r0, r0
 10c:	00010604 	andeq	r0, r1, r4, lsl #12
 110:	001d1100 	andseq	r1, sp, r0, lsl #2
 114:	20010000 	andcs	r0, r1, r0
 118:	01370106 	teqeq	r7, r6, lsl #2
 11c:	89120000 	ldmdbhi	r2, {}	@ <UNPREDICTABLE>
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	00ff1920 	rscseq	r1, pc, r0, lsr #18
 128:	14130000 	ldrne	r0, [r3], #-0
 12c:	21010069 	tstcs	r1, r9, rrx
 130:	00010620 	andeq	r0, r1, r0, lsr #12
 134:	15000000 	strne	r0, [r0, #-0]
 138:	00000111 	andeq	r0, r0, r1, lsl r1
 13c:	0008000c 	andeq	r0, r8, ip
 140:	0000003c 	andeq	r0, r0, ip, lsr r0
 144:	1e169c01 	cdpne	12, 1, cr9, cr6, cr1, {0}
 148:	01000001 	tsteq	r0, r1
 14c:	012a0350 			@ <UNDEFINED> instruction: 0x012a0350
 150:	000c0000 	andeq	r0, ip, r0
 154:	2b020000 	blcs	8015c <main+0x114>
 158:	02000001 	andeq	r0, r0, #1
 15c:	00007c91 	muleq	r0, r1, ip
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	tsteq	r0, #16777216	@ 0x1000000
   4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
   8:	21390b3b 	teqcs	r9, fp, lsr fp
   c:	1c13491c 			@ <UNDEFINED> instruction: 0x1c13491c
  10:	02000006 	andeq	r0, r0, #6
  14:	13310034 	teqne	r1, #52	@ 0x34
  18:	00001802 	andeq	r1, r0, r2, lsl #16
  1c:	31010b03 	tstcc	r1, r3, lsl #22
  20:	00175513 	andseq	r5, r7, r3, lsl r5
  24:	01110400 	tsteq	r1, r0, lsl #8
  28:	0b130e25 	bleq	4c38c4 <__stack_top__+0x4427e4>
  2c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  30:	01111755 	tsteq	r1, r5, asr r7
  34:	00001710 	andeq	r1, r0, r0, lsl r7
  38:	3f012e05 	svccc	0x00012e05
  3c:	3a0e0319 	bcc	380ca8 <__stack_top__+0x2ffbc8>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	1119270b 	tstne	r9, fp, lsl #14
  48:	40061201 	andmi	r1, r6, r1, lsl #4
  4c:	01197a18 	tsteq	r9, r8, lsl sl
  50:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <__stack_top__+0xe41c68>
  5c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  60:	00000b1c 	andeq	r0, r0, ip, lsl fp
  64:	03003407 	tsteq	r0, #117440512	@ 0x7000000
  68:	3b0b3a08 	blcc	2ce890 <__stack_top__+0x24d7b0>
  6c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  70:	000b1c13 	andeq	r1, fp, r3, lsl ip
  74:	00340800 	eorseq	r0, r4, r0, lsl #16
  78:	0b3a0e03 	bleq	e8388c <__stack_top__+0xe027ac>
  7c:	0b390b3b 	bleq	e42d70 <__stack_top__+0xdc1c90>
  80:	17021349 	strne	r1, [r2, -r9, asr #6]
  84:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  88:	011d0900 	tsteq	sp, r0, lsl #18
  8c:	01521331 	cmpeq	r2, r1, lsr r3
  90:	550b42b8 	strpl	r4, [fp, #-696]	@ 0xfffffd48
  94:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
  98:	010b570b 	tsteq	fp, fp, lsl #14
  9c:	0a000013 	beq	f0 <_start-0x7ff10>
  a0:	13310005 	teqne	r1, #5
  a4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a8:	0b000017 	bleq	10c <_start-0x7fef4>
  ac:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
  b0:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
  b4:	1201110b 	andne	r1, r1, #-1073741822	@ 0xc0000002
  b8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
  bc:	000b570b 	andeq	r5, fp, fp, lsl #14
  c0:	00050c00 	andeq	r0, r5, r0, lsl #24
  c4:	061c1331 			@ <UNDEFINED> instruction: 0x061c1331
  c8:	0b0d0000 	bleq	3400d0 <__stack_top__+0x2beff0>
  cc:	11133101 	tstne	r3, r1, lsl #2
  d0:	00061201 	andeq	r1, r6, r1, lsl #4
  d4:	00240e00 	eoreq	r0, r4, r0, lsl #28
  d8:	0b3e0b0b 	bleq	f82d0c <__stack_top__+0xf01c2c>
  dc:	00000e03 	andeq	r0, r0, r3, lsl #28
  e0:	4900350f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl, ip, sp}
  e4:	10000013 	andne	r0, r0, r3, lsl r0
  e8:	0b0b000f 	bleq	2c012c <__stack_top__+0x23f04c>
  ec:	00001349 	andeq	r1, r0, r9, asr #6
  f0:	3f012e11 	svccc	0x00012e11
  f4:	3a0e0319 	bcc	380d60 <__stack_top__+0x2ffc80>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	2019270b 	andscs	r2, r9, fp, lsl #14
 100:	0013010b 	andseq	r0, r3, fp, lsl #2
 104:	00051200 	andeq	r1, r5, r0, lsl #4
 108:	0b3a0e03 	bleq	e8391c <__stack_top__+0xe0283c>
 10c:	0b390b3b 	bleq	e42e00 <__stack_top__+0xdc1d20>
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	00010b13 	andeq	r0, r1, r3, lsl fp
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0803 	bleq	e82130 <__stack_top__+0xe01050>
 120:	0b390b3b 	bleq	e42e14 <__stack_top__+0xdc1d34>
 124:	00001349 	andeq	r1, r0, r9, asr #6
 128:	31012e15 	tstcc	r1, r5, lsl lr
 12c:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
 130:	7a184006 	bvc	610150 <__stack_top__+0x58f070>
 134:	16000019 			@ <UNDEFINED> instruction: 0x16000019
 138:	13310005 	teqne	r1, #5
 13c:	00001802 	andeq	r1, r0, r2, lsl #16
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000023 	andeq	r0, r0, r3, lsr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	58080200 	stmdapl	r8, {r9}
  10:	14000800 	strne	r0, [r0], #-2048	@ 0xfffff800
  14:	01005301 	tsteq	r0, r1, lsl #6
  18:	00700800 	rsbseq	r0, r0, r0, lsl #16
  1c:	062c0008 	strteq	r0, [ip], -r8
  20:	07a1200c 	streq	r2, [r1, ip]!
  24:	Address 0x24 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0008000c 	andeq	r0, r8, ip
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
  18:	00080048 	andeq	r0, r8, r8, asr #32
  1c:	00000090 	muleq	r0, r0, r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000031 	andeq	r0, r0, r1, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
  10:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  14:	00340804 	eorseq	r0, r4, r4, lsl #16
  18:	08004c05 	stmdaeq	r0, {r0, r2, sl, fp, lr}
  1c:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  20:	041c1804 	ldreq	r1, [ip], #-2052	@ 0xfffff7fc
  24:	07005024 	streq	r5, [r0, -r4, lsr #32]
  28:	0008000c 	andeq	r0, r8, ip
  2c:	0048073c 	subeq	r0, r8, ip, lsr r7
  30:	01900008 	orrseq	r0, r0, r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000012e 	andeq	r0, r0, lr, lsr #2
   4:	00210003 	eoreq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 			@ <UNDEFINED> instruction: 0x000d0efb
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	00006372 	andeq	r6, r0, r2, ror r3
  20:	6e69616d 	cdpvs	1, 6, cr6, cr9, cr13, {3}
  24:	0100632e 	tsteq	r0, lr, lsr #6
  28:	05000000 	streq	r0, [r0, #-0]
  2c:	02050020 	andeq	r0, r5, #32
  30:	0008000c 	andeq	r0, r8, ip
  34:	05011f03 	streq	r1, [r1, #-3843]	@ 0xfffff0fd
  38:	0a051305 	beq	144c54 <__stack_top__+0xc3b74>
  3c:	06200501 	strteq	r0, [r0], -r1, lsl #10
  40:	052f2d01 	streq	r2, [pc, #-3329]!	@ fffff347 <__stack_top__+0xfff7e267>
  44:	04020029 	streq	r0, [r2], #-41	@ 0xffffffd7
  48:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
  4c:	33056709 	tstcc	r5, #2359296	@ 0x240000
  50:	03040200 	tsteq	r4, #0, 4
  54:	0029052d 	eoreq	r0, r9, sp, lsr #10
  58:	66010402 	strvs	r0, [r1], -r2, lsl #8
  5c:	01040200 	mrseq	r0, R12_usr
  60:	01056606 	tsteq	r5, r6, lsl #12
  64:	00040215 	andeq	r0, r4, r5, lsl r2
  68:	11050101 	tstne	r5, r1, lsl #2
  6c:	48020500 	stmdami	r2, {r8, sl}
  70:	03000800 	tsteq	r0, #0, 16
  74:	05050127 	streq	r0, [r5, #-295]	@ 0xfffffed9
  78:	13141314 	tstne	r4, #20, 6	@ 0x50000000
  7c:	03061005 	tsteq	r6, #5
  80:	2005010b 	andcs	r0, r5, fp, lsl #2
  84:	052e6803 	streq	r6, [lr, #-2051]!	@ 0xfffff7fd
  88:	2e0d0312 	mcrcs	3, 0, r0, cr13, cr2, {0}
  8c:	4c060505 	stcmi	5, cr0, [r6], {5}
  90:	01060e05 	tsteq	r6, r5, lsl #28
  94:	2f060505 	svccs	0x00060505
  98:	01060e05 	tsteq	r6, r5, lsl #28
  9c:	2f060505 	svccs	0x00060505
  a0:	03061105 	tsteq	r6, #1073741825	@ 0x40000001
  a4:	29050176 	stmdbcs	r5, {r1, r2, r4, r5, r6, r8}
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	052e7903 	streq	r7, [lr, #-2307]!	@ 0xfffff6fd
  b0:	2e11030d 	cdpcs	3, 1, cr0, cr1, cr13, {0}
  b4:	30060505 	andcc	r0, r6, r5, lsl #10
  b8:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  bc:	06100514 			@ <UNDEFINED> instruction: 0x06100514
  c0:	06090501 	streq	r0, [r9], -r1, lsl #10
  c4:	0306052f 	tsteq	r6, #197132288	@ 0xbc00000
  c8:	05050166 	streq	r0, [r5, #-358]	@ 0xfffffe9a
  cc:	010a0513 	tsteq	sl, r3, lsl r5
  d0:	01062005 	tsteq	r6, r5
  d4:	02002905 	andeq	r2, r0, #81920	@ 0x14000
  d8:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  dc:	05670905 	strbeq	r0, [r7, #-2309]!	@ 0xfffff6fb
  e0:	04020033 	streq	r0, [r2], #-51	@ 0xffffffcd
  e4:	29052d03 	stmdbcs	r5, {r0, r1, r8, sl, fp, sp}
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	04020066 	streq	r0, [r2], #-102	@ 0xffffff9a
  f0:	05660601 	strbeq	r0, [r6, #-1537]!	@ 0xfffff9ff
  f4:	1a030609 	bne	c1920 <__stack_top__+0x40840>
  f8:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  fc:	00090501 	andeq	r0, r9, r1, lsl #10
 100:	06010402 	streq	r0, [r1], -r2, lsl #8
 104:	0306052f 	tsteq	r6, #197132288	@ 0xbc00000
 108:	05050164 	streq	r0, [r5, #-356]	@ 0xfffffe9c
 10c:	010a0513 	tsteq	sl, r3, lsl r5
 110:	01062005 	tsteq	r6, r5
 114:	02002905 	andeq	r2, r0, #81920	@ 0x14000
 118:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 11c:	05670905 	strbeq	r0, [r7, #-2309]!	@ 0xfffff6fb
 120:	04020033 	streq	r0, [r2], #-51	@ 0xffffffcd
 124:	29052d03 	stmdbcs	r5, {r0, r1, r8, sl, fp, sp}
 128:	01040200 	mrseq	r0, R12_usr
 12c:	000c0266 	andeq	r0, ip, r6, ror #4
 130:	Address 0x130 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f676572 	svcpl	0x00676572
   4:	65646e69 	strbvs	r6, [r4, #-3689]!	@ 0xfffff197
   8:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
   c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  18:	74657370 	strbtvc	r7, [r5], #-880	@ 0xfffffc90
  1c:	6c656400 	stclvs	4, cr6, [r5], #-0
  20:	44007961 	strmi	r7, [r0], #-2401	@ 0xfffff69f
  24:	6c455c3a 	stclvs	12, cr5, [r5], {58}	@ 0x3a
  28:	72746b65 	rsbsvc	r6, r4, #103424	@ 0x19400
  2c:	63696e6f 	cmnvs	r9, #1776	@ 0x6f0
  30:	61725c61 	cmnvs	r2, r1, ror #24
  34:	65627073 	strbvs	r7, [r2, #-115]!	@ 0xffffff8d
  38:	5c797272 	ldclpl	2, cr7, [r9], #-456	@ 0xfffffe38
  3c:	65726142 	ldrbvs	r6, [r2, #-322]!	@ 0xfffffebe
  40:	6174654d 	cmnvs	r4, sp, asr #10
  44:	6c425f6c 	stclvs	15, cr5, [r2], {108}	@ 0x6c
  48:	656b6e69 	strbvs	r6, [fp, #-3689]!	@ 0xfffff197
  4c:	655a5c72 	ldrbvs	r5, [sl, #-3186]	@ 0xfffff38e
  50:	31576f72 	cmpcc	r7, r2, ror pc
  54:	425c312e 	subsmi	r3, ip, #-2147483637	@ 0x8000000b
  58:	4d657261 	stclmi	2, cr7, [r5, #-388]!	@ 0xfffffe7c
  5c:	6c617465 	stclvs	4, cr7, [r1], #-404	@ 0xfffffe6c
  60:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  64:	6c425f74 	stclvs	15, cr5, [r2], {116}	@ 0x74
  68:	656b6e69 	strbvs	r6, [fp, #-3689]!	@ 0xfffff197
  6c:	65730072 	ldrbvs	r0, [r3, #-114]!	@ 0xffffff8e
  70:	7463656c 	strbtvc	r6, [r3], #-1388	@ 0xfffffa94
  74:	6700726f 	strvs	r7, [r0, -pc, ror #4]
  78:	65736670 	ldrbvs	r6, [r3, #-1648]!	@ 0xfffff990
  7c:	7273006c 	rsbsvc	r0, r3, #108	@ 0x6c
  80:	616d2f63 	cmnvs	sp, r3, ror #30
  84:	632e6e69 			@ <UNDEFINED> instruction: 0x632e6e69
  88:	756f6300 	strbvc	r6, [pc, #-768]!	@ fffffd90 <__stack_top__+0xfff7ecb0>
  8c:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
  90:	006e6961 	rsbeq	r6, lr, r1, ror #18
  94:	6c637067 	stclvs	0, cr7, [r3], #-412	@ 0xfffffe64
  98:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  9c:	31432055 	cmpcc	r3, r5, asr r0
  a0:	34312037 	ldrtcc	r2, [r1], #-55	@ 0xffffffc9
  a4:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  a8:	32303220 	eorscc	r3, r0, #32, 4
  ac:	32363035 	eorscc	r3, r6, #53	@ 0x35
  b0:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	@ 0xffffff34
  b4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  b8:	376d7261 	strbcc	r7, [sp, -r1, ror #4]!
  bc:	696d6474 	stmdbvs	sp!, {r2, r4, r5, r6, sl, sp, lr}^
  c0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c4:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  c8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  cc:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  d0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  d4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  d8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  dc:	613d6863 	teqvs	sp, r3, ror #16
  e0:	34766d72 	ldrbtcc	r6, [r6], #-3442	@ 0xfffff28e
  e4:	672d2074 			@ <UNDEFINED> instruction: 0x672d2074
  e8:	324f2d20 	subcc	r2, pc, #32, 26	@ 0x800
  ec:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  f0:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  f4:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  f8:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0008000c 	andeq	r0, r8, ip
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	58080e44 	stmdapl	r8, {r2, r6, r9, sl, fp}
  24:	0000000e 	andeq	r0, r0, lr
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00080048 	andeq	r0, r8, r8, asr #32
  34:	00000090 	muleq	r0, r0, r0
  38:	00080e4e 	andeq	r0, r8, lr, asr #28
