TY7868
RESET
//-----------------------------------------------------------------------------------------------
// page 01
//-----------------------------------------------------------------------------------------------
// sensor AE module = ON(1)/OFF(0)
// @ 0x10[0]
// sensor pixel format = 8bit(1)/10bit(0)
// @ 0x10[4]
W 01 10 10

// sensor normal frame burst length = N frame
// @ 0x11[7:0]
W 01 11 0

// AE frame sub-sampling = full_sz(0)/sub_2x2(1)/sub_4x4(2)
// @ 0x12[1:0]
// AE frame V binning X2 = ON(1)/OFF(0)
// @ 0x12[1]
//W 01 12 06

// SPI read out pixel format = 8bit(1)/10bit(0)
// @ 0x13[0]
// SPI read out mode = high-speed(1)/low-speed(0)
// @ 0x13[1]
W 01 13 03

// test pattern = ON(1)/OFF(0)
// @ 0x40[0]
// foot packet = ON(1)/OFF(0)
// @ 0x40[1]
//W 01 40 00

// normal frame window size are fixed at 184x184 by metal option
// normal frame window size (184x184 start from (16,16))
//W 01 26 10
//W 01 27 B8
//W 01 28 10
//W 01 29 B8

//-----------------------------------------------------------------------------------------------
// timing setting for 8bit
//-----------------------------------------------------------------------------------------------

//-----------------------------------------------------------------------------------------------
// page 02
//-----------------------------------------------------------------------------------------------
// over write PH1, PH2 for different data bit-width (8bit/10bit)

// reg_fm_tim_adc4rst (PH1)
W 02 13 6C

// reg_fm_tim_adc4sig (PH2)
W 02 14 01
W 02 15 28

// reg_fm_tim_datxfer (PH3)
W 02 16 00
W 02 17 60

// reg_gtx_ph3_t0
W 02 26 00
W 02 27 38

// reg_gtx_ph3_t1
W 02 28 00
W 02 29 5C

// reg_gfd_rst_ph3_t1
W 02 2E 00
W 02 2F 34

// reg_gtx_rst_ph3_t1
W 02 38 00
W 02 39 30

// reg_tx_read_en_ph2_t1
W 02 52 00
W 02 53 7C

//-----------------------------------------------------------------------------------------------
// page 03
//-----------------------------------------------------------------------------------------------

// reg_comp_out_en_ph1_t1
W 03 13 54

// reg_comp_out_en_ph2_t0
W 03 14 00
W 03 15 88

// reg_comp_out_en_ph2_t1
W 03 16 01
W 03 17 10

// reg_dout_en_ph1_t1
W 03 1B 5C

// reg_out_en_ph2_t0
W 03 1C 00
W 03 1D 90

// reg_dout_en_ph2_t1
W 03 1E 01
W 03 1F 18

// reg_dac_en_ph1_len
W 03 22 00
W 03 23 40

// reg_dac_en_ph2_t0
W 03 24 00
W 03 25 9C

// reg_dac_en_ph2_len
W 03 26 00
W 03 27 C0

// reg_adc_ofst_en_ph1_t0
W 03 29 60

// reg_adc_ofst_en_ph2_t1
W 03 2C 01
W 03 2D 1C

// reg_adc_val_ph1_t1
W 03 35 60

// reg_adc_val_ph2_t1
W 03 38 01
W 03 39 1C

// reg_dsft_rst_ph1_t0
W 03 41 64

// reg_dsft_sig_ph2_t0
W 03 42 01
W 03 43 20

//-----------------------------------------------------------------------------------------------
// page 06
//-----------------------------------------------------------------------------------------------
// AVDD_PIX = 2.53V
W 06 30 10 

// low noise
W 06 31 08
W 06 33 1F
W 06 34 03

//-----------------------------------------------------------------------------------------------
// page 00
//-----------------------------------------------------------------------------------------------
// expo_intg_max
// @ {0x0A[7:0],0x0B[7:0]} = 510(0x1FE)
W 00 0A 01
W 00 0B FE

// expo_intg
// @ {0x0C[7:0],0x0D[7:0]} = 500(0x1F4)
W 00 0C 00
W 00 0D 10

// kick start
//W 00 01 01

