5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd timescale2.5.vcd -o timescale2.5.cdd -v timescale2.5.v -y lib -D DUMP
3 0 $root "$root" NA 0 0 1000000000
3 0 main "main" timescale2.5.v 11 24 1000000000
3 0 ts_module "main.tsm" lib/ts_module.v 3 15 1000000000
2 1 7 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 5 830004 1 0 0 0 1 33 1102
4 1 0 0
3 1 ts_module.$u1 "main.tsm.$u1" lib/ts_module.v 0 13 1000000000
2 2 8 50008 1 0 20004 0 0 1 36 0
2 3 8 10001 0 1 400 0 0 a
2 4 8 10008 1 37 11006 2 3
2 5 9 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 6 9 10002 2 2c 22000a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 9 30003 1 4e 20002 0 0 1 34 2
2 8 10 50008 1 0 20008 0 0 1 36 1
2 9 10 10001 0 1 400 0 0 a
2 10 10 10008 1 37 a 8 9
2 11 11 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 12 11 10002 2 2c 22000a 11 0 32 34 aa aa aa aa aa aa aa aa
2 13 11 30003 1 4e 20002 0 0 1 34 2
2 14 12 50008 1 0 20004 0 0 1 36 0
2 15 12 10001 0 1 400 0 0 a
2 16 12 10008 1 37 6 14 15
4 16 0 0
4 13 16 16
4 12 13 0
4 10 12 12
4 7 10 10
4 6 7 0
4 4 6 6
3 1 main.$u0 "main.$u0" timescale2.5.v 0 22 1000000000
