cpu_to_be32	,	F_24
ENOMEM	,	V_87
prepare	,	V_93
aspeed_smc_controller	,	V_14
chips	,	V_50
read_buf	,	V_40
write_reg	,	V_92
of_match_device	,	F_53
ahb_base	,	V_33
spi_2500_info	,	V_57
dummy	,	V_42
"unsupported SPI read mode\n"	,	L_8
len	,	V_3
dev	,	V_18
aspeed_smc_chip_set_4b	,	F_36
aspeed_smc_chip_setup_finish	,	F_40
of_device_is_compatible	,	F_45
ctl	,	V_22
addr_width	,	V_38
write	,	V_90
aspeed_smc_chip	,	V_8
write_buf	,	V_46
we0	,	V_12
"reg"	,	L_11
read_reg	,	V_91
SPI_NOR_FAST	,	V_74
aspeed_smc_chip_base	,	F_31
loff_t	,	T_6
aspeed_smc_unregister	,	F_27
of_node	,	V_96
cmd	,	V_34
GFP_KERNEL	,	V_86
WARN_ONCE	,	F_23
device	,	V_79
mtd_device_unregister	,	F_28
unprepare	,	V_94
ENODEV	,	V_82
smc_read	,	V_27
ssize_t	,	T_5
CONTROL_COMMAND_MODE_WRITE	,	V_71
"Chip select %d out of range.\n"	,	L_13
__be32	,	T_4
spi_nor_set_flash_node	,	F_49
program_opcode	,	V_47
mutex	,	V_31
"default control register: %08x\n"	,	L_6
mutex_init	,	F_54
hastype	,	V_62
flash_read	,	V_72
device_node	,	V_76
base_reg	,	V_61
mutex_unlock	,	F_19
nce	,	V_49
aspeed_smc_chip_setup_init	,	F_38
of_property_read_u32	,	F_46
"Chip select %d already in use by %s\n"	,	L_14
CONTROL_KEEP_MASK	,	V_65
mtd_info	,	V_83
EBUSY	,	V_85
ctl2	,	V_28
ctl0	,	V_88
CONTROL_COMMAND_SHIFT	,	V_70
"Aspeed SMC probe failed %d\n"	,	L_15
chip	,	V_9
controller	,	V_10
aspeed_smc_write_reg	,	F_21
devm_ioremap_resource	,	F_57
u8	,	V_6
CONTROL_CE_STOP_ACTIVE_CONTROL	,	V_26
CE_CONTROL_REG	,	V_58
"CE segment window closed.\n"	,	L_3
i	,	V_41
regs	,	V_16
"config write is not set ! @%p: 0x%08x\n"	,	L_1
n	,	V_48
SEGMENT_ADDR_END	,	F_33
cs	,	V_13
EINVAL	,	V_64
"base control register: %08x\n"	,	L_9
buf	,	V_1
aspeed_smc_start_user	,	F_14
aspeed_smc_read_user	,	F_25
r	,	V_78
aspeed_smc_info	,	V_60
read_dummy	,	V_44
aspeed_smc_chip_enable_write	,	F_34
aspeed_smc_read_from_ahb	,	F_1
mutex_lock	,	F_17
aspeed_smc_chip_set_4b_spi_2400	,	F_37
CONFIG_REG	,	V_17
to	,	V_45
platform_device	,	V_52
for_each_available_child_of_node	,	F_44
smc_base	,	V_24
data	,	V_100
aspeed_smc_write_user	,	F_26
"Couldn't not read chip select.\n"	,	L_12
__iomem	,	T_1
ioread32_rep	,	F_3
size_t	,	T_2
aspeed_smc_chip_check_config	,	F_10
dev_dbg	,	F_12
opcode	,	V_32
mtd_device_register	,	F_51
"control register changed to: %08x\n"	,	L_5
pdev	,	V_95
u32	,	T_3
reg	,	V_15
CONTROL_IO_ADDRESS_4B	,	V_59
"jedec,spi-nor"	,	L_10
ERANGE	,	V_84
from	,	V_39
priv	,	V_21
cmdaddr	,	V_37
mtd	,	V_51
"write control register: %08x\n"	,	L_7
aspeed_smc_probe	,	F_52
info	,	V_11
ret	,	V_81
res	,	V_54
read	,	V_89
offset	,	V_4
resource	,	V_53
set_4b	,	V_68
uintptr_t	,	V_5
aspeed_smc_read_reg	,	F_20
aspeed_smc_setup_flash	,	F_43
PTR_ERR	,	F_59
spi_nor_scan	,	F_50
ops	,	V_30
aspeed_smc_unprep	,	F_18
SEGMENT_ADDR_START	,	F_32
platform_get_resource	,	F_56
aspeed_smc_matches	,	V_99
child	,	V_80
platform_set_drvdata	,	F_55
devm_kzalloc	,	F_48
aspeed_smc_write_to_ahb	,	F_5
spi_nor	,	V_19
SPI_NOR_NORMAL	,	V_73
ioread8_rep	,	F_4
np	,	V_77
platform_get_drvdata	,	F_30
dst	,	V_7
aspeed_smc_chip_write_bit	,	F_8
SEGMENT_ADDR_REG0	,	V_55
"Unexpected address width %u, defaulting to 3\n"	,	L_2
dev_err	,	F_41
iowrite8_rep	,	F_7
nor	,	V_20
IS_ALIGNED	,	F_2
"control register: %08x\n"	,	L_4
aspeed_smc_remove	,	F_29
of_device_id	,	V_97
addr	,	V_35
CONTROL_COMMAND_MODE_MASK	,	V_66
CONTROL_COMMAND_MODE_FREAD	,	V_75
IORESOURCE_MEM	,	V_101
iowrite32_rep	,	F_6
CONTROL_IO_DUMMY_SET	,	F_42
dev_name	,	F_47
temp	,	V_36
readl	,	F_11
CONTROL_COMMAND_MODE_USER	,	V_25
ctl_val	,	V_23
src	,	V_2
writel	,	F_13
aspeed_smc_stop_user	,	F_15
start	,	V_56
match	,	V_98
dev_warn	,	F_39
BIT	,	F_9
smc_write	,	V_69
u_char	,	T_7
read_opcode	,	V_43
smc_type_spi	,	V_63
aspeed_smc_send_cmd_addr	,	F_22
aspeed_smc_prep	,	F_16
spi_nor_ops	,	V_29
CONTROL_COMMAND_MODE_NORMAL	,	V_67
aspeed_smc_chip_set_type	,	F_35
IS_ERR	,	F_58
