Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 01:57:44 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.054       -0.054                      1                24871        0.025        0.000                      0                24871        0.264        0.000                       0                  6423  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              7.748        0.000                      0                    7        0.131        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                  -0.054       -0.054                      1                24850        0.025        0.000                      0                24850       15.417        0.000                       0                  6318  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.456ns (25.250%)  route 1.350ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.242ns = ( 17.242 - 10.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.947     8.137    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.456     8.593 r  FDCE_4/Q
                         net (fo=1, routed)           1.350     9.943    soc_builder_basesoc_reset4
    SLICE_X66Y66         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.516    17.242    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.542    17.785    
                         clock uncertainty           -0.035    17.749    
    SLICE_X66Y66         FDCE (Setup_fdce_C_D)       -0.058    17.691    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.518ns (34.679%)  route 0.976ns (65.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.148ns = ( 17.148 - 10.000 ) 
    Source Clock Delay      (SCD):    7.986ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.795     7.986    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.518     8.504 r  FDCE_6/Q
                         net (fo=1, routed)           0.976     9.479    soc_builder_basesoc_reset6
    SLICE_X66Y63         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.422    17.148    soc_crg_clkin
    SLICE_X66Y63         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.634    17.783    
                         clock uncertainty           -0.035    17.747    
    SLICE_X66Y63         FDCE (Setup_fdce_C_D)       -0.056    17.691    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.947     8.137    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.456     8.593 r  FDCE_3/Q
                         net (fo=1, routed)           0.616     9.209    soc_builder_basesoc_reset3
    SLICE_X72Y69         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658    17.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.753    18.137    
                         clock uncertainty           -0.035    18.102    
    SLICE_X72Y69         FDCE (Setup_fdce_C_D)       -0.058    18.044    FDCE_4
  -------------------------------------------------------------------
                         required time                         18.044    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.947%)  route 0.519ns (50.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.242ns = ( 17.242 - 10.000 ) 
    Source Clock Delay      (SCD):    7.986ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.795     7.986    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.518     8.504 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     9.023    soc_builder_basesoc_reset5
    SLICE_X66Y66         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.516    17.242    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.743    17.986    
                         clock uncertainty           -0.035    17.950    
    SLICE_X66Y66         FDCE (Setup_fdce_C_D)       -0.059    17.891    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.947     8.137    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.419     8.556 r  FDCE_1/Q
                         net (fo=1, routed)           0.382     8.938    soc_builder_basesoc_reset1
    SLICE_X72Y69         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658    17.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.753    18.137    
                         clock uncertainty           -0.035    18.102    
    SLICE_X72Y69         FDCE (Setup_fdce_C_D)       -0.256    17.846    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.846    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.947     8.137    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.456     8.593 r  FDCE_2/Q
                         net (fo=1, routed)           0.521     9.114    soc_builder_basesoc_reset2
    SLICE_X72Y69         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658    17.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.753    18.137    
                         clock uncertainty           -0.035    18.102    
    SLICE_X72Y69         FDCE (Setup_fdce_C_D)       -0.061    18.041    FDCE_3
  -------------------------------------------------------------------
                         required time                         18.041    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.262ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    8.137ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.947     8.137    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.456     8.593 r  FDCE/Q
                         net (fo=1, routed)           0.199     8.792    soc_builder_basesoc_reset0
    SLICE_X72Y69         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    15.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    15.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658    17.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.753    18.137    
                         clock uncertainty           -0.035    18.102    
    SLICE_X72Y69         FDCE (Setup_fdce_C_D)       -0.047    18.055    FDCE_1
  -------------------------------------------------------------------
                         required time                         18.055    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  9.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.814     2.634    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  FDCE/Q
                         net (fo=1, routed)           0.065     2.841    soc_builder_basesoc_reset0
    SLICE_X72Y69         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.710     2.634    
    SLICE_X72Y69         FDCE (Hold_fdce_C_D)         0.075     2.709    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.814     2.634    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.128     2.762 r  FDCE_1/Q
                         net (fo=1, routed)           0.119     2.882    soc_builder_basesoc_reset1
    SLICE_X72Y69         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.710     2.634    
    SLICE_X72Y69         FDCE (Hold_fdce_C_D)         0.012     2.646    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.702     2.523    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.164     2.687 r  FDCE_5/Q
                         net (fo=1, routed)           0.163     2.850    soc_builder_basesoc_reset5
    SLICE_X66Y66         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.825     3.228    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.705     2.523    
    SLICE_X66Y66         FDCE (Hold_fdce_C_D)         0.090     2.613    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.814     2.634    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  FDCE_2/Q
                         net (fo=1, routed)           0.172     2.947    soc_builder_basesoc_reset2
    SLICE_X72Y69         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.710     2.634    
    SLICE_X72Y69         FDCE (Hold_fdce_C_D)         0.070     2.704    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.814     2.634    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  FDCE_3/Q
                         net (fo=1, routed)           0.207     2.982    soc_builder_basesoc_reset3
    SLICE_X72Y69         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.710     2.634    
    SLICE_X72Y69         FDCE (Hold_fdce_C_D)         0.072     2.706    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.558%)  route 0.340ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.702     2.523    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.164     2.687 r  FDCE_6/Q
                         net (fo=1, routed)           0.340     3.027    soc_builder_basesoc_reset6
    SLICE_X66Y63         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.774     3.177    soc_crg_clkin
    SLICE_X66Y63         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.656     2.521    
    SLICE_X66Y63         FDCE (Hold_fdce_C_D)         0.090     2.611    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.407%)  route 0.550ns (79.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.814     2.634    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  FDCE_4/Q
                         net (fo=1, routed)           0.550     3.325    soc_builder_basesoc_reset4
    SLICE_X66Y66         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.825     3.228    soc_crg_clkin
    SLICE_X66Y66         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.615     2.613    
    SLICE_X66Y66         FDCE (Hold_fdce_C_D)         0.089     2.702    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.623    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X72Y69    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X72Y69    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X72Y69    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X72Y69    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X72Y69    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y66    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y66    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y63    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X72Y69    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.054ns,  Total Violation       -0.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.325ns  (logic 19.916ns (59.762%)  route 13.409ns (40.238%))
  Logic Levels:           58  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 43.889 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.802    41.572    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X60Y71         LUT4 (Prop_lut4_I2_O)        0.303    41.875 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.875    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.388 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.166    43.553    Cfu/CONV_1D/p_0_in_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I4_O)        0.124    43.677 r  Cfu/CONV_1D/ret[4]_i_3/O
                         net (fo=1, routed)           0.264    43.942    VexRiscv/ret_reg[4]_0[1]
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.124    44.066 r  VexRiscv/ret[4]_i_2/O
                         net (fo=1, routed)           0.575    44.641    VexRiscv/ret[4]_i_2_n_0
    SLICE_X57Y69         LUT3 (Prop_lut3_I0_O)        0.150    44.791 r  VexRiscv/ret[4]_i_1/O
                         net (fo=1, routed)           0.000    44.791    Cfu/CONV_1D/ret_reg[4]_0
    SLICE_X57Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.491    43.889    Cfu/CONV_1D/out
    SLICE_X57Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/C
                         clock pessimism              0.853    44.742    
                         clock uncertainty           -0.080    44.662    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.075    44.737    Cfu/CONV_1D/ret_reg[4]
  -------------------------------------------------------------------
                         required time                         44.737    
                         arrival time                         -44.791    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.086ns  (logic 19.909ns (60.173%)  route 13.177ns (39.827%))
  Logic Levels:           58  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.556ns = ( 43.889 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.166    43.580    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.704 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.149    43.853    VexRiscv/ret_reg[4]_0[0]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.124    43.977 r  VexRiscv/ret[0]_i_2/O
                         net (fo=1, routed)           0.451    44.428    VexRiscv/ret[0]_i_2_n_0
    SLICE_X57Y69         LUT3 (Prop_lut3_I0_O)        0.124    44.552 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    44.552    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X57Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.491    43.889    Cfu/CONV_1D/out
    SLICE_X57Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.853    44.742    
                         clock uncertainty           -0.080    44.662    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.029    44.691    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                         -44.552    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.405ns  (logic 19.661ns (60.673%)  route 12.744ns (39.327%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 43.897 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.331    43.746    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X61Y66         LUT6 (Prop_lut6_I2_O)        0.124    43.870 r  Cfu/CONV_1D/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    43.870    Cfu/CONV_1D/quanted_acc[5]
    SLICE_X61Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.499    43.897    Cfu/CONV_1D/out
    SLICE_X61Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.870    44.767    
                         clock uncertainty           -0.080    44.687    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    44.716    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.716    
                         arrival time                         -43.870    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.403ns  (logic 19.661ns (60.677%)  route 12.742ns (39.323%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 43.897 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.329    43.744    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X61Y66         LUT6 (Prop_lut6_I2_O)        0.124    43.868 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    43.868    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X61Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.499    43.897    Cfu/CONV_1D/out
    SLICE_X61Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              0.870    44.767    
                         clock uncertainty           -0.080    44.687    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.031    44.718    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         44.718    
                         arrival time                         -43.868    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.367ns  (logic 19.661ns (60.743%)  route 12.706ns (39.257%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 43.896 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.294    43.709    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.833 r  Cfu/CONV_1D/ret[11]_i_1/O
                         net (fo=1, routed)           0.000    43.833    Cfu/CONV_1D/quanted_acc[11]
    SLICE_X59Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.498    43.896    Cfu/CONV_1D/out
    SLICE_X59Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[11]/C
                         clock pessimism              0.870    44.766    
                         clock uncertainty           -0.080    44.686    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)        0.029    44.715    Cfu/CONV_1D/ret_reg[11]
  -------------------------------------------------------------------
                         required time                         44.715    
                         arrival time                         -43.833    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.403ns  (logic 19.661ns (60.677%)  route 12.742ns (39.323%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 43.896 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.329    43.744    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.868 r  Cfu/CONV_1D/ret[13]_i_1/O
                         net (fo=1, routed)           0.000    43.868    Cfu/CONV_1D/quanted_acc[13]
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.498    43.896    Cfu/CONV_1D/out
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[13]/C
                         clock pessimism              0.870    44.766    
                         clock uncertainty           -0.080    44.686    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)        0.077    44.763    Cfu/CONV_1D/ret_reg[13]
  -------------------------------------------------------------------
                         required time                         44.763    
                         arrival time                         -43.868    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.400ns  (logic 19.661ns (60.683%)  route 12.739ns (39.317%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 43.896 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.326    43.741    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.865 r  Cfu/CONV_1D/ret[14]_i_1/O
                         net (fo=1, routed)           0.000    43.865    Cfu/CONV_1D/quanted_acc[14]
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.498    43.896    Cfu/CONV_1D/out
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/C
                         clock pessimism              0.870    44.766    
                         clock uncertainty           -0.080    44.686    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)        0.081    44.767    Cfu/CONV_1D/ret_reg[14]
  -------------------------------------------------------------------
                         required time                         44.767    
                         arrival time                         -43.865    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.333ns  (logic 19.642ns (60.749%)  route 12.691ns (39.251%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 43.897 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.802    41.572    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X60Y71         LUT4 (Prop_lut4_I2_O)        0.303    41.875 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.875    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.388 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.287    43.675    Cfu/CONV_1D/p_0_in_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124    43.799 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    43.799    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X59Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.499    43.897    Cfu/CONV_1D/out
    SLICE_X59Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.870    44.767    
                         clock uncertainty           -0.080    44.687    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)        0.031    44.718    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.718    
                         arrival time                         -43.799    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.332ns  (logic 19.642ns (60.750%)  route 12.690ns (39.250%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.564ns = ( 43.897 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.802    41.572    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X60Y71         LUT4 (Prop_lut4_I2_O)        0.303    41.875 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.875    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.388 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.286    43.674    Cfu/CONV_1D/p_0_in_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124    43.798 r  Cfu/CONV_1D/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    43.798    Cfu/CONV_1D/quanted_acc[7]
    SLICE_X59Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.499    43.897    Cfu/CONV_1D/out
    SLICE_X59Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.870    44.767    
                         clock uncertainty           -0.080    44.687    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)        0.032    44.719    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.719    
                         arrival time                         -43.798    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 19.661ns (60.724%)  route 12.716ns (39.276%))
  Logic Levels:           56  (CARRY4=39 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.563ns = ( 43.896 - 33.333 ) 
    Source Clock Delay      (SCD):    11.465ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.628    11.465    Cfu/CONV_1D/out
    SLICE_X61Y55         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    11.921 f  Cfu/CONV_1D/output_shift_reg[3]/Q
                         net (fo=67, routed)          0.713    12.634    Cfu/CONV_1D/QUANT/RDBP/Q[3]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124    12.758 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_87/O
                         net (fo=1, routed)           0.000    12.758    Cfu/CONV_1D/QUANT/RDBP/op1_i_87_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.308 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.308    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.422    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.536    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.073    14.723    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.124    14.847 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.480    15.328    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124    15.452 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.553    16.004    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.128 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.983    17.111    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X72Y60         LUT6 (Prop_lut6_I3_O)        0.124    17.235 r  Cfu/CONV_1D/QUANT/op1__3_i_14/O
                         net (fo=2, routed)           0.716    17.951    Cfu/CONV_1D/QUANT/op1__3_i_14_n_0
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    21.802 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    21.804    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.517 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    23.519    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.037 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.606    26.644    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124    26.768 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_19/O
                         net (fo=1, routed)           0.000    26.768    Cfu/CONV_1D/QUANT/ad_r0__0_i_19_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.301 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.301    Cfu/CONV_1D/QUANT/ad_r0__0_i_4_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.418    Cfu/CONV_1D/QUANT/ad_r0__0_i_3_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.535    Cfu/CONV_1D/QUANT/ad_r0__0_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.652 r  Cfu/CONV_1D/QUANT/ad_r0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.652    Cfu/CONV_1D/QUANT/ad_r0__0_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.769 r  Cfu/CONV_1D/QUANT/ad_r0_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.769    Cfu/CONV_1D/QUANT/ad_r0_i_5_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.886 r  Cfu/CONV_1D/QUANT/ad_r0_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.886    Cfu/CONV_1D/QUANT/ad_r0_i_4_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.003 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.003    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.326 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           0.781    29.106    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X63Y62         LUT4 (Prop_lut4_I2_O)        0.306    29.412 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.412    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    29.869 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.952    30.821    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X65Y58         LUT3 (Prop_lut3_I1_O)        0.329    31.150 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10/O
                         net (fo=1, routed)           0.000    31.150    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_10_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.700 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.700    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.814 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.814    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.928 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.928    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.042 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.042    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.156 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.156    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.270 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.270    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.384 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.384    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.697 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.595    33.292    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.306    33.598 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.598    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.130 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.130    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.244    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.358 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.358    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.472 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.472    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.586    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.920 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.724    35.644    Cfu/CONV_1D/QUANT/RDBP/threshold[21]
    SLICE_X66Y66         LUT3 (Prop_lut3_I0_O)        0.303    35.947 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    35.947    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.480 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.480    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.597 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.597    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.714 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.762    37.476    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.600 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.600    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.132 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.132    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.246 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.246    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.580 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    39.240    Cfu/CONV_1D/RDBP_ret[9]
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.303    39.543 r  Cfu/CONV_1D/ret[11]_i_6/O
                         net (fo=1, routed)           0.000    39.543    Cfu/CONV_1D/ret[11]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.093 r  Cfu/CONV_1D/ret_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.093    Cfu/CONV_1D/ret_reg[11]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.207 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.207    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.321 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.321    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.435 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.435    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.769 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.810    41.580    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X59Y71         LUT4 (Prop_lut4_I3_O)        0.303    41.883 r  Cfu/CONV_1D/ret[31]_i_28/O
                         net (fo=1, routed)           0.000    41.883    Cfu/CONV_1D/ret[31]_i_28_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.415 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.304    43.719    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124    43.843 r  Cfu/CONV_1D/ret[9]_i_1/O
                         net (fo=1, routed)           0.000    43.843    Cfu/CONV_1D/quanted_acc[9]
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    38.959    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    39.059 r  clk100_inst/O
                         net (fo=9, routed)           1.246    40.305    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.388 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.306    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.397 r  BUFG/O
                         net (fo=6323, routed)        1.498    43.896    Cfu/CONV_1D/out
    SLICE_X60Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/C
                         clock pessimism              0.870    44.766    
                         clock uncertainty           -0.080    44.686    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)        0.079    44.765    Cfu/CONV_1D/ret_reg[9]
  -------------------------------------------------------------------
                         required time                         44.765    
                         arrival time                         -43.843    
  -------------------------------------------------------------------
                         slack                                  0.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/QUANT/bd_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.235ns (59.223%)  route 0.162ns (40.777%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    3.890ns
    Clock Pessimism Removal (CPR):    0.737ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.687     3.890    Cfu/CONV_1D/QUANT/out
    DSP48_X2Y21          DSP48E1                                      r  Cfu/CONV_1D/QUANT/bd_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     4.016 r  Cfu/CONV_1D/QUANT/bd_r_reg/P[21]
                         net (fo=1, routed)           0.162     4.177    Cfu/CONV_1D/QUANT/bd_r_reg_n_84
    SLICE_X78Y49         LUT2 (Prop_lut2_I1_O)        0.045     4.222 r  Cfu/CONV_1D/QUANT/ac_plus_bd_r[55]_i_2/O
                         net (fo=1, routed)           0.000     4.222    Cfu/CONV_1D/QUANT/ac_plus_bd_r[55]_i_2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     4.286 r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.286    Cfu/CONV_1D/QUANT/bd_r_reg__1[55]
    SLICE_X78Y49         FDRE                                         r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.930     4.865    Cfu/CONV_1D/QUANT/out
    SLICE_X78Y49         FDRE                                         r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[55]/C
                         clock pessimism             -0.737     4.127    
    SLICE_X78Y49         FDRE (Hold_fdre_C_D)         0.134     4.261    Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[55]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.557     3.759    sys_clk
    SLICE_X71Y79         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     3.900 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     4.119    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X70Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.827     4.762    storage_1_reg_0_15_6_9/WCLK
    SLICE_X70Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.989     3.772    
    SLICE_X70Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.082    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/QUANT/bd_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.940%)  route 0.262ns (51.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.737ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.599     3.801    Cfu/CONV_1D/QUANT/out
    SLICE_X79Y51         FDRE                                         r  Cfu/CONV_1D/QUANT/bd_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.141     3.942 r  Cfu/CONV_1D/QUANT/bd_r_reg[5]/Q
                         net (fo=1, routed)           0.262     4.204    Cfu/CONV_1D/QUANT/bd_r_reg_n_0_[5]
    SLICE_X78Y41         LUT2 (Prop_lut2_I1_O)        0.045     4.249 r  Cfu/CONV_1D/QUANT/ac_plus_bd_r[23]_i_3/O
                         net (fo=1, routed)           0.000     4.249    Cfu/CONV_1D/QUANT/ac_plus_bd_r[23]_i_3_n_0
    SLICE_X78Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     4.314 r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.314    Cfu/CONV_1D/QUANT/bd_r_reg__1[22]
    SLICE_X78Y41         FDRE                                         r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.928     4.863    Cfu/CONV_1D/QUANT/out
    SLICE_X78Y41         FDRE                                         r  Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[22]/C
                         clock pessimism             -0.737     4.125    
    SLICE_X78Y41         FDRE (Hold_fdre_C_D)         0.134     4.259    Cfu/CONV_1D/QUANT/ac_plus_bd_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y24     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y15     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y23     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y17     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y21     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y19     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y30    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y30    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y31    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y31    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X30Y50    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X30Y50    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X14Y45    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X30Y50    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X30Y50    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.666ns
    Source Clock Delay      (SCD):    11.558ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.558    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDPE (Prop_fdpe_C_Q)         0.456    12.014 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    12.214    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     7.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     7.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     8.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.064 r  BUFG_4/O
                         net (fo=8, routed)           1.601    12.666    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.893    13.558    
                         clock uncertainty           -0.061    13.497    
    SLICE_X86Y67         FDPE (Setup_fdpe_C_D)       -0.047    13.450    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.718ns (32.668%)  route 1.480ns (67.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419    11.972 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.854    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.153 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.598    13.751    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    16.287    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.718ns (32.668%)  route 1.480ns (67.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419    11.972 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.854    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.153 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.598    13.751    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    16.287    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.718ns (32.668%)  route 1.480ns (67.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419    11.972 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.854    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.153 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.598    13.751    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    16.287    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.718ns (32.668%)  route 1.480ns (67.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419    11.972 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.854    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.153 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.598    13.751    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    16.287    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.842ns (38.728%)  route 1.332ns (61.272%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.660ns = ( 15.660 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419    11.972 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.854    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299    13.153 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.451    13.603    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.727 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.727    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.660    idelay_clk
    SLICE_X89Y72         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.869    16.528    
                         clock uncertainty           -0.061    16.467    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.029    16.496    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.580ns (29.000%)  route 1.420ns (71.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.456    12.009 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.420    13.429    soc_crg_reset_counter[0]
    SLICE_X89Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.553 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.553    soc_crg_reset_counter0[0]
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_D)        0.029    16.521    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.608ns (29.980%)  route 1.420ns (70.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.553ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.553    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.456    12.009 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.420    13.429    soc_crg_reset_counter[0]
    SLICE_X89Y71         LUT2 (Prop_lut2_I0_O)        0.152    13.581 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.581    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.892    16.553    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y71         FDSE (Setup_fdse_C_D)        0.075    16.567    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.652%)  route 0.864ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.558ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.558    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDPE (Prop_fdpe_C_Q)         0.419    11.977 r  FDPE_9/Q
                         net (fo=5, routed)           0.864    12.842    idelay_rst
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.869    16.530    
                         clock uncertainty           -0.061    16.469    
    SLICE_X89Y71         FDSE (Setup_fdse_C_S)       -0.604    15.865    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.419ns (32.652%)  route 0.864ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.662ns = ( 15.662 - 5.000 ) 
    Source Clock Delay      (SCD):    11.558ns
    Clock Pessimism Removal (CPR):    0.869ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.558    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDPE (Prop_fdpe_C_Q)         0.419    11.977 r  FDPE_9/Q
                         net (fo=5, routed)           0.864    12.842    idelay_rst
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204    10.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100    10.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246    11.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.064 r  BUFG_4/O
                         net (fo=8, routed)           1.597    15.662    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.869    16.530    
                         clock uncertainty           -0.061    16.469    
    SLICE_X89Y71         FDSE (Setup_fdse_C_S)       -0.604    15.865    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.801    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDPE (Prop_fdpe_C_Q)         0.141     3.942 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     4.007    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.804    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.002     3.801    
    SLICE_X86Y67         FDPE (Hold_fdpe_C_D)         0.075     3.876    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.141     3.938 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.170     4.108    soc_crg_reset_counter[0]
    SLICE_X89Y71         LUT4 (Prop_lut4_I1_O)        0.043     4.151 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.151    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.107     3.904    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.141     3.938 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.170     4.108    soc_crg_reset_counter[0]
    SLICE_X89Y71         LUT3 (Prop_lut3_I1_O)        0.045     4.153 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.153    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.092     3.889    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y72         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     3.938 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.170     4.109    soc_crg_ic_reset
    SLICE_X89Y72         LUT3 (Prop_lut3_I1_O)        0.045     4.154 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.154    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.799    idelay_clk
    SLICE_X89Y72         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -1.001     3.797    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.091     3.888    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.226ns (42.514%)  route 0.306ns (57.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     3.925 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.306     4.231    soc_crg_reset_counter[1]
    SLICE_X89Y71         LUT2 (Prop_lut2_I1_O)        0.098     4.329 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.329    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.107     3.904    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.226ns (43.017%)  route 0.299ns (56.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     3.925 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     4.025    soc_crg_reset_counter[3]
    SLICE_X89Y71         LUT4 (Prop_lut4_I3_O)        0.098     4.123 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.199     4.323    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_CE)       -0.039     3.758    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.226ns (43.017%)  route 0.299ns (56.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     3.925 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     4.025    soc_crg_reset_counter[3]
    SLICE_X89Y71         LUT4 (Prop_lut4_I3_O)        0.098     4.123 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.199     4.323    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_CE)       -0.039     3.758    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.226ns (43.017%)  route 0.299ns (56.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     3.925 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     4.025    soc_crg_reset_counter[3]
    SLICE_X89Y71         LUT4 (Prop_lut4_I3_O)        0.098     4.123 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.199     4.323    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_CE)       -0.039     3.758    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.226ns (43.017%)  route 0.299ns (56.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    1.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.797    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     3.925 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     4.025    soc_crg_reset_counter[3]
    SLICE_X89Y71         LUT4 (Prop_lut4_I3_O)        0.098     4.123 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.199     4.323    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.002     3.797    
    SLICE_X89Y71         FDSE (Hold_fdse_C_CE)       -0.039     3.758    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.606%)  route 0.414ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.801    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDPE (Prop_fdpe_C_Q)         0.128     3.929 r  FDPE_9/Q
                         net (fo=5, routed)           0.414     4.343    idelay_rst
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.800    idelay_clk
    SLICE_X89Y71         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.988     3.811    
    SLICE_X89Y71         FDSE (Hold_fdse_C_S)        -0.072     3.739    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y67     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y67     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y67     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.392ns  (logic 0.580ns (41.681%)  route 0.812ns (58.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns
    Source Clock Delay      (SCD):    11.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.699    11.536    sys_clk
    SLICE_X73Y71         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    11.992 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.812    12.804    soc_basesoc_reset_re
    SLICE_X72Y69         LUT3 (Prop_lut3_I1_O)        0.124    12.928 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.928    soc_crg_reset
    SLICE_X72Y69         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658     7.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.577%)  route 0.241ns (56.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.583     3.785    sys_clk
    SLICE_X73Y71         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.926 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.241     4.167    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X72Y69         LUT3 (Prop_lut3_I0_O)        0.045     4.212 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.212    soc_crg_reset
    SLICE_X72Y69         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 0.124ns (3.021%)  route 3.981ns (96.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.439     3.439    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     4.105    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y65         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG/O
                         net (fo=6323, routed)        1.603    10.668    sys_clk
    SLICE_X86Y65         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 0.124ns (3.021%)  route 3.981ns (96.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.439     3.439    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FDPE_i_1/O
                         net (fo=4, routed)           0.542     4.105    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y65         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG/O
                         net (fo=6323, routed)        1.603    10.668    sys_clk
    SLICE_X86Y65         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.045ns (2.591%)  route 1.692ns (97.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.737    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y65         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.871     4.806    sys_clk
    SLICE_X86Y65         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.045ns (2.591%)  route 1.692ns (97.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.187     1.737    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y65         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.871     4.806    sys_clk
    SLICE_X86Y65         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.572ns
    Source Clock Delay      (SCD):    11.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.629    11.466    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456    11.922 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.112    soc_builder_regs0
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG/O
                         net (fo=6323, routed)        1.507    10.572    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.565     3.767    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     3.908 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.964    soc_builder_regs0
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.837     4.772    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.124ns (2.920%)  route 4.123ns (97.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.439     3.439    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FDPE_i_1/O
                         net (fo=4, routed)           0.684     4.247    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG_4/O
                         net (fo=8, routed)           1.601    10.666    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.124ns (2.920%)  route 4.123ns (97.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.439     3.439    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FDPE_i_1/O
                         net (fo=4, routed)           0.684     4.247    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG_4/O
                         net (fo=8, routed)           1.601    10.666    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.045ns (2.506%)  route 1.751ns (97.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.246     1.796    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.804    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.045ns (2.506%)  route 1.751ns (97.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.505     1.505    PLLE2_ADV_n_8
    SLICE_X86Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.550 f  FDPE_i_1/O
                         net (fo=4, routed)           0.246     1.796    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.804    idelay_clk
    SLICE_X86Y67         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464    11.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124    11.190 f  clk100_inst/O
                         net (fo=9, routed)           1.450    12.641    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.729 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.743    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.514 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.519    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 3.979ns (43.073%)  route 5.258ns (56.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.614    11.451    sys_clk
    SLICE_X71Y77         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDSE (Prop_fdse_C_Q)         0.456    11.907 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.258    17.165    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.688 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.688    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.205ns  (logic 4.384ns (47.631%)  route 4.820ns (52.369%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.614    11.451    sys_clk
    SLICE_X71Y72         FDRE                                         r  soc_storage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456    11.907 r  soc_storage_reg[2]/Q
                         net (fo=2, routed)           0.799    12.706    soc_storage[2]
    SLICE_X69Y72         LUT3 (Prop_lut3_I0_O)        0.152    12.858 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.021    16.880    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    20.656 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    20.656    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 4.157ns (46.098%)  route 4.861ns (53.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.614    11.451    sys_clk
    SLICE_X71Y72         FDRE                                         r  soc_storage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456    11.907 r  soc_storage_reg[3]/Q
                         net (fo=2, routed)           0.813    12.721    soc_storage[3]
    SLICE_X69Y72         LUT3 (Prop_lut3_I0_O)        0.124    12.845 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.047    16.892    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.469 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.469    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.402ns (49.156%)  route 4.553ns (50.844%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.613    11.450    sys_clk
    SLICE_X70Y73         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y73         FDRE (Prop_fdre_C_Q)         0.518    11.968 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.304    13.272    soc_mode
    SLICE_X70Y73         LUT3 (Prop_lut3_I2_O)        0.150    13.422 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.249    16.671    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.734    20.405 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    20.405    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 4.091ns (47.978%)  route 4.435ns (52.022%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.614    11.451    sys_clk
    SLICE_X69Y72         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.456    11.907 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           1.300    13.208    soc_chaser[1]
    SLICE_X69Y72         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.135    16.467    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.977 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.977    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 3.921ns (54.718%)  route 3.245ns (45.282%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.722    11.559    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456    12.015 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.244    15.259    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.361 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    16.362    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.725 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    18.725    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 3.921ns (55.880%)  route 3.096ns (44.120%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.722    11.559    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456    12.015 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.095    15.110    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.212 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    16.213    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.576 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    18.576    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 3.921ns (57.120%)  route 2.944ns (42.880%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.722    11.559    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456    12.015 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.943    14.958    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.060 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    16.061    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.424 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    18.424    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.921ns (59.669%)  route 2.650ns (40.331%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.722    11.559    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456    12.015 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.649    14.665    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.767 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    15.768    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.131 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    18.131    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.921ns (61.085%)  route 2.498ns (38.915%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG/O
                         net (fo=6323, routed)        1.722    11.559    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.456    12.015 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.497    14.512    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.614 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    15.615    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.978 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    17.978    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.721ns (65.874%)  route 0.373ns (34.126%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.372     4.316    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.666 f  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     4.667    IOBUF_9/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     4.896 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     4.896    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.716ns (62.378%)  route 0.432ns (37.622%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.431     4.374    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.724 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.725    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.950 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.950    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.731ns (61.006%)  route 0.467ns (38.994%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.466     4.409    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.759 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.760    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.000 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.000    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.731ns (61.016%)  route 0.467ns (38.984%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.466     4.409    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.759 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.760    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.000 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.000    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.205ns  (logic 0.715ns (59.318%)  route 0.490ns (40.682%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.489     4.433    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.783 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.784    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     5.008 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     5.008    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.741ns (57.453%)  route 0.549ns (42.547%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.548     4.491    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.841 f  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     4.842    IOBUF_8/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     5.092 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     5.092    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.696ns (52.462%)  route 0.630ns (47.538%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.629     4.572    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.922 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.923    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     5.128 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.128    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.730ns (54.575%)  route 0.607ns (45.425%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.606     4.549    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.899 f  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     4.900    IOBUF_11/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     5.139 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     5.139    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.338ns  (logic 0.708ns (52.885%)  route 0.630ns (47.115%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.629     4.572    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.922 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.923    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     5.140 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.140    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.466ns  (logic 0.735ns (50.153%)  route 0.731ns (49.847%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG/O
                         net (fo=6323, routed)        0.600     3.802    sys_clk
    SLICE_X89Y66         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDRE (Prop_fdre_C_Q)         0.141     3.943 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.730     4.673    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.023 f  OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     5.024    IOBUF_14/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     5.268 r  IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     5.268    ddram_dq[14]
    U3                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464    26.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124    26.190 f  clk100_inst/O
                         net (fo=9, routed)           1.450    27.641    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.729 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.741    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.837 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.852    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.395 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.395    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.957    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.201 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.201    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.573    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.125 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.126    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.489 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.489    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.572    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.124 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.125    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.488 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.488    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.572    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.124 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.125    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.488 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.488    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.571    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.123 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.124    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.487 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.487    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.571    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.123 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.124    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.487 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.487    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.570    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.122 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.123    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.486 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.486    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.570    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.122 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.123    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.486 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.486    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.570    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.122 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.123    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.486 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.486    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.567    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.119 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.120    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.483 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.483    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     6.066    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.190 r  clk100_inst/O
                         net (fo=9, routed)           1.450     7.641    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.729 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.741    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.837 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.566    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.118 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.119    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.482 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.482    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.798    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.990 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.991    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.177 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.177    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.798    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.990 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.991    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.188 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.188    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.799    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.991 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.992    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.188 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.188    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.799    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.991 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.992    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.189 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.189    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.798    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.990 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.991    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.189 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.189    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.798    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.990 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.991    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.192 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.192    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.798    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.990 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.991    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.196 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.196    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.800    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.992 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.993    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.199 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.199    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.792    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.984 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.985    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.209 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.209    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.792    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.984 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.985    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.210 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.210    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     8.150    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     8.274 r  clk100_inst/O
                         net (fo=9, routed)           1.450     9.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.812 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.824    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.920 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.654    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.206 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.207    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.570 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.570    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     8.150    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     8.274 r  clk100_inst/O
                         net (fo=9, routed)           1.450     9.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.812 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.824    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.920 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.654    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.206 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.207    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.569 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.569    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     8.150    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     8.274 r  clk100_inst/O
                         net (fo=9, routed)           1.450     9.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.812 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.824    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.920 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.647    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.199 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.200    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.563 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.563    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     8.150    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     8.274 r  clk100_inst/O
                         net (fo=9, routed)           1.450     9.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.812 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.824    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.920 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.647    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.199 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.200    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.562 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.562    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     3.859    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     3.904 r  clk100_inst/O
                         net (fo=9, routed)           0.643     4.547    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.597 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.260    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.286 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.881    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.073 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.074    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.279 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.279    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     3.859    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     3.904 r  clk100_inst/O
                         net (fo=9, routed)           0.643     4.547    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.597 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.260    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.286 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.881    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.073 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.074    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.291 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.291    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     3.859    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     3.904 r  clk100_inst/O
                         net (fo=9, routed)           0.643     4.547    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.597 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.260    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.286 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.878    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.070 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.071    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.311 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.311    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     3.859    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     3.904 r  clk100_inst/O
                         net (fo=9, routed)           0.643     4.547    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.597 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.260    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.286 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.878    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.070 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.071    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.311 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.311    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.464     8.566    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     8.690 f  clk100_inst/O
                         net (fo=9, routed)           1.450    10.141    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.229 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.241    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.337 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.745    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.776    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  clk100_inst/O
                         net (fo=9, routed)           0.643     2.464    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.514 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.177    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.203 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.707    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.631ns (33.773%)  route 3.199ns (66.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           3.199     4.706    cpu_reset_IBUF
    SLICE_X72Y69         LUT3 (Prop_lut3_I2_O)        0.124     4.830 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.830    soc_crg_reset
    SLICE_X72Y69         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.658     7.384    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.320ns (18.773%)  route 1.384ns (81.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.384     1.659    cpu_reset_IBUF
    SLICE_X72Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.704    soc_crg_reset
    SLICE_X72Y69         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.942     3.344    soc_crg_clkin
    SLICE_X72Y69         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.526ns (23.799%)  route 4.887ns (76.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.887     6.414    serial_rx_IBUF
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     5.626    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     5.726 r  clk100_inst/O
                         net (fo=9, routed)           1.246     6.972    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.055 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.973    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.064 r  BUFG/O
                         net (fo=6323, routed)        1.507    10.572    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.294ns (11.995%)  route 2.155ns (88.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.449    serial_rx_IBUF
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     2.347    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.403 r  clk100_inst/O
                         net (fo=9, routed)           0.734     3.137    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.190 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.906    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.935 r  BUFG/O
                         net (fo=6323, routed)        0.837     4.772    sys_clk
    SLICE_X65Y90         FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.641ns = ( 14.808 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.808    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.647ns = ( 14.814 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.814    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.647ns = ( 14.814 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.814    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.648ns = ( 14.815 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.815    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.641ns = ( 14.808 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.808    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.638ns = ( 14.805 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.805    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 14.807 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.807    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.640ns = ( 14.807 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.807    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.653ns = ( 14.820 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.820    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.651ns = ( 14.818 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.204     9.793    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.893 f  clk100_inst/O
                         net (fo=9, routed)           1.246    11.139    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.222 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.140    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.231 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.818    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.972    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 8.973 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.973    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 8.973 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.973    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.972    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.972    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.972    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.972    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 8.974 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.974    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.964 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.964    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.964 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.181     6.513    clk100_IBUF_BUFG
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.056     6.569 f  clk100_inst/O
                         net (fo=9, routed)           0.734     7.303    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.356 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.073    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.102 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.964    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





