vendor_name = ModelSim
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/simulation/modelsim/hyperRAMcontroller.vt
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/top_module.sv
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/test_data_generator.sv
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/ramFifo.v
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/RamControlSeqFifo.v
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/HyperRamFifo.v
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/hyperRamDriver.sv
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/hyperRAMcontroller.sv
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/enet_pll.v
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/hyperRamPll.qip
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/hyperRamPll.v
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/src/tests/hyperRAMcontroller_tests.sv
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/ramRead.qip
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/ramRead.v
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/hyperrampll_altpll.v
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dcfifo_b0l1.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/a_gray2bin_mgb.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/a_graycounter_l57.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/a_graycounter_hjc.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/altsyncram_hv61.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dffpipe_fd9.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/alt_synch_pipe_1ol.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dffpipe_id9.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/alt_synch_pipe_2ol.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dffpipe_jd9.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/cmpr_766.tdf
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/altsyncram_9lj1.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dcfifo_jpi1.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/a_graycounter_077.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/a_graycounter_skc.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/altsyncram_5v61.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/alt_synch_pipe_apl.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dffpipe_re9.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/alt_synch_pipe_bpl.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/dffpipe_se9.tdf
source_file = 1, D:/__PROJECTS/001_Granulit/2._QUARTUS/eth_quartus/db/cmpr_i76.tdf
design_name = hyperRAMcontroller
instance = comp, \clockChip~output , clockChip~output, hyperRAMcontroller, 1
instance = comp, \clockChipN~output , clockChipN~output, hyperRAMcontroller, 1
instance = comp, \resetnChip~output , resetnChip~output, hyperRAMcontroller, 1
instance = comp, \csChip~output , csChip~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[0]~output , numInQueuryInfo[0]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[1]~output , numInQueuryInfo[1]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[2]~output , numInQueuryInfo[2]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[3]~output , numInQueuryInfo[3]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[4]~output , numInQueuryInfo[4]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[5]~output , numInQueuryInfo[5]~output, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[6]~output , numInQueuryInfo[6]~output, hyperRAMcontroller, 1
instance = comp, \transferingStatusInfo~output , transferingStatusInfo~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[0]~output , adrReadInfo[0]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[1]~output , adrReadInfo[1]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[2]~output , adrReadInfo[2]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[3]~output , adrReadInfo[3]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[4]~output , adrReadInfo[4]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[5]~output , adrReadInfo[5]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[6]~output , adrReadInfo[6]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[7]~output , adrReadInfo[7]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[8]~output , adrReadInfo[8]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[9]~output , adrReadInfo[9]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[10]~output , adrReadInfo[10]~output, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[11]~output , adrReadInfo[11]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[0]~output , dataOutRamRead[0]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[1]~output , dataOutRamRead[1]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[2]~output , dataOutRamRead[2]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[3]~output , dataOutRamRead[3]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[4]~output , dataOutRamRead[4]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[5]~output , dataOutRamRead[5]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[6]~output , dataOutRamRead[6]~output, hyperRAMcontroller, 1
instance = comp, \dataOutRamRead[7]~output , dataOutRamRead[7]~output, hyperRAMcontroller, 1
instance = comp, \clock200~output , clock200~output, hyperRAMcontroller, 1
instance = comp, \clock200Shifted~output , clock200Shifted~output, hyperRAMcontroller, 1
instance = comp, \clock400~output , clock400~output, hyperRAMcontroller, 1
instance = comp, \dataChip[0]~output , dataChip[0]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[1]~output , dataChip[1]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[2]~output , dataChip[2]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[3]~output , dataChip[3]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[4]~output , dataChip[4]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[5]~output , dataChip[5]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[6]~output , dataChip[6]~output, hyperRAMcontroller, 1
instance = comp, \dataChip[7]~output , dataChip[7]~output, hyperRAMcontroller, 1
instance = comp, \rwdsChip~output , rwdsChip~output, hyperRAMcontroller, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, hyperRAMcontroller, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, hyperRAMcontroller, 1
instance = comp, \clk_50~input , clk_50~input, hyperRAMcontroller, 1
instance = comp, \hyperRamPll|altpll_component|auto_generated|pll1 , hyperRamPll|altpll_component|auto_generated|pll1, hyperRAMcontroller, 1
instance = comp, \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[0]~11 , hyperRamDriver|fastCountNegedge[0]~11, hyperRAMcontroller, 1
instance = comp, \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[0]~13 , hyperRamDriver|csCounter[0]~13, hyperRAMcontroller, 1
instance = comp, \clk_50~inputclkctrl , clk_50~inputclkctrl, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[1]~13 , hyperRamDriver|fastCountNegedge[1]~13, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[1] , hyperRamDriver|fastCountNegedge[1], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[2]~15 , hyperRamDriver|fastCountNegedge[2]~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[2] , hyperRamDriver|fastCountNegedge[2], hyperRAMcontroller, 1
instance = comp, \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[3]~17 , hyperRamDriver|fastCountNegedge[3]~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[3] , hyperRamDriver|fastCountNegedge[3], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[4]~19 , hyperRamDriver|fastCountNegedge[4]~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[4] , hyperRamDriver|fastCountNegedge[4], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[5]~21 , hyperRamDriver|fastCountNegedge[5]~21, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[5] , hyperRamDriver|fastCountNegedge[5], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[6]~23 , hyperRamDriver|fastCountNegedge[6]~23, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[6] , hyperRamDriver|fastCountNegedge[6], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[7]~25 , hyperRamDriver|fastCountNegedge[7]~25, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[7] , hyperRamDriver|fastCountNegedge[7], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[8]~27 , hyperRamDriver|fastCountNegedge[8]~27, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[8] , hyperRamDriver|fastCountNegedge[8], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[9]~29 , hyperRamDriver|fastCountNegedge[9]~29, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[9] , hyperRamDriver|fastCountNegedge[9], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[10]~31 , hyperRamDriver|fastCountNegedge[10]~31, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[10] , hyperRamDriver|fastCountNegedge[10], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Equal0~0 , hyperRamDriver|Equal0~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|rwds~0 , hyperRamDriver|rwds~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Equal0~1 , hyperRamDriver|Equal0~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamCk , hyperRamDriver|toRamCk, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamCk~clkctrl , hyperRamDriver|toRamCk~clkctrl, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[0]~11 , hyperRamDriver|ckRamCounter[0]~11, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[0] , hyperRamDriver|ckRamCounter[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[1]~13 , hyperRamDriver|ckRamCounter[1]~13, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[1] , hyperRamDriver|ckRamCounter[1], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[2]~15 , hyperRamDriver|ckRamCounter[2]~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[2] , hyperRamDriver|ckRamCounter[2], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[3]~17 , hyperRamDriver|ckRamCounter[3]~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[3] , hyperRamDriver|ckRamCounter[3], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[4]~19 , hyperRamDriver|ckRamCounter[4]~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[4] , hyperRamDriver|ckRamCounter[4], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[5]~21 , hyperRamDriver|ckRamCounter[5]~21, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[5] , hyperRamDriver|ckRamCounter[5], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[6]~23 , hyperRamDriver|ckRamCounter[6]~23, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[6] , hyperRamDriver|ckRamCounter[6], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[7]~25 , hyperRamDriver|ckRamCounter[7]~25, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[7] , hyperRamDriver|ckRamCounter[7], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[8]~27 , hyperRamDriver|ckRamCounter[8]~27, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[8] , hyperRamDriver|ckRamCounter[8], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[9]~29 , hyperRamDriver|ckRamCounter[9]~29, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[9] , hyperRamDriver|ckRamCounter[9], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[10]~31 , hyperRamDriver|ckRamCounter[10]~31, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|ckRamCounter[10] , hyperRamDriver|ckRamCounter[10], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan4~1 , hyperRamDriver|LessThan4~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan4~0 , hyperRamDriver|LessThan4~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|setupDone~1 , hyperRamDriver|setupDone~1, hyperRAMcontroller, 1
instance = comp, \clockQueury~input , clockQueury~input, hyperRAMcontroller, 1
instance = comp, \WreqFifoQuaury~0 , WreqFifoQuaury~0, hyperRAMcontroller, 1
instance = comp, \WreqFifoQuaury~feeder , WreqFifoQuaury~feeder, hyperRAMcontroller, 1
instance = comp, \clockQueuryTemp~clkctrl , clockQueuryTemp~clkctrl, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[6] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[6], hyperRAMcontroller, 1
instance = comp, \Selector7~0 , Selector7~0, hyperRAMcontroller, 1
instance = comp, \enableRamDriver~clkctrl , enableRamDriver~clkctrl, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[4] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[5] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7] , RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0 , RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0, hyperRAMcontroller, 1
instance = comp, \rwFlagQueury~input , rwFlagQueury~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[0]~feeder , dataInputQueuryInput[0]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[0] , dataInputQueuryInput[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, hyperRAMcontroller, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, hyperRAMcontroller, 1
instance = comp, \adrQueury[0]~input , adrQueury[0]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[1]~feeder , dataInputQueuryInput[1]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[1] , dataInputQueuryInput[1], hyperRAMcontroller, 1
instance = comp, \adrQueury[1]~input , adrQueury[1]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[2]~feeder , dataInputQueuryInput[2]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[2] , dataInputQueuryInput[2], hyperRAMcontroller, 1
instance = comp, \adrQueury[2]~input , adrQueury[2]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[3]~feeder , dataInputQueuryInput[3]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[3] , dataInputQueuryInput[3], hyperRAMcontroller, 1
instance = comp, \adrQueury[3]~input , adrQueury[3]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[4]~feeder , dataInputQueuryInput[4]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[4] , dataInputQueuryInput[4], hyperRAMcontroller, 1
instance = comp, \adrQueury[4]~input , adrQueury[4]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[5] , dataInputQueuryInput[5], hyperRAMcontroller, 1
instance = comp, \adrQueury[5]~input , adrQueury[5]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[6]~feeder , dataInputQueuryInput[6]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[6] , dataInputQueuryInput[6], hyperRAMcontroller, 1
instance = comp, \adrQueury[6]~input , adrQueury[6]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[7]~feeder , dataInputQueuryInput[7]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[7] , dataInputQueuryInput[7], hyperRAMcontroller, 1
instance = comp, \adrQueury[7]~input , adrQueury[7]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[8] , dataInputQueuryInput[8], hyperRAMcontroller, 1
instance = comp, \adrQueury[8]~input , adrQueury[8]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[9]~feeder , dataInputQueuryInput[9]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[9] , dataInputQueuryInput[9], hyperRAMcontroller, 1
instance = comp, \adrQueury[9]~input , adrQueury[9]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[10]~feeder , dataInputQueuryInput[10]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[10] , dataInputQueuryInput[10], hyperRAMcontroller, 1
instance = comp, \adrQueury[10]~input , adrQueury[10]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[11]~feeder , dataInputQueuryInput[11]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[11] , dataInputQueuryInput[11], hyperRAMcontroller, 1
instance = comp, \adrQueury[11]~input , adrQueury[11]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[12]~feeder , dataInputQueuryInput[12]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[12] , dataInputQueuryInput[12], hyperRAMcontroller, 1
instance = comp, \adrQueury[12]~input , adrQueury[12]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[13]~feeder , dataInputQueuryInput[13]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[13] , dataInputQueuryInput[13], hyperRAMcontroller, 1
instance = comp, \adrQueury[13]~input , adrQueury[13]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[14]~feeder , dataInputQueuryInput[14]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[14] , dataInputQueuryInput[14], hyperRAMcontroller, 1
instance = comp, \adrQueury[14]~input , adrQueury[14]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[15]~feeder , dataInputQueuryInput[15]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[15] , dataInputQueuryInput[15], hyperRAMcontroller, 1
instance = comp, \adrQueury[15]~input , adrQueury[15]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[16]~feeder , dataInputQueuryInput[16]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[16] , dataInputQueuryInput[16], hyperRAMcontroller, 1
instance = comp, \adrQueury[16]~input , adrQueury[16]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[17]~feeder , dataInputQueuryInput[17]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[17] , dataInputQueuryInput[17], hyperRAMcontroller, 1
instance = comp, \adrQueury[17]~input , adrQueury[17]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[18] , dataInputQueuryInput[18], hyperRAMcontroller, 1
instance = comp, \adrQueury[18]~input , adrQueury[18]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[19]~feeder , dataInputQueuryInput[19]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[19] , dataInputQueuryInput[19], hyperRAMcontroller, 1
instance = comp, \adrQueury[19]~input , adrQueury[19]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[20] , dataInputQueuryInput[20], hyperRAMcontroller, 1
instance = comp, \adrQueury[20]~input , adrQueury[20]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[21] , dataInputQueuryInput[21], hyperRAMcontroller, 1
instance = comp, \adrQueury[21]~input , adrQueury[21]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[22]~feeder , dataInputQueuryInput[22]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[22] , dataInputQueuryInput[22], hyperRAMcontroller, 1
instance = comp, \adrQueury[22]~input , adrQueury[22]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[23]~feeder , dataInputQueuryInput[23]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[23] , dataInputQueuryInput[23], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[0]~input , transactionLenQueury[0]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[24] , dataInputQueuryInput[24], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[1]~input , transactionLenQueury[1]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[25]~feeder , dataInputQueuryInput[25]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[25] , dataInputQueuryInput[25], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[2]~input , transactionLenQueury[2]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[26] , dataInputQueuryInput[26], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[3]~input , transactionLenQueury[3]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[27]~feeder , dataInputQueuryInput[27]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[27] , dataInputQueuryInput[27], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[4]~input , transactionLenQueury[4]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[28]~feeder , dataInputQueuryInput[28]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[28] , dataInputQueuryInput[28], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[5]~input , transactionLenQueury[5]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[29] , dataInputQueuryInput[29], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[6]~input , transactionLenQueury[6]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[30]~feeder , dataInputQueuryInput[30]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[30] , dataInputQueuryInput[30], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[7]~input , transactionLenQueury[7]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[31]~feeder , dataInputQueuryInput[31]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[31] , dataInputQueuryInput[31], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[8]~input , transactionLenQueury[8]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[32] , dataInputQueuryInput[32], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[9]~input , transactionLenQueury[9]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[33] , dataInputQueuryInput[33], hyperRAMcontroller, 1
instance = comp, \transactionLenQueury[10]~input , transactionLenQueury[10]~input, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[34]~feeder , dataInputQueuryInput[34]~feeder, hyperRAMcontroller, 1
instance = comp, \dataInputQueuryInput[34] , dataInputQueuryInput[34], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[10]~feeder , dataLenRamDriver[10]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[10] , dataLenRamDriver[10], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[9]~feeder , dataLenRamDriver[9]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[9] , dataLenRamDriver[9], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[8] , dataLenRamDriver[8], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[7]~feeder , dataLenRamDriver[7]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[7] , dataLenRamDriver[7], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[6]~feeder , dataLenRamDriver[6]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[6] , dataLenRamDriver[6], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[5]~feeder , dataLenRamDriver[5]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[5] , dataLenRamDriver[5], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[4]~feeder , dataLenRamDriver[4]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[4] , dataLenRamDriver[4], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[3]~feeder , dataLenRamDriver[3]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[3] , dataLenRamDriver[3], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[2]~feeder , dataLenRamDriver[2]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[2] , dataLenRamDriver[2], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[1]~feeder , dataLenRamDriver[1]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[1] , dataLenRamDriver[1], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[2]~9 , hyperRamDriver|totalTime[2]~9, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[3]~11 , hyperRamDriver|totalTime[3]~11, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[4]~13 , hyperRamDriver|totalTime[4]~13, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[5]~15 , hyperRamDriver|totalTime[5]~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[6]~17 , hyperRamDriver|totalTime[6]~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[7]~19 , hyperRamDriver|totalTime[7]~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[8]~21 , hyperRamDriver|totalTime[8]~21, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[9]~23 , hyperRamDriver|totalTime[9]~23, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[10]~25 , hyperRamDriver|totalTime[10]~25, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[10] , hyperRamDriver|totalTime[10], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[9] , hyperRamDriver|totalTime[9], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[8] , hyperRamDriver|totalTime[8], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[7] , hyperRamDriver|totalTime[7], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[6] , hyperRamDriver|totalTime[6], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[5] , hyperRamDriver|totalTime[5], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[4] , hyperRamDriver|totalTime[4], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[3] , hyperRamDriver|totalTime[3], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[2] , hyperRamDriver|totalTime[2], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[1]~27 , hyperRamDriver|totalTime[1]~27, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[1] , hyperRamDriver|totalTime[1], hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[0]~feeder , dataLenRamDriver[0]~feeder, hyperRAMcontroller, 1
instance = comp, \dataLenRamDriver[0] , dataLenRamDriver[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[0]~feeder , hyperRamDriver|totalTime[0]~feeder, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|totalTime[0] , hyperRamDriver|totalTime[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~0 , hyperRamDriver|Add2~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~2 , hyperRamDriver|Add2~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~4 , hyperRamDriver|Add2~4, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~6 , hyperRamDriver|Add2~6, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~8 , hyperRamDriver|Add2~8, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~10 , hyperRamDriver|Add2~10, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~12 , hyperRamDriver|Add2~12, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~14 , hyperRamDriver|Add2~14, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~16 , hyperRamDriver|Add2~16, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~18 , hyperRamDriver|Add2~18, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~20 , hyperRamDriver|Add2~20, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Add2~22 , hyperRamDriver|Add2~22, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~1 , hyperRamDriver|LessThan2~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~3 , hyperRamDriver|LessThan2~3, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~5 , hyperRamDriver|LessThan2~5, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~7 , hyperRamDriver|LessThan2~7, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~9 , hyperRamDriver|LessThan2~9, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~11 , hyperRamDriver|LessThan2~11, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~13 , hyperRamDriver|LessThan2~13, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~15 , hyperRamDriver|LessThan2~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~17 , hyperRamDriver|LessThan2~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~19 , hyperRamDriver|LessThan2~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan2~20 , hyperRamDriver|LessThan2~20, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~1 , hyperRamDriver|LessThan1~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~3 , hyperRamDriver|LessThan1~3, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~5 , hyperRamDriver|LessThan1~5, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~7 , hyperRamDriver|LessThan1~7, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~9 , hyperRamDriver|LessThan1~9, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~11 , hyperRamDriver|LessThan1~11, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~13 , hyperRamDriver|LessThan1~13, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~15 , hyperRamDriver|LessThan1~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~17 , hyperRamDriver|LessThan1~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~19 , hyperRamDriver|LessThan1~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan1~20 , hyperRamDriver|LessThan1~20, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamCs~0 , hyperRamDriver|toRamCs~0, hyperRAMcontroller, 1
instance = comp, \Selector8~0 , Selector8~0, hyperRAMcontroller, 1
instance = comp, \clockReadFifoQueury~feeder , clockReadFifoQueury~feeder, hyperRAMcontroller, 1
instance = comp, \clockReadFifoQueury~clkctrl , clockReadFifoQueury~clkctrl, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7] , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0 , RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0, hyperRAMcontroller, 1
instance = comp, \rwModeRamDriver~0 , rwModeRamDriver~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|setupDone~0 , hyperRamDriver|setupDone~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|setupDone~2 , hyperRamDriver|setupDone~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan5~2 , hyperRamDriver|LessThan5~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataTransfering~0 , hyperRamDriver|dataTransfering~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan4~2 , hyperRamDriver|LessThan4~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan4~3 , hyperRamDriver|LessThan4~3, hyperRAMcontroller, 1
instance = comp, \always5~0 , always5~0, hyperRAMcontroller, 1
instance = comp, \Selector6~0 , Selector6~0, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000110 , fsmStateTransfer.00000110, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamCs~2 , hyperRamDriver|toRamCs~2, hyperRAMcontroller, 1
instance = comp, \Selector5~1 , Selector5~1, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000000~2 , fsmStateTransfer.00000000~2, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000000 , fsmStateTransfer.00000000, hyperRAMcontroller, 1
instance = comp, \Selector5~0 , Selector5~0, hyperRAMcontroller, 1
instance = comp, \Selector5~2 , Selector5~2, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000101 , fsmStateTransfer.00000101, hyperRAMcontroller, 1
instance = comp, \WideOr0~0 , WideOr0~0, hyperRAMcontroller, 1
instance = comp, \WideOr0~1 , WideOr0~1, hyperRAMcontroller, 1
instance = comp, \Selector1~0 , Selector1~0, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000001 , fsmStateTransfer.00000001, hyperRAMcontroller, 1
instance = comp, \Selector2~0 , Selector2~0, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000010 , fsmStateTransfer.00000010, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000011 , fsmStateTransfer.00000011, hyperRAMcontroller, 1
instance = comp, \Selector4~0 , Selector4~0, hyperRAMcontroller, 1
instance = comp, \fsmStateTransfer.00000100 , fsmStateTransfer.00000100, hyperRAMcontroller, 1
instance = comp, \enableRamDriver~0 , enableRamDriver~0, hyperRAMcontroller, 1
instance = comp, \enableRamDriver~feeder , enableRamDriver~feeder, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[0] , hyperRamDriver|csCounter[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[1]~15 , hyperRamDriver|csCounter[1]~15, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[1] , hyperRamDriver|csCounter[1], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[2]~17 , hyperRamDriver|csCounter[2]~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[2] , hyperRamDriver|csCounter[2], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[3]~19 , hyperRamDriver|csCounter[3]~19, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[3] , hyperRamDriver|csCounter[3], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[4]~21 , hyperRamDriver|csCounter[4]~21, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[4] , hyperRamDriver|csCounter[4], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan0~0 , hyperRamDriver|LessThan0~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[5]~23 , hyperRamDriver|csCounter[5]~23, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[5] , hyperRamDriver|csCounter[5], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[6]~25 , hyperRamDriver|csCounter[6]~25, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[6] , hyperRamDriver|csCounter[6], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[7]~27 , hyperRamDriver|csCounter[7]~27, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[7] , hyperRamDriver|csCounter[7], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[8]~29 , hyperRamDriver|csCounter[8]~29, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[8] , hyperRamDriver|csCounter[8], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan0~1 , hyperRamDriver|LessThan0~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[9]~31 , hyperRamDriver|csCounter[9]~31, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[9] , hyperRamDriver|csCounter[9], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[10]~33 , hyperRamDriver|csCounter[10]~33, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[10] , hyperRamDriver|csCounter[10], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[11]~35 , hyperRamDriver|csCounter[11]~35, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[11] , hyperRamDriver|csCounter[11], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[12]~37 , hyperRamDriver|csCounter[12]~37, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|csCounter[12] , hyperRamDriver|csCounter[12], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan0~2 , hyperRamDriver|LessThan0~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[5]~33 , hyperRamDriver|fastCountNegedge[5]~33, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|fastCountNegedge[0] , hyperRamDriver|fastCountNegedge[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~15 , hyperRamDriver|toRamData[0]~15, hyperRAMcontroller, 1
instance = comp, \WreqFifoWrite~input , WreqFifoWrite~input, hyperRAMcontroller, 1
instance = comp, \clockData~input , clockData~input, hyperRAMcontroller, 1
instance = comp, \clockData~inputclkctrl , clockData~inputclkctrl, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, hyperRAMcontroller, 1
instance = comp, \reset~input , reset~input, hyperRAMcontroller, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, hyperRAMcontroller, 1
instance = comp, \RreqFifoWrite~0 , RreqFifoWrite~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] , HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 , HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[0]~input , dataInputFifoWrite[0]~input, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a[10] , HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a[10], hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0 , HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[1]~input , dataInputFifoWrite[1]~input, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[2]~input , dataInputFifoWrite[2]~input, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[3]~input , dataInputFifoWrite[3]~input, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[1]~11 , hyperRamDriver|toRamData[1]~11, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[16]~feeder , controlRegRamDriver[16]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[16] , controlRegRamDriver[16], hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[24] , controlRegRamDriver[24], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~10 , hyperRamDriver|toRamData[7]~10, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~12 , hyperRamDriver|toRamData[0]~12, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[0] , controlRegRamDriver[0], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|LessThan8~0 , hyperRamDriver|LessThan8~0, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|rwds~1 , hyperRamDriver|rwds~1, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[1]~38 , hyperRamDriver|toRamData[1]~38, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~13 , hyperRamDriver|toRamData[0]~13, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[32] , controlRegRamDriver[32], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~14 , hyperRamDriver|toRamData[0]~14, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~16 , hyperRamDriver|toRamData[0]~16, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~17 , hyperRamDriver|toRamData[7]~17, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~18 , hyperRamDriver|toRamData[7]~18, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[17]~feeder , controlRegRamDriver[17]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[17] , controlRegRamDriver[17], hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[25] , controlRegRamDriver[25], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[1]~19 , hyperRamDriver|toRamData[1]~19, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[1] , controlRegRamDriver[1], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[1]~20 , hyperRamDriver|toRamData[1]~20, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[33] , controlRegRamDriver[33], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[1]~21 , hyperRamDriver|toRamData[1]~21, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[34] , controlRegRamDriver[34], hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[18]~feeder , controlRegRamDriver[18]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[18] , controlRegRamDriver[18], hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[26] , controlRegRamDriver[26], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[2]~22 , hyperRamDriver|toRamData[2]~22, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[2] , controlRegRamDriver[2], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[2]~23 , hyperRamDriver|toRamData[2]~23, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[2]~24 , hyperRamDriver|toRamData[2]~24, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Equal3~0 , hyperRamDriver|Equal3~0, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[19] , controlRegRamDriver[19], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|rwds~3 , hyperRamDriver|rwds~3, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[3]~25 , hyperRamDriver|toRamData[3]~25, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Equal2~0 , hyperRamDriver|Equal2~0, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[27]~feeder , controlRegRamDriver[27]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[27] , controlRegRamDriver[27], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[3]~26 , hyperRamDriver|toRamData[3]~26, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[35] , controlRegRamDriver[35], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|Equal0~2 , hyperRamDriver|Equal0~2, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[3]~27 , hyperRamDriver|toRamData[3]~27, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[4]~input , dataInputFifoWrite[4]~input, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[5]~input , dataInputFifoWrite[5]~input, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[6]~input , dataInputFifoWrite[6]~input, hyperRAMcontroller, 1
instance = comp, \dataInputFifoWrite[7]~input , dataInputFifoWrite[7]~input, hyperRAMcontroller, 1
instance = comp, \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 , HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[20] , controlRegRamDriver[20], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[4]~29 , hyperRamDriver|toRamData[4]~29, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[28] , controlRegRamDriver[28], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[0]~28 , hyperRamDriver|toRamData[0]~28, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[4]~30 , hyperRamDriver|toRamData[4]~30, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[21]~feeder , controlRegRamDriver[21]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[21] , controlRegRamDriver[21], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[5]~31 , hyperRamDriver|toRamData[5]~31, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[29]~feeder , controlRegRamDriver[29]~feeder, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[29] , controlRegRamDriver[29], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[5]~32 , hyperRamDriver|toRamData[5]~32, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[22] , controlRegRamDriver[22], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[6]~33 , hyperRamDriver|toRamData[6]~33, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[30] , controlRegRamDriver[30], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[6]~34 , hyperRamDriver|toRamData[6]~34, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[23] , controlRegRamDriver[23], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~35 , hyperRamDriver|toRamData[7]~35, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[31] , controlRegRamDriver[31], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~36 , hyperRamDriver|toRamData[7]~36, hyperRAMcontroller, 1
instance = comp, \controlRegRamDriver[47] , controlRegRamDriver[47], hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamData[7]~37 , hyperRamDriver|toRamData[7]~37, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|toRamCs~1 , hyperRamDriver|toRamCs~1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[0], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[0] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[0], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[0]~7 , numInQueuryInfo[0]~7, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[0]~reg0 , numInQueuryInfo[0]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[1], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[1] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[1], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[1]~9 , numInQueuryInfo[1]~9, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[1]~reg0 , numInQueuryInfo[1]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[2], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[2] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[2], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[2]~11 , numInQueuryInfo[2]~11, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[2]~reg0 , numInQueuryInfo[2]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[3], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[3] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[3], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[3]~13 , numInQueuryInfo[3]~13, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[3]~reg0 , numInQueuryInfo[3]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[4]~15 , numInQueuryInfo[4]~15, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[4]~reg0 , numInQueuryInfo[4]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[5], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[5] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[5], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[5]~17 , numInQueuryInfo[5]~17, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[5]~reg0 , numInQueuryInfo[5]~reg0, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[6], hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, hyperRAMcontroller, 1
instance = comp, \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[6] , RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[6], hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[6]~19 , numInQueuryInfo[6]~19, hyperRAMcontroller, 1
instance = comp, \numInQueuryInfo[6]~reg0 , numInQueuryInfo[6]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[0]~11 , adrWriteRamRead[0]~11, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[0] , adrWriteRamRead[0], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[0]~0 , adrReadInfo[0]~0, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[0]~reg0 , adrReadInfo[0]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[1]~12 , adrWriteRamRead[1]~12, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[1] , adrWriteRamRead[1], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[1]~reg0 , adrReadInfo[1]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[2]~14 , adrWriteRamRead[2]~14, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[2] , adrWriteRamRead[2], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[2]~reg0feeder , adrReadInfo[2]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[2]~reg0 , adrReadInfo[2]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[3]~16 , adrWriteRamRead[3]~16, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[3] , adrWriteRamRead[3], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[3]~reg0 , adrReadInfo[3]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[4]~18 , adrWriteRamRead[4]~18, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[4] , adrWriteRamRead[4], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[4]~reg0feeder , adrReadInfo[4]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[4]~reg0 , adrReadInfo[4]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[5]~20 , adrWriteRamRead[5]~20, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[5] , adrWriteRamRead[5], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[5]~reg0feeder , adrReadInfo[5]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[5]~reg0 , adrReadInfo[5]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[6]~22 , adrWriteRamRead[6]~22, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[6] , adrWriteRamRead[6], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[6]~reg0feeder , adrReadInfo[6]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[6]~reg0 , adrReadInfo[6]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[7]~24 , adrWriteRamRead[7]~24, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[7] , adrWriteRamRead[7], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[7]~reg0feeder , adrReadInfo[7]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[7]~reg0 , adrReadInfo[7]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[8]~26 , adrWriteRamRead[8]~26, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[8] , adrWriteRamRead[8], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[8]~reg0 , adrReadInfo[8]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[9]~28 , adrWriteRamRead[9]~28, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[9] , adrWriteRamRead[9], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[9]~reg0feeder , adrReadInfo[9]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[9]~reg0 , adrReadInfo[9]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[10]~30 , adrWriteRamRead[10]~30, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[10] , adrWriteRamRead[10], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[10]~reg0feeder , adrReadInfo[10]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[10]~reg0 , adrReadInfo[10]~reg0, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[11]~32 , adrWriteRamRead[11]~32, hyperRAMcontroller, 1
instance = comp, \adrWriteRamRead[11] , adrWriteRamRead[11], hyperRAMcontroller, 1
instance = comp, \adrReadInfo[11]~reg0feeder , adrReadInfo[11]~reg0feeder, hyperRAMcontroller, 1
instance = comp, \adrReadInfo[11]~reg0 , adrReadInfo[11]~reg0, hyperRAMcontroller, 1
instance = comp, \WrenRamRead~feeder , WrenRamRead~feeder, hyperRAMcontroller, 1
instance = comp, \dataChip[0]~input , dataChip[0]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[0]~0 , hyperRamDriver|dataToFifo[0]~0, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[0]~input , adrReadRamRead[0]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[1]~input , adrReadRamRead[1]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[2]~input , adrReadRamRead[2]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[3]~input , adrReadRamRead[3]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[4]~input , adrReadRamRead[4]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[5]~input , adrReadRamRead[5]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[6]~input , adrReadRamRead[6]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[7]~input , adrReadRamRead[7]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[8]~input , adrReadRamRead[8]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[9]~input , adrReadRamRead[9]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[10]~input , adrReadRamRead[10]~input, hyperRAMcontroller, 1
instance = comp, \adrReadRamRead[11]~input , adrReadRamRead[11]~input, hyperRAMcontroller, 1
instance = comp, \dataChip[1]~input , dataChip[1]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[1]~1 , hyperRamDriver|dataToFifo[1]~1, hyperRAMcontroller, 1
instance = comp, \ramRead|altsyncram_component|auto_generated|ram_block1a0 , ramRead|altsyncram_component|auto_generated|ram_block1a0, hyperRAMcontroller, 1
instance = comp, \dataChip[2]~input , dataChip[2]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[2]~2 , hyperRamDriver|dataToFifo[2]~2, hyperRAMcontroller, 1
instance = comp, \dataChip[3]~input , dataChip[3]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[3]~3 , hyperRamDriver|dataToFifo[3]~3, hyperRAMcontroller, 1
instance = comp, \ramRead|altsyncram_component|auto_generated|ram_block1a2 , ramRead|altsyncram_component|auto_generated|ram_block1a2, hyperRAMcontroller, 1
instance = comp, \dataChip[4]~input , dataChip[4]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[4]~4 , hyperRamDriver|dataToFifo[4]~4, hyperRAMcontroller, 1
instance = comp, \dataChip[5]~input , dataChip[5]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[5]~5 , hyperRamDriver|dataToFifo[5]~5, hyperRAMcontroller, 1
instance = comp, \ramRead|altsyncram_component|auto_generated|ram_block1a4 , ramRead|altsyncram_component|auto_generated|ram_block1a4, hyperRAMcontroller, 1
instance = comp, \dataChip[6]~input , dataChip[6]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[6]~6 , hyperRamDriver|dataToFifo[6]~6, hyperRAMcontroller, 1
instance = comp, \dataChip[7]~input , dataChip[7]~input, hyperRAMcontroller, 1
instance = comp, \hyperRamDriver|dataToFifo[7]~7 , hyperRamDriver|dataToFifo[7]~7, hyperRAMcontroller, 1
instance = comp, \ramRead|altsyncram_component|auto_generated|ram_block1a6 , ramRead|altsyncram_component|auto_generated|ram_block1a6, hyperRAMcontroller, 1
instance = comp, \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200 , hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200, hyperRAMcontroller, 1
instance = comp, \clkData~input , clkData~input, hyperRAMcontroller, 1
instance = comp, \rwdsChip~input , rwdsChip~input, hyperRAMcontroller, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hyperRAMcontroller, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hyperRAMcontroller, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hyperRAMcontroller, 1
