module top_module (input a, input b, input c, output out);//

    //andgate inst1 ( a, b, c, out );
    wire out_n;
    andgate inst1 (out_n, a, b, c, 1'b1, 1'b1);
	assign out = ~out_n;
endmodule

