#ifndef REG
#define REG(val, bits)
#endif

#ifndef SUBREG
#define SUBREG(val, bits, parent) REG(val, bits)
#endif

REG(rax, 64)
REG(rbx, 64)
REG(rcx, 64)
REG(rdx, 64)
REG(rsi, 64)
REG(rdi, 64)
REG(rbp, 64)
REG(rsp, 64)
REG(r8 , 64)
REG(r9 , 64)
REG(r10, 64)
REG(r11, 64)
REG(r12, 64)
REG(r13, 64)
REG(r14, 64)
REG(r15, 64)

SUBREG(eax , 32, rax)
SUBREG(ebx , 32, rbx)
SUBREG(ecx , 32, rcx)
SUBREG(edx , 32, rdx)
SUBREG(esi , 32, rsi)
SUBREG(edi , 32, rdi)
SUBREG(ebp , 32, rbp)
SUBREG(esp , 32, rsp)
SUBREG(r8d , 32, r8 )
SUBREG(r9d , 32, r9 )
SUBREG(r10d, 32, r10)
SUBREG(r11d, 32, r11)
SUBREG(r12d, 32, r12)
SUBREG(r13d, 32, r13)
SUBREG(r14d, 32, r14)
SUBREG(r15d, 32, r15)


SUBREG(ax  , 16, rax)
SUBREG(bx  , 16, rbx)
SUBREG(cx  , 16, rcx)
SUBREG(dx  , 16, rdx)
SUBREG(si  , 16, rsi)
SUBREG(di  , 16, rdi)
SUBREG(bp  , 16, rbp)
SUBREG(sp  , 16, rsp)
SUBREG(r8w , 16, r8 )
SUBREG(r9w , 16, r9 )
SUBREG(r10w, 16, r10)
SUBREG(r11w, 16, r11)
SUBREG(r12w, 16, r12)
SUBREG(r13w, 16, r13)
SUBREG(r14w, 16, r14)
SUBREG(r15w, 16, r15)

SUBREG(al  , 8, rax)
SUBREG(bl  , 8, rbx)
SUBREG(cl  , 8, rcx)
SUBREG(dl  , 8, rdx)
SUBREG(sil , 8, rsi)
SUBREG(dil , 8, rdi)
SUBREG(bpl , 8, rbp)
SUBREG(spl , 8, rsp)
SUBREG(r8b , 8 , r8)
SUBREG(r9b , 8 , r9)
SUBREG(r10b, 8, r10)
SUBREG(r11b, 8, r11)
SUBREG(r12b, 8, r12)
SUBREG(r13b, 8, r13)
SUBREG(r14b, 8, r14)
SUBREG(r15b, 8, r15)

#undef SUBREG
#undef REG
