0.6
2016.3
Oct 10 2016
19:19:53
/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/sim_1/new/ram_tb.v,1479852517,verilog,,,,ram_tb,,,,,,,,
/home/trk/git_fpga/new_git/projects/Vivado/verilog/Lab6/Lab6.srcs/sources_1/new/RAM.v,1479853274,verilog,,,,RAM,,,,,,,,
