
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3566703
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.078 ; gain = 239.832 ; free physical = 91646 ; free virtual = 202060
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.585; parent = 2372.417; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.133; parent = 3040.051; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.016 ; gain = 319.770 ; free physical = 91572 ; free virtual = 201988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.585; parent = 2372.417; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.102; parent = 3117.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.828 ; gain = 337.582 ; free physical = 91572 ; free virtual = 201988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.585; parent = 2372.417; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.914; parent = 3134.832; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.828 ; gain = 337.582 ; free physical = 91580 ; free virtual = 201995
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.585; parent = 2372.417; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.914; parent = 3134.832; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.828 ; gain = 0.000 ; free physical = 91583 ; free virtual = 201998
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.547 ; gain = 0.000 ; free physical = 91653 ; free virtual = 202068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3304.547 ; gain = 0.000 ; free physical = 91653 ; free virtual = 202068
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91759 ; free virtual = 202173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.433; parent = 2385.265; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91759 ; free virtual = 202173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.433; parent = 2385.265; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91759 ; free virtual = 202173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.433; parent = 2385.265; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91778 ; free virtual = 202193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.433; parent = 2385.265; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 74    
+---Registers : 
	               23 Bit    Registers := 77    
	               16 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 92015 ; free virtual = 202431
Synthesis current peak Physical Memory [PSS] (MB): peak = 2817.534; parent = 2563.397; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 3711.812 ; gain = 914.566 ; free physical = 91474 ; free virtual = 201890
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.710; parent = 2995.573; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.898; parent = 3711.816; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 3731.812 ; gain = 934.566 ; free physical = 91461 ; free virtual = 201878
Synthesis current peak Physical Memory [PSS] (MB): peak = 3267.823; parent = 3013.687; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4704.898; parent = 3731.816; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91240 ; free virtual = 201656
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.503; parent = 3028.366; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91256 ; free virtual = 201672
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.995; parent = 3028.858; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91256 ; free virtual = 201672
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.011; parent = 3028.874; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91263 ; free virtual = 201680
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.917; parent = 3029.780; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91264 ; free virtual = 201680
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.979; parent = 3029.843; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91264 ; free virtual = 201681
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.698; parent = 3030.562; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91264 ; free virtual = 201681
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.698; parent = 3030.562; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   972|
|3     |LUT2   |  4776|
|4     |LUT3   |   300|
|5     |LUT4   |  1800|
|6     |LUT5   |  2250|
|7     |LUT6   |  3750|
|8     |FDRE   |  2611|
|9     |IBUF   |  2253|
|10    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.766 ; gain = 1157.520 ; free physical = 91264 ; free virtual = 201681
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.714; parent = 3030.577; children = 254.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.852; parent = 3954.770; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 3954.766 ; gain = 987.801 ; free physical = 91307 ; free virtual = 201723
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3954.773 ; gain = 1157.520 ; free physical = 91307 ; free virtual = 201724
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3954.773 ; gain = 0.000 ; free physical = 91413 ; free virtual = 201829
INFO: [Netlist 29-17] Analyzing 3226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3978.777 ; gain = 0.000 ; free physical = 91413 ; free virtual = 201830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2253 instances

Synth Design complete, checksum: 41c3fd11
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 3978.777 ; gain = 2274.320 ; free physical = 91644 ; free virtual = 202061
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4614.969 ; gain = 636.191 ; free physical = 91116 ; free virtual = 201532
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:23:52 2025...
