set outputdir ./vivado_project
set part "xc7a35ticsg324-1L"
set base ".."
set projectName "fpga"
set top ArtyA7Linux
set topv "$base/../../netlist/${top}.v"
set flash_files [list "latest.mcs" ]
