Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a3f3e3ba501c4ac596ff931b6dd7ed05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i_fetch_test_behav xil_defaultlib.tb_i_fetch_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.pc_mod
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.incr
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.tb_i_fetch_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i_fetch_test_behav
