{"vcs1":{"timestamp_begin":1678938608.868808749, "rt":0.42, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1678938609.353716217, "rt":1.43, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1678938610.841565977, "rt":0.22, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678938608.547526056}
{"VCS_COMP_START_TIME": 1678938608.547526056}
{"VCS_COMP_END_TIME": 1678938611.125279035}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338980}}
{"stitch_vcselab": {"peak_mem": 238956}}
