
RM_C_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf00  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800d090  0800d090  0001d090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2c0  0800d2c0  000201b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2c0  0800d2c0  0001d2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2c8  0800d2c8  000201b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2c8  0800d2c8  0001d2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2cc  0800d2cc  0001d2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b8  20000000  0800d2d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201b8  2**0
                  CONTENTS
 10 .bss          00005408  200001b8  200001b8  000201b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200055c0  200055c0  000201b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024d56  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000527d  00000000  00000000  00044f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b80  00000000  00000000  0004a1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001958  00000000  00000000  0004bd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025ebc  00000000  00000000  0004d698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022336  00000000  00000000  00073554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dac72  00000000  00000000  0009588a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001704fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007714  00000000  00000000  0017054c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b8 	.word	0x200001b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d078 	.word	0x0800d078

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001bc 	.word	0x200001bc
 80001cc:	0800d078 	.word	0x0800d078

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_uldivmod>:
 8000b1c:	b953      	cbnz	r3, 8000b34 <__aeabi_uldivmod+0x18>
 8000b1e:	b94a      	cbnz	r2, 8000b34 <__aeabi_uldivmod+0x18>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bf08      	it	eq
 8000b24:	2800      	cmpeq	r0, #0
 8000b26:	bf1c      	itt	ne
 8000b28:	f04f 31ff 	movne.w	r1, #4294967295
 8000b2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b30:	f000 b974 	b.w	8000e1c <__aeabi_idiv0>
 8000b34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b3c:	f000 f806 	bl	8000b4c <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9d08      	ldr	r5, [sp, #32]
 8000b52:	4604      	mov	r4, r0
 8000b54:	468e      	mov	lr, r1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d14d      	bne.n	8000bf6 <__udivmoddi4+0xaa>
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	4694      	mov	ip, r2
 8000b5e:	d969      	bls.n	8000c34 <__udivmoddi4+0xe8>
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	b152      	cbz	r2, 8000b7c <__udivmoddi4+0x30>
 8000b66:	fa01 f302 	lsl.w	r3, r1, r2
 8000b6a:	f1c2 0120 	rsb	r1, r2, #32
 8000b6e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b76:	ea41 0e03 	orr.w	lr, r1, r3
 8000b7a:	4094      	lsls	r4, r2
 8000b7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b80:	0c21      	lsrs	r1, r4, #16
 8000b82:	fbbe f6f8 	udiv	r6, lr, r8
 8000b86:	fa1f f78c 	uxth.w	r7, ip
 8000b8a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b92:	fb06 f107 	mul.w	r1, r6, r7
 8000b96:	4299      	cmp	r1, r3
 8000b98:	d90a      	bls.n	8000bb0 <__udivmoddi4+0x64>
 8000b9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ba2:	f080 811f 	bcs.w	8000de4 <__udivmoddi4+0x298>
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	f240 811c 	bls.w	8000de4 <__udivmoddi4+0x298>
 8000bac:	3e02      	subs	r6, #2
 8000bae:	4463      	add	r3, ip
 8000bb0:	1a5b      	subs	r3, r3, r1
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bb8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bc0:	fb00 f707 	mul.w	r7, r0, r7
 8000bc4:	42a7      	cmp	r7, r4
 8000bc6:	d90a      	bls.n	8000bde <__udivmoddi4+0x92>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bd0:	f080 810a 	bcs.w	8000de8 <__udivmoddi4+0x29c>
 8000bd4:	42a7      	cmp	r7, r4
 8000bd6:	f240 8107 	bls.w	8000de8 <__udivmoddi4+0x29c>
 8000bda:	4464      	add	r4, ip
 8000bdc:	3802      	subs	r0, #2
 8000bde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000be2:	1be4      	subs	r4, r4, r7
 8000be4:	2600      	movs	r6, #0
 8000be6:	b11d      	cbz	r5, 8000bf0 <__udivmoddi4+0xa4>
 8000be8:	40d4      	lsrs	r4, r2
 8000bea:	2300      	movs	r3, #0
 8000bec:	e9c5 4300 	strd	r4, r3, [r5]
 8000bf0:	4631      	mov	r1, r6
 8000bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d909      	bls.n	8000c0e <__udivmoddi4+0xc2>
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	f000 80ef 	beq.w	8000dde <__udivmoddi4+0x292>
 8000c00:	2600      	movs	r6, #0
 8000c02:	e9c5 0100 	strd	r0, r1, [r5]
 8000c06:	4630      	mov	r0, r6
 8000c08:	4631      	mov	r1, r6
 8000c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0e:	fab3 f683 	clz	r6, r3
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d14a      	bne.n	8000cac <__udivmoddi4+0x160>
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d302      	bcc.n	8000c20 <__udivmoddi4+0xd4>
 8000c1a:	4282      	cmp	r2, r0
 8000c1c:	f200 80f9 	bhi.w	8000e12 <__udivmoddi4+0x2c6>
 8000c20:	1a84      	subs	r4, r0, r2
 8000c22:	eb61 0303 	sbc.w	r3, r1, r3
 8000c26:	2001      	movs	r0, #1
 8000c28:	469e      	mov	lr, r3
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d0e0      	beq.n	8000bf0 <__udivmoddi4+0xa4>
 8000c2e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c32:	e7dd      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000c34:	b902      	cbnz	r2, 8000c38 <__udivmoddi4+0xec>
 8000c36:	deff      	udf	#255	; 0xff
 8000c38:	fab2 f282 	clz	r2, r2
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	f040 8092 	bne.w	8000d66 <__udivmoddi4+0x21a>
 8000c42:	eba1 010c 	sub.w	r1, r1, ip
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f fe8c 	uxth.w	lr, ip
 8000c4e:	2601      	movs	r6, #1
 8000c50:	0c20      	lsrs	r0, r4, #16
 8000c52:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c56:	fb07 1113 	mls	r1, r7, r3, r1
 8000c5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c5e:	fb0e f003 	mul.w	r0, lr, r3
 8000c62:	4288      	cmp	r0, r1
 8000c64:	d908      	bls.n	8000c78 <__udivmoddi4+0x12c>
 8000c66:	eb1c 0101 	adds.w	r1, ip, r1
 8000c6a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x12a>
 8000c70:	4288      	cmp	r0, r1
 8000c72:	f200 80cb 	bhi.w	8000e0c <__udivmoddi4+0x2c0>
 8000c76:	4643      	mov	r3, r8
 8000c78:	1a09      	subs	r1, r1, r0
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c80:	fb07 1110 	mls	r1, r7, r0, r1
 8000c84:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c88:	fb0e fe00 	mul.w	lr, lr, r0
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d908      	bls.n	8000ca2 <__udivmoddi4+0x156>
 8000c90:	eb1c 0404 	adds.w	r4, ip, r4
 8000c94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c98:	d202      	bcs.n	8000ca0 <__udivmoddi4+0x154>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f200 80bb 	bhi.w	8000e16 <__udivmoddi4+0x2ca>
 8000ca0:	4608      	mov	r0, r1
 8000ca2:	eba4 040e 	sub.w	r4, r4, lr
 8000ca6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000caa:	e79c      	b.n	8000be6 <__udivmoddi4+0x9a>
 8000cac:	f1c6 0720 	rsb	r7, r6, #32
 8000cb0:	40b3      	lsls	r3, r6
 8000cb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cba:	fa20 f407 	lsr.w	r4, r0, r7
 8000cbe:	fa01 f306 	lsl.w	r3, r1, r6
 8000cc2:	431c      	orrs	r4, r3
 8000cc4:	40f9      	lsrs	r1, r7
 8000cc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cca:	fa00 f306 	lsl.w	r3, r0, r6
 8000cce:	fbb1 f8f9 	udiv	r8, r1, r9
 8000cd2:	0c20      	lsrs	r0, r4, #16
 8000cd4:	fa1f fe8c 	uxth.w	lr, ip
 8000cd8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cea:	d90b      	bls.n	8000d04 <__udivmoddi4+0x1b8>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cf4:	f080 8088 	bcs.w	8000e08 <__udivmoddi4+0x2bc>
 8000cf8:	4288      	cmp	r0, r1
 8000cfa:	f240 8085 	bls.w	8000e08 <__udivmoddi4+0x2bc>
 8000cfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d0c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d10:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d18:	458e      	cmp	lr, r1
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x1e2>
 8000d1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d20:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d24:	d26c      	bcs.n	8000e00 <__udivmoddi4+0x2b4>
 8000d26:	458e      	cmp	lr, r1
 8000d28:	d96a      	bls.n	8000e00 <__udivmoddi4+0x2b4>
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	4461      	add	r1, ip
 8000d2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d32:	fba0 9402 	umull	r9, r4, r0, r2
 8000d36:	eba1 010e 	sub.w	r1, r1, lr
 8000d3a:	42a1      	cmp	r1, r4
 8000d3c:	46c8      	mov	r8, r9
 8000d3e:	46a6      	mov	lr, r4
 8000d40:	d356      	bcc.n	8000df0 <__udivmoddi4+0x2a4>
 8000d42:	d053      	beq.n	8000dec <__udivmoddi4+0x2a0>
 8000d44:	b15d      	cbz	r5, 8000d5e <__udivmoddi4+0x212>
 8000d46:	ebb3 0208 	subs.w	r2, r3, r8
 8000d4a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d4e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d52:	fa22 f306 	lsr.w	r3, r2, r6
 8000d56:	40f1      	lsrs	r1, r6
 8000d58:	431f      	orrs	r7, r3
 8000d5a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d5e:	2600      	movs	r6, #0
 8000d60:	4631      	mov	r1, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	f1c2 0320 	rsb	r3, r2, #32
 8000d6a:	40d8      	lsrs	r0, r3
 8000d6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d70:	fa21 f303 	lsr.w	r3, r1, r3
 8000d74:	4091      	lsls	r1, r2
 8000d76:	4301      	orrs	r1, r0
 8000d78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7c:	fa1f fe8c 	uxth.w	lr, ip
 8000d80:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d84:	fb07 3610 	mls	r6, r7, r0, r3
 8000d88:	0c0b      	lsrs	r3, r1, #16
 8000d8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d8e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d92:	429e      	cmp	r6, r3
 8000d94:	fa04 f402 	lsl.w	r4, r4, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x260>
 8000d9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000da2:	d22f      	bcs.n	8000e04 <__udivmoddi4+0x2b8>
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d92d      	bls.n	8000e04 <__udivmoddi4+0x2b8>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	b289      	uxth	r1, r1
 8000db0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000db4:	fb07 3316 	mls	r3, r7, r6, r3
 8000db8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dbc:	fb06 f30e 	mul.w	r3, r6, lr
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x28a>
 8000dc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000dcc:	d216      	bcs.n	8000dfc <__udivmoddi4+0x2b0>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d914      	bls.n	8000dfc <__udivmoddi4+0x2b0>
 8000dd2:	3e02      	subs	r6, #2
 8000dd4:	4461      	add	r1, ip
 8000dd6:	1ac9      	subs	r1, r1, r3
 8000dd8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ddc:	e738      	b.n	8000c50 <__udivmoddi4+0x104>
 8000dde:	462e      	mov	r6, r5
 8000de0:	4628      	mov	r0, r5
 8000de2:	e705      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000de4:	4606      	mov	r6, r0
 8000de6:	e6e3      	b.n	8000bb0 <__udivmoddi4+0x64>
 8000de8:	4618      	mov	r0, r3
 8000dea:	e6f8      	b.n	8000bde <__udivmoddi4+0x92>
 8000dec:	454b      	cmp	r3, r9
 8000dee:	d2a9      	bcs.n	8000d44 <__udivmoddi4+0x1f8>
 8000df0:	ebb9 0802 	subs.w	r8, r9, r2
 8000df4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000df8:	3801      	subs	r0, #1
 8000dfa:	e7a3      	b.n	8000d44 <__udivmoddi4+0x1f8>
 8000dfc:	4646      	mov	r6, r8
 8000dfe:	e7ea      	b.n	8000dd6 <__udivmoddi4+0x28a>
 8000e00:	4620      	mov	r0, r4
 8000e02:	e794      	b.n	8000d2e <__udivmoddi4+0x1e2>
 8000e04:	4640      	mov	r0, r8
 8000e06:	e7d1      	b.n	8000dac <__udivmoddi4+0x260>
 8000e08:	46d0      	mov	r8, sl
 8000e0a:	e77b      	b.n	8000d04 <__udivmoddi4+0x1b8>
 8000e0c:	3b02      	subs	r3, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	e732      	b.n	8000c78 <__udivmoddi4+0x12c>
 8000e12:	4630      	mov	r0, r6
 8000e14:	e709      	b.n	8000c2a <__udivmoddi4+0xde>
 8000e16:	4464      	add	r4, ip
 8000e18:	3802      	subs	r0, #2
 8000e1a:	e742      	b.n	8000ca2 <__udivmoddi4+0x156>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <Chassis_Ctrl>:
int16_t Chassis_ctrl[4] = {0};
float speed_x = 0,speed_y = 0,omega = 0,speed_x_commend = 0,speed_y_commend = 0,angle_rad = 0,Chassis_Power = 0;

//按目标速度控制底盘
void Chassis_Ctrl(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
				//功率限制
		Chassis_PowerCtrl();
 8000e26:	f000 fa47 	bl	80012b8 <Chassis_PowerCtrl>
		for(int i=1;i<5;i++)
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	e065      	b.n	8000efc <Chassis_Ctrl+0xdc>
			{
				PID_Incr(&PID_Motor_Speed[i],Motor[i].speed,Motor[i].target_speed);
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	4613      	mov	r3, r2
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4413      	add	r3, r2
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	4a34      	ldr	r2, [pc, #208]	; (8000f0c <Chassis_Ctrl+0xec>)
 8000e3c:	1899      	adds	r1, r3, r2
 8000e3e:	4834      	ldr	r0, [pc, #208]	; (8000f10 <Chassis_Ctrl+0xf0>)
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	4403      	add	r3, r0
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e5a:	482d      	ldr	r0, [pc, #180]	; (8000f10 <Chassis_Ctrl+0xf0>)
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4403      	add	r3, r0
 8000e68:	330c      	adds	r3, #12
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	eef0 0a47 	vmov.f32	s1, s14
 8000e72:	eeb0 0a67 	vmov.f32	s0, s15
 8000e76:	4608      	mov	r0, r1
 8000e78:	f002 faec 	bl	8003454 <PID_Incr>
				Chassis_ctrl[i-1] += PID_Motor_Speed[i].Output;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a24      	ldr	r2, [pc, #144]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000e82:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8e:	491f      	ldr	r1, [pc, #124]	; (8000f0c <Chassis_Ctrl+0xec>)
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	4413      	add	r3, r2
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	440b      	add	r3, r1
 8000e9c:	3320      	adds	r3, #32
 8000e9e:	edd3 7a00 	vldr	s15, [r3]
 8000ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eae:	ee17 2a90 	vmov	r2, s15
 8000eb2:	b211      	sxth	r1, r2
 8000eb4:	4a17      	ldr	r2, [pc, #92]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000eb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]>16384)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	4a15      	ldr	r2, [pc, #84]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ec0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ec4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ec8:	dd06      	ble.n	8000ed8 <Chassis_Ctrl+0xb8>
					Chassis_ctrl[i-1] = 16384;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	4a11      	ldr	r2, [pc, #68]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ed0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ed4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(Chassis_ctrl[i-1]<-16384)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	4a0d      	ldr	r2, [pc, #52]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000ede:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ee2:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 8000ee6:	da06      	bge.n	8000ef6 <Chassis_Ctrl+0xd6>
					Chassis_ctrl[i-1] = -16384;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <Chassis_Ctrl+0xf4>)
 8000eee:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000ef2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=1;i<5;i++)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	dd96      	ble.n	8000e30 <Chassis_Ctrl+0x10>
			}

}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	200005a0 	.word	0x200005a0
 8000f10:	200008a0 	.word	0x200008a0
 8000f14:	200001d4 	.word	0x200001d4

08000f18 <Chassis_Move>:

//以速度为输入的全向移动函数，线速度单位mps，角速度单位radps
void Chassis_Move(void)
{
 8000f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
	//麦轮底盘解算
	Motor[1].target_speed = -(speed_x - speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8000f20:	4bb5      	ldr	r3, [pc, #724]	; (80011f8 <Chassis_Move+0x2e0>)
 8000f22:	ed93 7a00 	vldr	s14, [r3]
 8000f26:	4bb5      	ldr	r3, [pc, #724]	; (80011fc <Chassis_Move+0x2e4>)
 8000f28:	edd3 7a00 	vldr	s15, [r3]
 8000f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f30:	ee17 0a90 	vmov	r0, s15
 8000f34:	f7ff fab0 	bl	8000498 <__aeabi_f2d>
 8000f38:	4682      	mov	sl, r0
 8000f3a:	468b      	mov	fp, r1
 8000f3c:	4bb0      	ldr	r3, [pc, #704]	; (8001200 <Chassis_Move+0x2e8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff faa9 	bl	8000498 <__aeabi_f2d>
 8000f46:	f04f 0200 	mov.w	r2, #0
 8000f4a:	4bae      	ldr	r3, [pc, #696]	; (8001204 <Chassis_Move+0x2ec>)
 8000f4c:	f7ff fafc 	bl	8000548 <__aeabi_dmul>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	4610      	mov	r0, r2
 8000f56:	4619      	mov	r1, r3
 8000f58:	a39f      	add	r3, pc, #636	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8000f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5e:	f7ff faf3 	bl	8000548 <__aeabi_dmul>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4650      	mov	r0, sl
 8000f68:	4659      	mov	r1, fp
 8000f6a:	f7ff f937 	bl	80001dc <__adddf3>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4690      	mov	r8, r2
 8000f74:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4ba2      	ldr	r3, [pc, #648]	; (8001208 <Chassis_Move+0x2f0>)
 8000f7e:	4640      	mov	r0, r8
 8000f80:	4649      	mov	r1, r9
 8000f82:	f7ff fae1 	bl	8000548 <__aeabi_dmul>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	a394      	add	r3, pc, #592	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 8000f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f94:	f7ff fc02 	bl	800079c <__aeabi_ddiv>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	a391      	add	r3, pc, #580	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	f7ff facf 	bl	8000548 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	a38f      	add	r3, pc, #572	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 8000fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb8:	f7ff fbf0 	bl	800079c <__aeabi_ddiv>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f7ff fd5a 	bl	8000a7c <__aeabi_d2f>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4a90      	ldr	r2, [pc, #576]	; (800120c <Chassis_Move+0x2f4>)
 8000fcc:	6213      	str	r3, [r2, #32]
	Motor[2].target_speed = (speed_x + speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8000fce:	4b8a      	ldr	r3, [pc, #552]	; (80011f8 <Chassis_Move+0x2e0>)
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	4b89      	ldr	r3, [pc, #548]	; (80011fc <Chassis_Move+0x2e4>)
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fde:	ee17 0a90 	vmov	r0, s15
 8000fe2:	f7ff fa59 	bl	8000498 <__aeabi_f2d>
 8000fe6:	4680      	mov	r8, r0
 8000fe8:	4689      	mov	r9, r1
 8000fea:	4b85      	ldr	r3, [pc, #532]	; (8001200 <Chassis_Move+0x2e8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa52 	bl	8000498 <__aeabi_f2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b82      	ldr	r3, [pc, #520]	; (8001204 <Chassis_Move+0x2ec>)
 8000ffa:	f7ff faa5 	bl	8000548 <__aeabi_dmul>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	a374      	add	r3, pc, #464	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff fa9c 	bl	8000548 <__aeabi_dmul>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4640      	mov	r0, r8
 8001016:	4649      	mov	r1, r9
 8001018:	f7ff f8de 	bl	80001d8 <__aeabi_dsub>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b77      	ldr	r3, [pc, #476]	; (8001208 <Chassis_Move+0x2f0>)
 800102a:	f7ff fa8d 	bl	8000548 <__aeabi_dmul>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4610      	mov	r0, r2
 8001034:	4619      	mov	r1, r3
 8001036:	a36a      	add	r3, pc, #424	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 8001038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103c:	f7ff fbae 	bl	800079c <__aeabi_ddiv>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4610      	mov	r0, r2
 8001046:	4619      	mov	r1, r3
 8001048:	a367      	add	r3, pc, #412	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f7ff fa7b 	bl	8000548 <__aeabi_dmul>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	a365      	add	r3, pc, #404	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fb9c 	bl	800079c <__aeabi_ddiv>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fd06 	bl	8000a7c <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	4a66      	ldr	r2, [pc, #408]	; (800120c <Chassis_Move+0x2f4>)
 8001074:	6353      	str	r3, [r2, #52]	; 0x34
	Motor[3].target_speed = (speed_x - speed_y - omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 8001076:	4b60      	ldr	r3, [pc, #384]	; (80011f8 <Chassis_Move+0x2e0>)
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	4b5f      	ldr	r3, [pc, #380]	; (80011fc <Chassis_Move+0x2e4>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001086:	ee17 0a90 	vmov	r0, s15
 800108a:	f7ff fa05 	bl	8000498 <__aeabi_f2d>
 800108e:	4680      	mov	r8, r0
 8001090:	4689      	mov	r9, r1
 8001092:	4b5b      	ldr	r3, [pc, #364]	; (8001200 <Chassis_Move+0x2e8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff f9fe 	bl	8000498 <__aeabi_f2d>
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b58      	ldr	r3, [pc, #352]	; (8001204 <Chassis_Move+0x2ec>)
 80010a2:	f7ff fa51 	bl	8000548 <__aeabi_dmul>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	a34a      	add	r3, pc, #296	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff fa48 	bl	8000548 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4640      	mov	r0, r8
 80010be:	4649      	mov	r1, r9
 80010c0:	f7ff f88a 	bl	80001d8 <__aeabi_dsub>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b4d      	ldr	r3, [pc, #308]	; (8001208 <Chassis_Move+0x2f0>)
 80010d2:	f7ff fa39 	bl	8000548 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	a340      	add	r3, pc, #256	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fb5a 	bl	800079c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	a33d      	add	r3, pc, #244	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fa27 	bl	8000548 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	a33b      	add	r3, pc, #236	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 8001104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001108:	f7ff fb48 	bl	800079c <__aeabi_ddiv>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f7ff fcb2 	bl	8000a7c <__aeabi_d2f>
 8001118:	4603      	mov	r3, r0
 800111a:	4a3c      	ldr	r2, [pc, #240]	; (800120c <Chassis_Move+0x2f4>)
 800111c:	6493      	str	r3, [r2, #72]	; 0x48
	Motor[4].target_speed = -(speed_x + speed_y + omega*0.5*(Length + Width))*60/(2*Wheel_radius*PI)*3591/187;
 800111e:	4b36      	ldr	r3, [pc, #216]	; (80011f8 <Chassis_Move+0x2e0>)
 8001120:	ed93 7a00 	vldr	s14, [r3]
 8001124:	4b35      	ldr	r3, [pc, #212]	; (80011fc <Chassis_Move+0x2e4>)
 8001126:	edd3 7a00 	vldr	s15, [r3]
 800112a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800112e:	ee17 0a90 	vmov	r0, s15
 8001132:	f7ff f9b1 	bl	8000498 <__aeabi_f2d>
 8001136:	4680      	mov	r8, r0
 8001138:	4689      	mov	r9, r1
 800113a:	4b31      	ldr	r3, [pc, #196]	; (8001200 <Chassis_Move+0x2e8>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff f9aa 	bl	8000498 <__aeabi_f2d>
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b2e      	ldr	r3, [pc, #184]	; (8001204 <Chassis_Move+0x2ec>)
 800114a:	f7ff f9fd 	bl	8000548 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
 8001156:	a320      	add	r3, pc, #128	; (adr r3, 80011d8 <Chassis_Move+0x2c0>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff f9f4 	bl	8000548 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4640      	mov	r0, r8
 8001166:	4649      	mov	r1, r9
 8001168:	f7ff f838 	bl	80001dc <__adddf3>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4614      	mov	r4, r2
 8001172:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <Chassis_Move+0x2f0>)
 800117c:	4620      	mov	r0, r4
 800117e:	4629      	mov	r1, r5
 8001180:	f7ff f9e2 	bl	8000548 <__aeabi_dmul>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	a314      	add	r3, pc, #80	; (adr r3, 80011e0 <Chassis_Move+0x2c8>)
 800118e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001192:	f7ff fb03 	bl	800079c <__aeabi_ddiv>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4610      	mov	r0, r2
 800119c:	4619      	mov	r1, r3
 800119e:	a312      	add	r3, pc, #72	; (adr r3, 80011e8 <Chassis_Move+0x2d0>)
 80011a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a4:	f7ff f9d0 	bl	8000548 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4610      	mov	r0, r2
 80011ae:	4619      	mov	r1, r3
 80011b0:	a30f      	add	r3, pc, #60	; (adr r3, 80011f0 <Chassis_Move+0x2d8>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff faf1 	bl	800079c <__aeabi_ddiv>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4610      	mov	r0, r2
 80011c0:	4619      	mov	r1, r3
 80011c2:	f7ff fc5b 	bl	8000a7c <__aeabi_d2f>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4a10      	ldr	r2, [pc, #64]	; (800120c <Chassis_Move+0x2f4>)
 80011ca:	65d3      	str	r3, [r2, #92]	; 0x5c
	//限制最大转速
	for(int i=1;i<5;i++)
 80011cc:	2301      	movs	r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	e05c      	b.n	800128c <Chassis_Move+0x374>
	{
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
			for(int i=0;i<4;i++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	603b      	str	r3, [r7, #0]
 80011d6:	e03f      	b.n	8001258 <Chassis_Move+0x340>
 80011d8:	147ae148 	.word	0x147ae148
 80011dc:	3fe947ae 	.word	0x3fe947ae
 80011e0:	40000000 	.word	0x40000000
 80011e4:	3fde28c7 	.word	0x3fde28c7
 80011e8:	00000000 	.word	0x00000000
 80011ec:	40ac0e00 	.word	0x40ac0e00
 80011f0:	00000000 	.word	0x00000000
 80011f4:	40676000 	.word	0x40676000
 80011f8:	200001dc 	.word	0x200001dc
 80011fc:	200001e0 	.word	0x200001e0
 8001200:	200001e4 	.word	0x200001e4
 8001204:	3fe00000 	.word	0x3fe00000
 8001208:	404e0000 	.word	0x404e0000
 800120c:	200008a0 	.word	0x200008a0
		{
				Motor[i].target_speed*=0.9;
 8001210:	4927      	ldr	r1, [pc, #156]	; (80012b0 <Chassis_Move+0x398>)
 8001212:	683a      	ldr	r2, [r7, #0]
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	440b      	add	r3, r1
 800121e:	330c      	adds	r3, #12
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f938 	bl	8000498 <__aeabi_f2d>
 8001228:	a31d      	add	r3, pc, #116	; (adr r3, 80012a0 <Chassis_Move+0x388>)
 800122a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122e:	f7ff f98b 	bl	8000548 <__aeabi_dmul>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fc1f 	bl	8000a7c <__aeabi_d2f>
 800123e:	4601      	mov	r1, r0
 8001240:	481b      	ldr	r0, [pc, #108]	; (80012b0 <Chassis_Move+0x398>)
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4403      	add	r3, r0
 800124e:	330c      	adds	r3, #12
 8001250:	6019      	str	r1, [r3, #0]
			for(int i=0;i<4;i++)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	2b03      	cmp	r3, #3
 800125c:	ddd8      	ble.n	8001210 <Chassis_Move+0x2f8>
		while(Motor[i].target_speed>Speed_rpm_Limit*3591/187)
 800125e:	4914      	ldr	r1, [pc, #80]	; (80012b0 <Chassis_Move+0x398>)
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	4613      	mov	r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	440b      	add	r3, r1
 800126c:	330c      	adds	r3, #12
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff f911 	bl	8000498 <__aeabi_f2d>
 8001276:	a30c      	add	r3, pc, #48	; (adr r3, 80012a8 <Chassis_Move+0x390>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	f7ff fbf4 	bl	8000a68 <__aeabi_dcmpgt>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1a5      	bne.n	80011d2 <Chassis_Move+0x2ba>
	for(int i=1;i<5;i++)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3301      	adds	r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b04      	cmp	r3, #4
 8001290:	dde5      	ble.n	800125e <Chassis_Move+0x346>
		}
	}
	//底盘控制
	Chassis_Ctrl();
 8001292:	f7ff fdc5 	bl	8000e20 <Chassis_Ctrl>
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012a0:	cccccccd 	.word	0xcccccccd
 80012a4:	3feccccc 	.word	0x3feccccc
 80012a8:	d015e75c 	.word	0xd015e75c
 80012ac:	40c0e0b8 	.word	0x40c0e0b8
 80012b0:	200008a0 	.word	0x200008a0
 80012b4:	00000000 	.word	0x00000000

080012b8 <Chassis_PowerCtrl>:

//功率限制,当功率估计值超过限制值时同比例削减目标速度
void Chassis_PowerCtrl(void)
{
 80012b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012bc:	b084      	sub	sp, #16
 80012be:	af00      	add	r7, sp, #0
	Chassis_Power = 0;
 80012c0:	4b77      	ldr	r3, [pc, #476]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
	float last_speed_sum = 0;
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
	float speed_sum = 0;
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
	for(int i=1;i<5;i++)
 80012d4:	2301      	movs	r3, #1
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	e072      	b.n	80013c0 <Chassis_PowerCtrl+0x108>
	{
		Chassis_Power += fabs(Motor[i].current*Motor[i].speed*PI*0.2/16384);
 80012da:	4b71      	ldr	r3, [pc, #452]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f8da 	bl	8000498 <__aeabi_f2d>
 80012e4:	4680      	mov	r8, r0
 80012e6:	4689      	mov	r9, r1
 80012e8:	496e      	ldr	r1, [pc, #440]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	3304      	adds	r3, #4
 80012f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fc:	4618      	mov	r0, r3
 80012fe:	4969      	ldr	r1, [pc, #420]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	3302      	adds	r3, #2
 800130e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001312:	fb00 f303 	mul.w	r3, r0, r3
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800131e:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80014a8 <Chassis_PowerCtrl+0x1f0>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	ee17 0a90 	vmov	r0, s15
 800132a:	f7ff f8b5 	bl	8000498 <__aeabi_f2d>
 800132e:	a35a      	add	r3, pc, #360	; (adr r3, 8001498 <Chassis_PowerCtrl+0x1e0>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7ff f908 	bl	8000548 <__aeabi_dmul>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	4b59      	ldr	r3, [pc, #356]	; (80014ac <Chassis_PowerCtrl+0x1f4>)
 8001346:	f7ff fa29 	bl	800079c <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4614      	mov	r4, r2
 8001350:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001354:	4622      	mov	r2, r4
 8001356:	462b      	mov	r3, r5
 8001358:	4640      	mov	r0, r8
 800135a:	4649      	mov	r1, r9
 800135c:	f7fe ff3e 	bl	80001dc <__adddf3>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4610      	mov	r0, r2
 8001366:	4619      	mov	r1, r3
 8001368:	f7ff fb88 	bl	8000a7c <__aeabi_d2f>
 800136c:	4603      	mov	r3, r0
 800136e:	4a4c      	ldr	r2, [pc, #304]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 8001370:	6013      	str	r3, [r2, #0]
		last_speed_sum += Motor[i].speed;
 8001372:	494c      	ldr	r1, [pc, #304]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	3302      	adds	r3, #2
 8001382:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001386:	ee07 3a90 	vmov	s15, r3
 800138a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001396:	edc7 7a03 	vstr	s15, [r7, #12]
		speed_sum += Motor[i].target_speed;
 800139a:	4942      	ldr	r1, [pc, #264]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	330c      	adds	r3, #12
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80013b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b6:	edc7 7a02 	vstr	s15, [r7, #8]
	for(int i=1;i<5;i++)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3301      	adds	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	dd89      	ble.n	80012da <Chassis_PowerCtrl+0x22>
	}

	if(Chassis_Power > Power_limit)
 80013c6:	4b36      	ldr	r3, [pc, #216]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80014b0 <Chassis_PowerCtrl+0x1f8>
 80013d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	dc00      	bgt.n	80013dc <Chassis_PowerCtrl+0x124>
		for(int i=1;i<5;i++)
		{
			Motor[i].target_speed *= (Power_limit*last_speed_sum/Chassis_Power/speed_sum);
		}
	}
}
 80013da:	e057      	b.n	800148c <Chassis_PowerCtrl+0x1d4>
		if(speed_sum != 0)
 80013dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e8:	d050      	beq.n	800148c <Chassis_PowerCtrl+0x1d4>
		for(int i=1;i<5;i++)
 80013ea:	2301      	movs	r3, #1
 80013ec:	603b      	str	r3, [r7, #0]
 80013ee:	e04a      	b.n	8001486 <Chassis_PowerCtrl+0x1ce>
			Motor[i].target_speed *= (Power_limit*last_speed_sum/Chassis_Power/speed_sum);
 80013f0:	492c      	ldr	r1, [pc, #176]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	4613      	mov	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	440b      	add	r3, r1
 80013fe:	330c      	adds	r3, #12
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f848 	bl	8000498 <__aeabi_f2d>
 8001408:	4604      	mov	r4, r0
 800140a:	460d      	mov	r5, r1
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f7ff f843 	bl	8000498 <__aeabi_f2d>
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <Chassis_PowerCtrl+0x1fc>)
 8001418:	f7ff f896 	bl	8000548 <__aeabi_dmul>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4690      	mov	r8, r2
 8001422:	4699      	mov	r9, r3
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <Chassis_PowerCtrl+0x1e8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f835 	bl	8000498 <__aeabi_f2d>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4640      	mov	r0, r8
 8001434:	4649      	mov	r1, r9
 8001436:	f7ff f9b1 	bl	800079c <__aeabi_ddiv>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4690      	mov	r8, r2
 8001440:	4699      	mov	r9, r3
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7ff f828 	bl	8000498 <__aeabi_f2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4640      	mov	r0, r8
 800144e:	4649      	mov	r1, r9
 8001450:	f7ff f9a4 	bl	800079c <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4620      	mov	r0, r4
 800145a:	4629      	mov	r1, r5
 800145c:	f7ff f874 	bl	8000548 <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff fb08 	bl	8000a7c <__aeabi_d2f>
 800146c:	4601      	mov	r1, r0
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <Chassis_PowerCtrl+0x1ec>)
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4403      	add	r3, r0
 800147c:	330c      	adds	r3, #12
 800147e:	6019      	str	r1, [r3, #0]
		for(int i=1;i<5;i++)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	3301      	adds	r3, #1
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2b04      	cmp	r3, #4
 800148a:	ddb1      	ble.n	80013f0 <Chassis_PowerCtrl+0x138>
}
 800148c:	bf00      	nop
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001496:	bf00      	nop
 8001498:	9999999a 	.word	0x9999999a
 800149c:	3fc99999 	.word	0x3fc99999
 80014a0:	200001e8 	.word	0x200001e8
 80014a4:	200008a0 	.word	0x200008a0
 80014a8:	40490fdb 	.word	0x40490fdb
 80014ac:	40d00000 	.word	0x40d00000
 80014b0:	42a00000 	.word	0x42a00000
 80014b4:	40540000 	.word	0x40540000

080014b8 <BMI088_read_Accel>:
IMU_TypeDef imu_data;
float imu_gyro[3],imu_accel[3];
uint8_t spi_TxData, spi_RxData;

void BMI088_read_Accel(IMU_TypeDef *imu)
 {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af02      	add	r7, sp, #8
 80014be:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2110      	movs	r1, #16
 80014c4:	4830      	ldr	r0, [pc, #192]	; (8001588 <BMI088_read_Accel+0xd0>)
 80014c6:	f004 fdf3 	bl	80060b0 <HAL_GPIO_WritePin>
	spi_TxData = 0x12 | 0x80;		//使地�?第一位为1（读模式�?
 80014ca:	4b30      	ldr	r3, [pc, #192]	; (800158c <BMI088_read_Accel+0xd4>)
 80014cc:	2292      	movs	r2, #146	; 0x92
 80014ce:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);	//写入�?要读取的地址
 80014d0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2301      	movs	r3, #1
 80014d8:	4a2d      	ldr	r2, [pc, #180]	; (8001590 <BMI088_read_Accel+0xd8>)
 80014da:	492c      	ldr	r1, [pc, #176]	; (800158c <BMI088_read_Accel+0xd4>)
 80014dc:	482d      	ldr	r0, [pc, #180]	; (8001594 <BMI088_read_Accel+0xdc>)
 80014de:	f005 fd7b 	bl	8006fd8 <HAL_SPI_TransmitReceive>
	spi_TxData = 0x12 | 0x80;		//使地�?第一位为1（读模式�?
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <BMI088_read_Accel+0xd4>)
 80014e4:	2292      	movs	r2, #146	; 0x92
 80014e6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);	//写入�?要读取的地址
 80014e8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2301      	movs	r3, #1
 80014f0:	4a27      	ldr	r2, [pc, #156]	; (8001590 <BMI088_read_Accel+0xd8>)
 80014f2:	4926      	ldr	r1, [pc, #152]	; (800158c <BMI088_read_Accel+0xd4>)
 80014f4:	4827      	ldr	r0, [pc, #156]	; (8001594 <BMI088_read_Accel+0xdc>)
 80014f6:	f005 fd6f 	bl	8006fd8 <HAL_SPI_TransmitReceive>
	spi_TxData = 0x55;
 80014fa:	4b24      	ldr	r3, [pc, #144]	; (800158c <BMI088_read_Accel+0xd4>)
 80014fc:	2255      	movs	r2, #85	; 0x55
 80014fe:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<6;i++)
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
 8001504:	e012      	b.n	800152c <BMI088_read_Accel+0x74>
	    {
			HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 300);
 8001506:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2301      	movs	r3, #1
 800150e:	4a20      	ldr	r2, [pc, #128]	; (8001590 <BMI088_read_Accel+0xd8>)
 8001510:	491e      	ldr	r1, [pc, #120]	; (800158c <BMI088_read_Accel+0xd4>)
 8001512:	4820      	ldr	r0, [pc, #128]	; (8001594 <BMI088_read_Accel+0xdc>)
 8001514:	f005 fd60 	bl	8006fd8 <HAL_SPI_TransmitReceive>
	        temp_arr[i] = spi_RxData;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	4a1d      	ldr	r2, [pc, #116]	; (8001590 <BMI088_read_Accel+0xd8>)
 800151c:	7812      	ldrb	r2, [r2, #0]
 800151e:	3310      	adds	r3, #16
 8001520:	443b      	add	r3, r7
 8001522:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(uint8_t i=0;i<6;i++)
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	3301      	adds	r3, #1
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	2b05      	cmp	r3, #5
 8001530:	d9e9      	bls.n	8001506 <BMI088_read_Accel+0x4e>
	    }
	imu->accel[0] = (temp_arr[0] + (temp_arr[1] << 8));
 8001532:	7a3b      	ldrb	r3, [r7, #8]
 8001534:	b29a      	uxth	r2, r3
 8001536:	7a7b      	ldrb	r3, [r7, #9]
 8001538:	b29b      	uxth	r3, r3
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	b29b      	uxth	r3, r3
 800153e:	4413      	add	r3, r2
 8001540:	b29b      	uxth	r3, r3
 8001542:	b21a      	sxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	80da      	strh	r2, [r3, #6]
	imu->accel[1] = (temp_arr[2] + (temp_arr[3] << 8));
 8001548:	7abb      	ldrb	r3, [r7, #10]
 800154a:	b29a      	uxth	r2, r3
 800154c:	7afb      	ldrb	r3, [r7, #11]
 800154e:	b29b      	uxth	r3, r3
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	b29b      	uxth	r3, r3
 8001554:	4413      	add	r3, r2
 8001556:	b29b      	uxth	r3, r3
 8001558:	b21a      	sxth	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	811a      	strh	r2, [r3, #8]
	imu->accel[2] = (temp_arr[4] + (temp_arr[5] << 8));
 800155e:	7b3b      	ldrb	r3, [r7, #12]
 8001560:	b29a      	uxth	r2, r3
 8001562:	7b7b      	ldrb	r3, [r7, #13]
 8001564:	b29b      	uxth	r3, r3
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b29b      	uxth	r3, r3
 800156a:	4413      	add	r3, r2
 800156c:	b29b      	uxth	r3, r3
 800156e:	b21a      	sxth	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	815a      	strh	r2, [r3, #10]

	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);    //传输停止
 8001574:	2201      	movs	r2, #1
 8001576:	2110      	movs	r1, #16
 8001578:	4803      	ldr	r0, [pc, #12]	; (8001588 <BMI088_read_Accel+0xd0>)
 800157a:	f004 fd99 	bl	80060b0 <HAL_GPIO_WritePin>
 }
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40020000 	.word	0x40020000
 800158c:	2000023c 	.word	0x2000023c
 8001590:	2000023d 	.word	0x2000023d
 8001594:	2000096c 	.word	0x2000096c

08001598 <BMI088_read_Gyro>:

void BMI088_read_Gyro(IMU_TypeDef *imu)
 {
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2101      	movs	r1, #1
 80015a4:	482b      	ldr	r0, [pc, #172]	; (8001654 <BMI088_read_Gyro+0xbc>)
 80015a6:	f004 fd83 	bl	80060b0 <HAL_GPIO_WritePin>
	spi_TxData = 0x02 | 0x80;		                       //使地�?第一位为1（读模式�?
 80015aa:	4b2b      	ldr	r3, [pc, #172]	; (8001658 <BMI088_read_Gyro+0xc0>)
 80015ac:	2282      	movs	r2, #130	; 0x82
 80015ae:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 300);	       //写入�?要读取的地址
 80015b0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80015b4:	2201      	movs	r2, #1
 80015b6:	4928      	ldr	r1, [pc, #160]	; (8001658 <BMI088_read_Gyro+0xc0>)
 80015b8:	4828      	ldr	r0, [pc, #160]	; (800165c <BMI088_read_Gyro+0xc4>)
 80015ba:	f005 fac0 	bl	8006b3e <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80015be:	bf00      	nop
 80015c0:	4826      	ldr	r0, [pc, #152]	; (800165c <BMI088_read_Gyro+0xc4>)
 80015c2:	f005 ffb5 	bl	8007530 <HAL_SPI_GetState>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d0f9      	beq.n	80015c0 <BMI088_read_Gyro+0x28>

	for(int i=0; i<6; i++)                                 //接受读取信息
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	e013      	b.n	80015fa <BMI088_read_Gyro+0x62>
	{
		HAL_SPI_Receive(&hspi1, &temp_arr[i], 1, 300);
 80015d2:	f107 020c 	add.w	r2, r7, #12
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	18d1      	adds	r1, r2, r3
 80015da:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80015de:	2201      	movs	r2, #1
 80015e0:	481e      	ldr	r0, [pc, #120]	; (800165c <BMI088_read_Gyro+0xc4>)
 80015e2:	f005 fbe8 	bl	8006db6 <HAL_SPI_Receive>
		while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80015e6:	bf00      	nop
 80015e8:	481c      	ldr	r0, [pc, #112]	; (800165c <BMI088_read_Gyro+0xc4>)
 80015ea:	f005 ffa1 	bl	8007530 <HAL_SPI_GetState>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d0f9      	beq.n	80015e8 <BMI088_read_Gyro+0x50>
	for(int i=0; i<6; i++)                                 //接受读取信息
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3301      	adds	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	2b05      	cmp	r3, #5
 80015fe:	dde8      	ble.n	80015d2 <BMI088_read_Gyro+0x3a>
	}

	imu->gyro[0] = (temp_arr[0] + (temp_arr[1] << 8));
 8001600:	7b3b      	ldrb	r3, [r7, #12]
 8001602:	b29a      	uxth	r2, r3
 8001604:	7b7b      	ldrb	r3, [r7, #13]
 8001606:	b29b      	uxth	r3, r3
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	b29b      	uxth	r3, r3
 800160c:	4413      	add	r3, r2
 800160e:	b29b      	uxth	r3, r3
 8001610:	b21a      	sxth	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	801a      	strh	r2, [r3, #0]
	imu->gyro[1] = (temp_arr[2] + (temp_arr[3] << 8));
 8001616:	7bbb      	ldrb	r3, [r7, #14]
 8001618:	b29a      	uxth	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b29b      	uxth	r3, r3
 800161e:	021b      	lsls	r3, r3, #8
 8001620:	b29b      	uxth	r3, r3
 8001622:	4413      	add	r3, r2
 8001624:	b29b      	uxth	r3, r3
 8001626:	b21a      	sxth	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	805a      	strh	r2, [r3, #2]
	imu->gyro[2] = (temp_arr[4] + (temp_arr[5] << 8));
 800162c:	7c3b      	ldrb	r3, [r7, #16]
 800162e:	b29a      	uxth	r2, r3
 8001630:	7c7b      	ldrb	r3, [r7, #17]
 8001632:	b29b      	uxth	r3, r3
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b29b      	uxth	r3, r3
 8001638:	4413      	add	r3, r2
 800163a:	b29b      	uxth	r3, r3
 800163c:	b21a      	sxth	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	809a      	strh	r2, [r3, #4]
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);    //传输停止
 8001642:	2201      	movs	r2, #1
 8001644:	2101      	movs	r1, #1
 8001646:	4803      	ldr	r0, [pc, #12]	; (8001654 <BMI088_read_Gyro+0xbc>)
 8001648:	f004 fd32 	bl	80060b0 <HAL_GPIO_WritePin>

 }
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40020400 	.word	0x40020400
 8001658:	2000023c 	.word	0x2000023c
 800165c:	2000096c 	.word	0x2000096c

08001660 <BMI088_write_byte>:

void BMI088_write_byte(uint8_t write_data, uint8_t addr, accel_or_gyro a_enum)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
 800166a:	460b      	mov	r3, r1
 800166c:	71bb      	strb	r3, [r7, #6]
 800166e:	4613      	mov	r3, r2
 8001670:	717b      	strb	r3, [r7, #5]
	switch(a_enum)
 8001672:	797b      	ldrb	r3, [r7, #5]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <BMI088_write_byte+0x1e>
 8001678:	2b01      	cmp	r3, #1
 800167a:	d006      	beq.n	800168a <BMI088_write_byte+0x2a>
 800167c:	e00b      	b.n	8001696 <BMI088_write_byte+0x36>
	{
	case accel:
		HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2110      	movs	r1, #16
 8001682:	481f      	ldr	r0, [pc, #124]	; (8001700 <BMI088_write_byte+0xa0>)
 8001684:	f004 fd14 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8001688:	e005      	b.n	8001696 <BMI088_write_byte+0x36>
    case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	2101      	movs	r1, #1
 800168e:	481d      	ldr	r0, [pc, #116]	; (8001704 <BMI088_write_byte+0xa4>)
 8001690:	f004 fd0e 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8001694:	bf00      	nop
	}
	spi_TxData = addr & 0x7F;                    //bit0为0，向imu写
 8001696:	79bb      	ldrb	r3, [r7, #6]
 8001698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <BMI088_write_byte+0xa8>)
 80016a0:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 500);
 80016a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016a6:	2201      	movs	r2, #1
 80016a8:	4917      	ldr	r1, [pc, #92]	; (8001708 <BMI088_write_byte+0xa8>)
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <BMI088_write_byte+0xac>)
 80016ac:	f005 fa47 	bl	8006b3e <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_BUSY_TX);
 80016b0:	bf00      	nop
 80016b2:	4816      	ldr	r0, [pc, #88]	; (800170c <BMI088_write_byte+0xac>)
 80016b4:	f005 ff3c 	bl	8007530 <HAL_SPI_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d0f9      	beq.n	80016b2 <BMI088_write_byte+0x52>
	HAL_SPI_Transmit(&hspi1, &write_data, 1, 500);
 80016be:	1df9      	adds	r1, r7, #7
 80016c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016c4:	2201      	movs	r2, #1
 80016c6:	4811      	ldr	r0, [pc, #68]	; (800170c <BMI088_write_byte+0xac>)
 80016c8:	f005 fa39 	bl	8006b3e <HAL_SPI_Transmit>
	HAL_Delay(30);
 80016cc:	201e      	movs	r0, #30
 80016ce:	f002 fe39 	bl	8004344 <HAL_Delay>
	switch(a_enum)
 80016d2:	797b      	ldrb	r3, [r7, #5]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d002      	beq.n	80016de <BMI088_write_byte+0x7e>
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d006      	beq.n	80016ea <BMI088_write_byte+0x8a>
		break;
	case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
		break;
	}
}
 80016dc:	e00b      	b.n	80016f6 <BMI088_write_byte+0x96>
	    HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	2110      	movs	r1, #16
 80016e2:	4807      	ldr	r0, [pc, #28]	; (8001700 <BMI088_write_byte+0xa0>)
 80016e4:	f004 fce4 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 80016e8:	e005      	b.n	80016f6 <BMI088_write_byte+0x96>
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2101      	movs	r1, #1
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <BMI088_write_byte+0xa4>)
 80016f0:	f004 fcde 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 80016f4:	bf00      	nop
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40020000 	.word	0x40020000
 8001704:	40020400 	.word	0x40020400
 8001708:	2000023c 	.word	0x2000023c
 800170c:	2000096c 	.word	0x2000096c

08001710 <BMI088_init>:

void BMI088_init()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	//加速度计初始化
    BMI088_write_byte(0xB6, 0x7E, accel);            //向0x7E写入0xb6以软件复位加速度计
 8001714:	2200      	movs	r2, #0
 8001716:	217e      	movs	r1, #126	; 0x7e
 8001718:	20b6      	movs	r0, #182	; 0xb6
 800171a:	f7ff ffa1 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(0x04, 0x7D, accel);            //向0x7D写入0x04以取消加速度计暂停
 800171e:	2200      	movs	r2, #0
 8001720:	217d      	movs	r1, #125	; 0x7d
 8001722:	2004      	movs	r0, #4
 8001724:	f7ff ff9c 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(0x00,0x41,accel);//设置量程为±3g
 8001728:	2200      	movs	r2, #0
 800172a:	2141      	movs	r1, #65	; 0x41
 800172c:	2000      	movs	r0, #0
 800172e:	f7ff ff97 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(0x89,0x40 , accel);
 8001732:	2200      	movs	r2, #0
 8001734:	2140      	movs	r1, #64	; 0x40
 8001736:	2089      	movs	r0, #137	; 0x89
 8001738:	f7ff ff92 	bl	8001660 <BMI088_write_byte>

	//陀螺仪初始化
	BMI088_write_byte(0xB6, 0x14, gyro);             //向0x14写入0xb6以软件复位陀螺仪
 800173c:	2201      	movs	r2, #1
 800173e:	2114      	movs	r1, #20
 8001740:	20b6      	movs	r0, #182	; 0xb6
 8001742:	f7ff ff8d 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(0x00,  0x11, gyro);
 8001746:	2201      	movs	r2, #1
 8001748:	2111      	movs	r1, #17
 800174a:	2000      	movs	r0, #0
 800174c:	f7ff ff88 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(GYRO_RANGE_500_DEG_S, GYRO_RANGE_ADDR, gyro);//±500
 8001750:	2201      	movs	r2, #1
 8001752:	210f      	movs	r1, #15
 8001754:	2002      	movs	r0, #2
 8001756:	f7ff ff83 	bl	8001660 <BMI088_write_byte>
	BMI088_write_byte(GYRO_ODR_200Hz_BANDWIDTH_64Hz, GYRO_BANDWIDTH_ADDR, gyro);
 800175a:	2201      	movs	r2, #1
 800175c:	2110      	movs	r1, #16
 800175e:	2006      	movs	r0, #6
 8001760:	f7ff ff7e 	bl	8001660 <BMI088_write_byte>
	imu_data.sensitivity = 1;
 8001764:	4b02      	ldr	r3, [pc, #8]	; (8001770 <BMI088_init+0x60>)
 8001766:	2201      	movs	r2, #1
 8001768:	635a      	str	r2, [r3, #52]	; 0x34

}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200001ec 	.word	0x200001ec

08001774 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b092      	sub	sp, #72	; 0x48
 8001778:	af00      	add	r7, sp, #0
 800177a:	61f8      	str	r0, [r7, #28]
 800177c:	ed87 0a06 	vstr	s0, [r7, #24]
 8001780:	edc7 0a05 	vstr	s1, [r7, #20]
 8001784:	ed87 1a04 	vstr	s2, [r7, #16]
 8001788:	edc7 1a03 	vstr	s3, [r7, #12]
 800178c:	ed87 2a02 	vstr	s4, [r7, #8]
 8001790:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001794:	edd7 7a03 	vldr	s15, [r7, #12]
 8001798:	eef5 7a40 	vcmp.f32	s15, #0.0
 800179c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a0:	d10e      	bne.n	80017c0 <MahonyAHRSupdateIMU+0x4c>
 80017a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	d107      	bne.n	80017c0 <MahonyAHRSupdateIMU+0x4c>
 80017b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	f000 8136 	beq.w	8001a2c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80017c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80017c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80017cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e0:	eeb0 0a67 	vmov.f32	s0, s15
 80017e4:	f000 fa3c 	bl	8001c60 <invSqrt>
 80017e8:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
		ax *= recipNorm;
 80017ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80017f0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80017f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f8:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 80017fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001800:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001808:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;
 800180c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001810:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001814:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001818:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	3304      	adds	r3, #4
 8001820:	ed93 7a00 	vldr	s14, [r3]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	330c      	adds	r3, #12
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	edd3 6a00 	vldr	s13, [r3]
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3308      	adds	r3, #8
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001842:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001846:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	ed93 7a00 	vldr	s14, [r3]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	3304      	adds	r3, #4
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	3308      	adds	r3, #8
 8001860:	edd3 6a00 	vldr	s13, [r3]
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	330c      	adds	r3, #12
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001874:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	ed93 7a00 	vldr	s14, [r3]
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001888:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800188c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	330c      	adds	r3, #12
 8001894:	edd3 6a00 	vldr	s13, [r3]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	330c      	adds	r3, #12
 800189c:	edd3 7a00 	vldr	s15, [r3]
 80018a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 80018ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80018b0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b8:	edd7 6a01 	vldr	s13, [r7, #4]
 80018bc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80018c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		halfey = (az * halfvx - ax * halfvz);
 80018cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80018d0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80018d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018d8:	edd7 6a03 	vldr	s13, [r7, #12]
 80018dc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018e8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		halfez = (ax * halfvy - ay * halfvx);
 80018ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80018f0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80018f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f8:	edd7 6a02 	vldr	s13, [r7, #8]
 80018fc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001900:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001904:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001908:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 800190c:	4bcd      	ldr	r3, [pc, #820]	; (8001c44 <MahonyAHRSupdateIMU+0x4d0>)
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191a:	dd54      	ble.n	80019c6 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 800191c:	4bc9      	ldr	r3, [pc, #804]	; (8001c44 <MahonyAHRSupdateIMU+0x4d0>)
 800191e:	ed93 7a00 	vldr	s14, [r3]
 8001922:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800192a:	ed9f 7ac7 	vldr	s14, [pc, #796]	; 8001c48 <MahonyAHRSupdateIMU+0x4d4>
 800192e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001932:	4bc6      	ldr	r3, [pc, #792]	; (8001c4c <MahonyAHRSupdateIMU+0x4d8>)
 8001934:	edd3 7a00 	vldr	s15, [r3]
 8001938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193c:	4bc3      	ldr	r3, [pc, #780]	; (8001c4c <MahonyAHRSupdateIMU+0x4d8>)
 800193e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8001942:	4bc0      	ldr	r3, [pc, #768]	; (8001c44 <MahonyAHRSupdateIMU+0x4d0>)
 8001944:	ed93 7a00 	vldr	s14, [r3]
 8001948:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800194c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001950:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8001c48 <MahonyAHRSupdateIMU+0x4d4>
 8001954:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001958:	4bbd      	ldr	r3, [pc, #756]	; (8001c50 <MahonyAHRSupdateIMU+0x4dc>)
 800195a:	edd3 7a00 	vldr	s15, [r3]
 800195e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001962:	4bbb      	ldr	r3, [pc, #748]	; (8001c50 <MahonyAHRSupdateIMU+0x4dc>)
 8001964:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8001968:	4bb6      	ldr	r3, [pc, #728]	; (8001c44 <MahonyAHRSupdateIMU+0x4d0>)
 800196a:	ed93 7a00 	vldr	s14, [r3]
 800196e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001976:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8001c48 <MahonyAHRSupdateIMU+0x4d4>
 800197a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800197e:	4bb5      	ldr	r3, [pc, #724]	; (8001c54 <MahonyAHRSupdateIMU+0x4e0>)
 8001980:	edd3 7a00 	vldr	s15, [r3]
 8001984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001988:	4bb2      	ldr	r3, [pc, #712]	; (8001c54 <MahonyAHRSupdateIMU+0x4e0>)
 800198a:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 800198e:	4baf      	ldr	r3, [pc, #700]	; (8001c4c <MahonyAHRSupdateIMU+0x4d8>)
 8001990:	edd3 7a00 	vldr	s15, [r3]
 8001994:	ed97 7a06 	vldr	s14, [r7, #24]
 8001998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800199c:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 80019a0:	4bab      	ldr	r3, [pc, #684]	; (8001c50 <MahonyAHRSupdateIMU+0x4dc>)
 80019a2:	edd3 7a00 	vldr	s15, [r3]
 80019a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80019aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ae:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 80019b2:	4ba8      	ldr	r3, [pc, #672]	; (8001c54 <MahonyAHRSupdateIMU+0x4e0>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80019bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c0:	edc7 7a04 	vstr	s15, [r7, #16]
 80019c4:	e00b      	b.n	80019de <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 80019c6:	4ba1      	ldr	r3, [pc, #644]	; (8001c4c <MahonyAHRSupdateIMU+0x4d8>)
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 80019ce:	4ba0      	ldr	r3, [pc, #640]	; (8001c50 <MahonyAHRSupdateIMU+0x4dc>)
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 80019d6:	4b9f      	ldr	r3, [pc, #636]	; (8001c54 <MahonyAHRSupdateIMU+0x4e0>)
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 80019de:	4b9e      	ldr	r3, [pc, #632]	; (8001c58 <MahonyAHRSupdateIMU+0x4e4>)
 80019e0:	ed93 7a00 	vldr	s14, [r3]
 80019e4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80019e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 80019f8:	4b97      	ldr	r3, [pc, #604]	; (8001c58 <MahonyAHRSupdateIMU+0x4e4>)
 80019fa:	ed93 7a00 	vldr	s14, [r3]
 80019fe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a06:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a0e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8001a12:	4b91      	ldr	r3, [pc, #580]	; (8001c58 <MahonyAHRSupdateIMU+0x4e4>)
 8001a14:	ed93 7a00 	vldr	s14, [r3]
 8001a18:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a20:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a28:	edc7 7a04 	vstr	s15, [r7, #16]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8001a2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a30:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8001c5c <MahonyAHRSupdateIMU+0x4e8>
 8001a34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a38:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8001a3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a40:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8001c5c <MahonyAHRSupdateIMU+0x4e8>
 8001a44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a48:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8001a4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a50:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8001c5c <MahonyAHRSupdateIMU+0x4e8>
 8001a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a58:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
	qb = q[1];
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
	qc = q[2];
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	ed93 7a00 	vldr	s14, [r3]
 8001a74:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a78:	eef1 6a67 	vneg.f32	s13, s15
 8001a7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a80:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a84:	ed97 6a08 	vldr	s12, [r7, #32]
 8001a88:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a8c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a90:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	330c      	adds	r3, #12
 8001a98:	ed93 6a00 	vldr	s12, [r3]
 8001a9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001aa4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	ed93 7a00 	vldr	s14, [r3]
 8001aba:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001abe:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ac2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ac6:	ed97 6a08 	vldr	s12, [r7, #32]
 8001aca:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ace:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ad2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	330c      	adds	r3, #12
 8001ada:	ed93 6a00 	vldr	s12, [r3]
 8001ade:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ae2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ae6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3304      	adds	r3, #4
 8001aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af2:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3308      	adds	r3, #8
 8001afa:	ed93 7a00 	vldr	s14, [r3]
 8001afe:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001b02:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b06:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b0a:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8001b0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b16:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	330c      	adds	r3, #12
 8001b1e:	ed93 6a00 	vldr	s12, [r3]
 8001b22:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b26:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3308      	adds	r3, #8
 8001b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b36:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx);
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	330c      	adds	r3, #12
 8001b3e:	ed93 7a00 	vldr	s14, [r3]
 8001b42:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001b46:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b4e:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8001b52:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b56:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b5a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b5e:	ed97 6a08 	vldr	s12, [r7, #32]
 8001b62:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b6a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	330c      	adds	r3, #12
 8001b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b76:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	edd3 6a00 	vldr	s13, [r3]
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3304      	adds	r3, #4
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3308      	adds	r3, #8
 8001ba6:	edd3 6a00 	vldr	s13, [r3]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	3308      	adds	r3, #8
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	330c      	adds	r3, #12
 8001bbe:	edd3 6a00 	vldr	s13, [r3]
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	330c      	adds	r3, #12
 8001bc6:	edd3 7a00 	vldr	s15, [r3]
 8001bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd6:	f000 f843 	bl	8001c60 <invSqrt>
 8001bda:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
	q[0] *= recipNorm;
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	ed93 7a00 	vldr	s14, [r3]
 8001be4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	ed93 7a00 	vldr	s14, [r3]
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c06:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3308      	adds	r3, #8
 8001c0e:	ed93 7a00 	vldr	s14, [r3]
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3308      	adds	r3, #8
 8001c16:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	330c      	adds	r3, #12
 8001c26:	ed93 7a00 	vldr	s14, [r3]
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	330c      	adds	r3, #12
 8001c2e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c36:	edc3 7a00 	vstr	s15, [r3]
}
 8001c3a:	bf00      	nop
 8001c3c:	3748      	adds	r7, #72	; 0x48
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000240 	.word	0x20000240
 8001c48:	3a83126f 	.word	0x3a83126f
 8001c4c:	20000244 	.word	0x20000244
 8001c50:	20000248 	.word	0x20000248
 8001c54:	2000024c 	.word	0x2000024c
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	3a03126f 	.word	0x3a03126f

08001c60 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c76:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	105a      	asrs	r2, r3, #1
 8001c8a:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <invSqrt+0x74>)
 8001c8c:	1a9b      	subs	r3, r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001c98:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cac:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001cb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cb4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cbc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	ee07 3a90 	vmov	s15, r3
}
 8001cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cca:	371c      	adds	r7, #28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	5f3759df 	.word	0x5f3759df

08001cd8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001cdc:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001cde:	4a18      	ldr	r2, [pc, #96]	; (8001d40 <MX_CAN1_Init+0x68>)
 8001ce0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001cf6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cfa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001cfe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d02:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d04:	4b0d      	ldr	r3, [pc, #52]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d0a:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d10:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d1c:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d28:	4804      	ldr	r0, [pc, #16]	; (8001d3c <MX_CAN1_Init+0x64>)
 8001d2a:	f002 fb2f 	bl	800438c <HAL_CAN_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001d34:	f001 f9ae 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	2000041c 	.word	0x2000041c
 8001d40:	40006400 	.word	0x40006400

08001d44 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a29      	ldr	r2, [pc, #164]	; (8001e08 <HAL_CAN_MspInit+0xc4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d14b      	bne.n	8001dfe <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	4b28      	ldr	r3, [pc, #160]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a27      	ldr	r2, [pc, #156]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b25      	ldr	r3, [pc, #148]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	4b21      	ldr	r3, [pc, #132]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a20      	ldr	r2, [pc, #128]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d8c:	f043 0308 	orr.w	r3, r3, #8
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b1e      	ldr	r3, [pc, #120]	; (8001e0c <HAL_CAN_MspInit+0xc8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001daa:	2303      	movs	r3, #3
 8001dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001dae:	2309      	movs	r3, #9
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	4815      	ldr	r0, [pc, #84]	; (8001e10 <HAL_CAN_MspInit+0xcc>)
 8001dba:	f003 ffc5 	bl	8005d48 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2105      	movs	r1, #5
 8001dc2:	2013      	movs	r0, #19
 8001dc4:	f003 f9fc 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001dc8:	2013      	movs	r0, #19
 8001dca:	f003 fa15 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2105      	movs	r1, #5
 8001dd2:	2014      	movs	r0, #20
 8001dd4:	f003 f9f4 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001dd8:	2014      	movs	r0, #20
 8001dda:	f003 fa0d 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2105      	movs	r1, #5
 8001de2:	2015      	movs	r0, #21
 8001de4:	f003 f9ec 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001de8:	2015      	movs	r0, #21
 8001dea:	f003 fa05 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001dee:	2200      	movs	r2, #0
 8001df0:	2105      	movs	r1, #5
 8001df2:	2016      	movs	r0, #22
 8001df4:	f003 f9e4 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001df8:	2016      	movs	r0, #22
 8001dfa:	f003 f9fd 	bl	80051f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40006400 	.word	0x40006400
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020c00 	.word	0x40020c00

08001e14 <Can_MessageConfig>:
  }
}

/* USER CODE BEGIN 1 */
void Can_MessageConfig(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	e052      	b.n	8001ec6 <Can_MessageConfig+0xb2>
	{
		Can_cmdHeader[i].ExtId =   0x0;
 8001e20:	494c      	ldr	r1, [pc, #304]	; (8001f54 <Can_MessageConfig+0x140>)
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3304      	adds	r3, #4
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].IDE = CAN_ID_STD;
 8001e34:	4947      	ldr	r1, [pc, #284]	; (8001f54 <Can_MessageConfig+0x140>)
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	440b      	add	r3, r1
 8001e42:	3308      	adds	r3, #8
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].RTR = CAN_RTR_DATA;
 8001e48:	4942      	ldr	r1, [pc, #264]	; (8001f54 <Can_MessageConfig+0x140>)
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	440b      	add	r3, r1
 8001e56:	330c      	adds	r3, #12
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].DLC = 8;
 8001e5c:	493d      	ldr	r1, [pc, #244]	; (8001f54 <Can_MessageConfig+0x140>)
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	4413      	add	r3, r2
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	440b      	add	r3, r1
 8001e6a:	3310      	adds	r3, #16
 8001e6c:	2208      	movs	r2, #8
 8001e6e:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].ExtId = 0x0;
 8001e70:	4939      	ldr	r1, [pc, #228]	; (8001f58 <Can_MessageConfig+0x144>)
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4613      	mov	r3, r2
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	1a9b      	subs	r3, r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	3304      	adds	r3, #4
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].IDE = CAN_ID_STD;
 8001e84:	4934      	ldr	r1, [pc, #208]	; (8001f58 <Can_MessageConfig+0x144>)
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	1a9b      	subs	r3, r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	3308      	adds	r3, #8
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].RTR = CAN_RTR_DATA;
 8001e98:	492f      	ldr	r1, [pc, #188]	; (8001f58 <Can_MessageConfig+0x144>)
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	1a9b      	subs	r3, r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	440b      	add	r3, r1
 8001ea6:	330c      	adds	r3, #12
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].DLC = 8;
 8001eac:	492a      	ldr	r1, [pc, #168]	; (8001f58 <Can_MessageConfig+0x144>)
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	3310      	adds	r3, #16
 8001ebc:	2208      	movs	r2, #8
 8001ebe:	601a      	str	r2, [r3, #0]
	for(int i=0; i<8; i++)           //无特殊情况批量设????
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b07      	cmp	r3, #7
 8001eca:	dda9      	ble.n	8001e20 <Can_MessageConfig+0xc>
	}
	Can_cmdHeader[Motor_LeftFront_ID].StdId = 0x200;
 8001ecc:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <Can_MessageConfig+0x140>)
 8001ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ed2:	619a      	str	r2, [r3, #24]
	Can_recHeader[Motor_LeftFront_ID].StdId = 0x201;
 8001ed4:	4b20      	ldr	r3, [pc, #128]	; (8001f58 <Can_MessageConfig+0x144>)
 8001ed6:	f240 2201 	movw	r2, #513	; 0x201
 8001eda:	61da      	str	r2, [r3, #28]

	Can_cmdHeader[Motor_LeftRear_ID].StdId = 0x200;
 8001edc:	4b1d      	ldr	r3, [pc, #116]	; (8001f54 <Can_MessageConfig+0x140>)
 8001ede:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30
	Can_recHeader[Motor_LeftRear_ID].StdId = 0x202;
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	; (8001f58 <Can_MessageConfig+0x144>)
 8001ee6:	f240 2202 	movw	r2, #514	; 0x202
 8001eea:	639a      	str	r2, [r3, #56]	; 0x38

	Can_cmdHeader[Motor_RightRear_ID].StdId = 0x200;
 8001eec:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <Can_MessageConfig+0x140>)
 8001eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ef2:	649a      	str	r2, [r3, #72]	; 0x48
	Can_recHeader[Motor_RightRear_ID].StdId = 0x203;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <Can_MessageConfig+0x144>)
 8001ef6:	f240 2203 	movw	r2, #515	; 0x203
 8001efa:	655a      	str	r2, [r3, #84]	; 0x54

	Can_cmdHeader[Motor_RightFront_ID].StdId = 0x200;
 8001efc:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <Can_MessageConfig+0x140>)
 8001efe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f02:	661a      	str	r2, [r3, #96]	; 0x60
	Can_recHeader[Motor_RightFront_ID].StdId = 0x204;
 8001f04:	4b14      	ldr	r3, [pc, #80]	; (8001f58 <Can_MessageConfig+0x144>)
 8001f06:	f44f 7201 	mov.w	r2, #516	; 0x204
 8001f0a:	671a      	str	r2, [r3, #112]	; 0x70

	Can_cmdHeader[Motor_Pitch_ID].StdId = 0x1FF;
 8001f0c:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <Can_MessageConfig+0x140>)
 8001f0e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001f12:	679a      	str	r2, [r3, #120]	; 0x78
    Can_recHeader[Motor_Pitch_ID].StdId = 0x205;           //pitch id=1
 8001f14:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <Can_MessageConfig+0x144>)
 8001f16:	f240 2205 	movw	r2, #517	; 0x205
 8001f1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Can_cmdHeader[Motor_Yaw_ID].StdId = 0x1FF;
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <Can_MessageConfig+0x140>)
 8001f20:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001f24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    Can_recHeader[Motor_Yaw_ID].StdId = 0x206;             //yaw id=2
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <Can_MessageConfig+0x144>)
 8001f2a:	f240 2206 	movw	r2, #518	; 0x206
 8001f2e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	Can_cmdHeader[Motor_AmmoFeed_ID].StdId = 0x1FF;
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <Can_MessageConfig+0x140>)
 8001f34:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001f38:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    Can_recHeader[Motor_AmmoFeed_ID].StdId = 0x207;               //c610 id =7
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <Can_MessageConfig+0x144>)
 8001f3e:	f240 2207 	movw	r2, #519	; 0x207
 8001f42:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4



}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000260 	.word	0x20000260
 8001f58:	20000320 	.word	0x20000320

08001f5c <Can_Filter1Config>:
void Can_Filter1Config(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	; 0x28
 8001f60:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Filter_1;
	Filter_1.FilterActivation = ENABLE;
 8001f62:	2301      	movs	r3, #1
 8001f64:	623b      	str	r3, [r7, #32]
	Filter_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61bb      	str	r3, [r7, #24]
	Filter_1.FilterScale = CAN_FILTERSCALE_16BIT;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
	Filter_1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
	Filter_1.FilterIdHigh = 0x0000;
 8001f72:	2300      	movs	r3, #0
 8001f74:	603b      	str	r3, [r7, #0]
	Filter_1.FilterIdLow = 0x0000;
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]
	Filter_1.FilterMaskIdHigh = 0x0000;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
	Filter_1.FilterMaskIdLow = 0x0000;                      //全部接收
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
	Filter_1.FilterBank = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
	HAL_CAN_ConfigFilter(&hcan1, &Filter_1);
 8001f86:	463b      	mov	r3, r7
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4803      	ldr	r0, [pc, #12]	; (8001f98 <Can_Filter1Config+0x3c>)
 8001f8c:	f002 fafa 	bl	8004584 <HAL_CAN_ConfigFilter>
}
 8001f90:	bf00      	nop
 8001f92:	3728      	adds	r7, #40	; 0x28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	2000041c 	.word	0x2000041c

08001f9c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a81      	ldr	r2, [pc, #516]	; (80021b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	f040 8148 	bne.w	8002240 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &sCan_RxHeader, Can_RxData);
 8001fb0:	4b80      	ldr	r3, [pc, #512]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001fb2:	4a81      	ldr	r2, [pc, #516]	; (80021b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4881      	ldr	r0, [pc, #516]	; (80021bc <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8001fb8:	f002 fce3 	bl	8004982 <HAL_CAN_GetRxMessage>
		switch(sCan_RxHeader.StdId)
 8001fbc:	4b7e      	ldr	r3, [pc, #504]	; (80021b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001fc4:	2b06      	cmp	r3, #6
 8001fc6:	f200 813c 	bhi.w	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 8001fca:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd0:	08001fed 	.word	0x08001fed
 8001fd4:	08002043 	.word	0x08002043
 8001fd8:	0800209b 	.word	0x0800209b
 8001fdc:	080020f5 	.word	0x080020f5
 8001fe0:	08002153 	.word	0x08002153
 8001fe4:	080021c5 	.word	0x080021c5
 8001fe8:	08002223 	.word	0x08002223
		{
		case 0x201:
			Motor[1].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8001fec:	4b71      	ldr	r3, [pc, #452]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001fee:	789b      	ldrb	r3, [r3, #2]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	4b6f      	ldr	r3, [pc, #444]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8001ff8:	78db      	ldrb	r3, [r3, #3]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4413      	add	r3, r2
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	b21a      	sxth	r2, r3
 8002002:	4b6f      	ldr	r3, [pc, #444]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002004:	82da      	strh	r2, [r3, #22]
			Motor[1].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8002006:	4b6b      	ldr	r3, [pc, #428]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	b29b      	uxth	r3, r3
 800200c:	021b      	lsls	r3, r3, #8
 800200e:	b29a      	uxth	r2, r3
 8002010:	4b68      	ldr	r3, [pc, #416]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002012:	785b      	ldrb	r3, [r3, #1]
 8002014:	b29b      	uxth	r3, r3
 8002016:	4413      	add	r3, r2
 8002018:	b29a      	uxth	r2, r3
 800201a:	4b69      	ldr	r3, [pc, #420]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800201c:	829a      	strh	r2, [r3, #20]
			Motor[1].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 800201e:	4b65      	ldr	r3, [pc, #404]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002020:	791b      	ldrb	r3, [r3, #4]
 8002022:	b29b      	uxth	r3, r3
 8002024:	021b      	lsls	r3, r3, #8
 8002026:	b29a      	uxth	r2, r3
 8002028:	4b62      	ldr	r3, [pc, #392]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800202a:	795b      	ldrb	r3, [r3, #5]
 800202c:	b29b      	uxth	r3, r3
 800202e:	4413      	add	r3, r2
 8002030:	b29b      	uxth	r3, r3
 8002032:	b21a      	sxth	r2, r3
 8002034:	4b62      	ldr	r3, [pc, #392]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002036:	831a      	strh	r2, [r3, #24]
			Motor[1].temp = Can_RxData[6];
 8002038:	4b5e      	ldr	r3, [pc, #376]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800203a:	799a      	ldrb	r2, [r3, #6]
 800203c:	4b60      	ldr	r3, [pc, #384]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800203e:	769a      	strb	r2, [r3, #26]
		break;
 8002040:	e0ff      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x202:
			Motor[2].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002042:	4b5c      	ldr	r3, [pc, #368]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002044:	789b      	ldrb	r3, [r3, #2]
 8002046:	b29b      	uxth	r3, r3
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	b29a      	uxth	r2, r3
 800204c:	4b59      	ldr	r3, [pc, #356]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800204e:	78db      	ldrb	r3, [r3, #3]
 8002050:	b29b      	uxth	r3, r3
 8002052:	4413      	add	r3, r2
 8002054:	b29b      	uxth	r3, r3
 8002056:	b21a      	sxth	r2, r3
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800205a:	855a      	strh	r2, [r3, #42]	; 0x2a
			Motor[2].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 800205c:	4b55      	ldr	r3, [pc, #340]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	b29a      	uxth	r2, r3
 8002066:	4b53      	ldr	r3, [pc, #332]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002068:	785b      	ldrb	r3, [r3, #1]
 800206a:	b29b      	uxth	r3, r3
 800206c:	4413      	add	r3, r2
 800206e:	b29a      	uxth	r2, r3
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002072:	851a      	strh	r2, [r3, #40]	; 0x28
			Motor[2].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8002074:	4b4f      	ldr	r3, [pc, #316]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002076:	791b      	ldrb	r3, [r3, #4]
 8002078:	b29b      	uxth	r3, r3
 800207a:	021b      	lsls	r3, r3, #8
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b4d      	ldr	r3, [pc, #308]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002080:	795b      	ldrb	r3, [r3, #5]
 8002082:	b29b      	uxth	r3, r3
 8002084:	4413      	add	r3, r2
 8002086:	b29b      	uxth	r3, r3
 8002088:	b21a      	sxth	r2, r3
 800208a:	4b4d      	ldr	r3, [pc, #308]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800208c:	859a      	strh	r2, [r3, #44]	; 0x2c
			Motor[2].temp = Can_RxData[6];
 800208e:	4b49      	ldr	r3, [pc, #292]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002090:	799a      	ldrb	r2, [r3, #6]
 8002092:	4b4b      	ldr	r3, [pc, #300]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002094:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		break;
 8002098:	e0d3      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x203:
			Motor[3].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 800209a:	4b46      	ldr	r3, [pc, #280]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800209c:	789b      	ldrb	r3, [r3, #2]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	021b      	lsls	r3, r3, #8
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b43      	ldr	r3, [pc, #268]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020a6:	78db      	ldrb	r3, [r3, #3]
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	b21a      	sxth	r2, r3
 80020b0:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80020b2:	87da      	strh	r2, [r3, #62]	; 0x3e
			Motor[3].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80020b4:	4b3f      	ldr	r3, [pc, #252]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	b29a      	uxth	r2, r3
 80020be:	4b3d      	ldr	r3, [pc, #244]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020c0:	785b      	ldrb	r3, [r3, #1]
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	4413      	add	r3, r2
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80020ca:	879a      	strh	r2, [r3, #60]	; 0x3c
			Motor[3].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80020cc:	4b39      	ldr	r3, [pc, #228]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020ce:	791b      	ldrb	r3, [r3, #4]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	4b37      	ldr	r3, [pc, #220]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020d8:	795b      	ldrb	r3, [r3, #5]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	4413      	add	r3, r2
 80020de:	b29b      	uxth	r3, r3
 80020e0:	b21a      	sxth	r2, r3
 80020e2:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80020e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			Motor[3].temp = Can_RxData[6];
 80020e8:	4b32      	ldr	r3, [pc, #200]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020ea:	799a      	ldrb	r2, [r3, #6]
 80020ec:	4b34      	ldr	r3, [pc, #208]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80020ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		break;
 80020f2:	e0a6      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x204:
			Motor[4].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80020f4:	4b2f      	ldr	r3, [pc, #188]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80020f6:	789b      	ldrb	r3, [r3, #2]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	021b      	lsls	r3, r3, #8
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	4b2d      	ldr	r3, [pc, #180]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002100:	78db      	ldrb	r3, [r3, #3]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4413      	add	r3, r2
 8002106:	b29b      	uxth	r3, r3
 8002108:	b21a      	sxth	r2, r3
 800210a:	4b2d      	ldr	r3, [pc, #180]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800210c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
			Motor[4].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8002110:	4b28      	ldr	r3, [pc, #160]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	b29b      	uxth	r3, r3
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	b29a      	uxth	r2, r3
 800211a:	4b26      	ldr	r3, [pc, #152]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800211c:	785b      	ldrb	r3, [r3, #1]
 800211e:	b29b      	uxth	r3, r3
 8002120:	4413      	add	r3, r2
 8002122:	b29a      	uxth	r2, r3
 8002124:	4b26      	ldr	r3, [pc, #152]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002126:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
			Motor[4].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 800212a:	4b22      	ldr	r3, [pc, #136]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800212c:	791b      	ldrb	r3, [r3, #4]
 800212e:	b29b      	uxth	r3, r3
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b1f      	ldr	r3, [pc, #124]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002136:	795b      	ldrb	r3, [r3, #5]
 8002138:	b29b      	uxth	r3, r3
 800213a:	4413      	add	r3, r2
 800213c:	b29b      	uxth	r3, r3
 800213e:	b21a      	sxth	r2, r3
 8002140:	4b1f      	ldr	r3, [pc, #124]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002142:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			Motor[4].temp = Can_RxData[6];
 8002146:	4b1b      	ldr	r3, [pc, #108]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002148:	799a      	ldrb	r2, [r3, #6]
 800214a:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800214c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		break;
 8002150:	e077      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		case 0x205:
			Motor[Motor_Pitch_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002152:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002154:	789b      	ldrb	r3, [r3, #2]
 8002156:	b29b      	uxth	r3, r3
 8002158:	021b      	lsls	r3, r3, #8
 800215a:	b29a      	uxth	r2, r3
 800215c:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800215e:	78db      	ldrb	r3, [r3, #3]
 8002160:	b29b      	uxth	r3, r3
 8002162:	4413      	add	r3, r2
 8002164:	b29b      	uxth	r3, r3
 8002166:	b21a      	sxth	r2, r3
 8002168:	4b15      	ldr	r3, [pc, #84]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 800216a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			Motor[Motor_Pitch_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 800216e:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	b29b      	uxth	r3, r3
 8002174:	021b      	lsls	r3, r3, #8
 8002176:	b29a      	uxth	r2, r3
 8002178:	4b0e      	ldr	r3, [pc, #56]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800217a:	785b      	ldrb	r3, [r3, #1]
 800217c:	b29b      	uxth	r3, r3
 800217e:	4413      	add	r3, r2
 8002180:	b29a      	uxth	r2, r3
 8002182:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8002184:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			Motor[Motor_Pitch_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 800218a:	791b      	ldrb	r3, [r3, #4]
 800218c:	b29b      	uxth	r3, r3
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	b29a      	uxth	r2, r3
 8002192:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8002194:	795b      	ldrb	r3, [r3, #5]
 8002196:	b29b      	uxth	r3, r3
 8002198:	4413      	add	r3, r2
 800219a:	b29b      	uxth	r3, r3
 800219c:	b21a      	sxth	r2, r3
 800219e:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80021a0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			Motor[Motor_Pitch_ID].temp = Can_RxData[6];
 80021a4:	4b03      	ldr	r3, [pc, #12]	; (80021b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 80021a6:	799a      	ldrb	r2, [r3, #6]
 80021a8:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 80021aa:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		break;
 80021ae:	e048      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
 80021b0:	40006400 	.word	0x40006400
 80021b4:	20000250 	.word	0x20000250
 80021b8:	20000400 	.word	0x20000400
 80021bc:	2000041c 	.word	0x2000041c
 80021c0:	200008a0 	.word	0x200008a0

		case 0x206:
			Motor[Motor_Yaw_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80021c4:	4b21      	ldr	r3, [pc, #132]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80021c6:	789b      	ldrb	r3, [r3, #2]
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	4b1f      	ldr	r3, [pc, #124]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80021d0:	78db      	ldrb	r3, [r3, #3]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	4413      	add	r3, r2
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	b21a      	sxth	r2, r3
 80021da:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 80021dc:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			Motor[Motor_Yaw_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80021e0:	4b1a      	ldr	r3, [pc, #104]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	021b      	lsls	r3, r3, #8
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	4b18      	ldr	r3, [pc, #96]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80021ec:	785b      	ldrb	r3, [r3, #1]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	4413      	add	r3, r2
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 80021f6:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			Motor[Motor_Yaw_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 80021fc:	791b      	ldrb	r3, [r3, #4]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	021b      	lsls	r3, r3, #8
 8002202:	b29a      	uxth	r2, r3
 8002204:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002206:	795b      	ldrb	r3, [r3, #5]
 8002208:	b29b      	uxth	r3, r3
 800220a:	4413      	add	r3, r2
 800220c:	b29b      	uxth	r3, r3
 800220e:	b21a      	sxth	r2, r3
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8002212:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
			Motor[Motor_Yaw_ID].temp = Can_RxData[6];
 8002216:	4b0d      	ldr	r3, [pc, #52]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002218:	799a      	ldrb	r2, [r3, #6]
 800221a:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 800221c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

		break;
 8002220:	e00f      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>

		case 0x207:
		     Motor[Motor_AmmoFeed_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8002224:	789b      	ldrb	r3, [r3, #2]
 8002226:	b29b      	uxth	r3, r3
 8002228:	021b      	lsls	r3, r3, #8
 800222a:	b29a      	uxth	r2, r3
 800222c:	4b07      	ldr	r3, [pc, #28]	; (800224c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 800222e:	78db      	ldrb	r3, [r3, #3]
 8002230:	b29b      	uxth	r3, r3
 8002232:	4413      	add	r3, r2
 8002234:	b29b      	uxth	r3, r3
 8002236:	b21a      	sxth	r2, r3
 8002238:	4b05      	ldr	r3, [pc, #20]	; (8002250 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 800223a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
		break;
 800223e:	e000      	b.n	8002242 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a6>
		}


	}
 8002240:	bf00      	nop
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000250 	.word	0x20000250
 8002250:	200008a0 	.word	0x200008a0

08002254 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
 800225e:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <MX_DMA_Init+0x3c>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a0b      	ldr	r2, [pc, #44]	; (8002290 <MX_DMA_Init+0x3c>)
 8002264:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b09      	ldr	r3, [pc, #36]	; (8002290 <MX_DMA_Init+0x3c>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002276:	2200      	movs	r2, #0
 8002278:	2105      	movs	r1, #5
 800227a:	200c      	movs	r0, #12
 800227c:	f002 ffa0 	bl	80051c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002280:	200c      	movs	r0, #12
 8002282:	f002 ffb9 	bl	80051f8 <HAL_NVIC_EnableIRQ>

}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800

08002294 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002298:	4a1c      	ldr	r2, [pc, #112]	; (800230c <MX_FREERTOS_Init+0x78>)
 800229a:	2100      	movs	r1, #0
 800229c:	481c      	ldr	r0, [pc, #112]	; (8002310 <MX_FREERTOS_Init+0x7c>)
 800229e:	f007 fe1f 	bl	8009ee0 <osThreadNew>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4a1b      	ldr	r2, [pc, #108]	; (8002314 <MX_FREERTOS_Init+0x80>)
 80022a6:	6013      	str	r3, [r2, #0]

  /* creation of SendMessage */
  SendMessageHandle = osThreadNew(start_SendMessage, NULL, &SendMessage_attributes);
 80022a8:	4a1b      	ldr	r2, [pc, #108]	; (8002318 <MX_FREERTOS_Init+0x84>)
 80022aa:	2100      	movs	r1, #0
 80022ac:	481b      	ldr	r0, [pc, #108]	; (800231c <MX_FREERTOS_Init+0x88>)
 80022ae:	f007 fe17 	bl	8009ee0 <osThreadNew>
 80022b2:	4603      	mov	r3, r0
 80022b4:	4a1a      	ldr	r2, [pc, #104]	; (8002320 <MX_FREERTOS_Init+0x8c>)
 80022b6:	6013      	str	r3, [r2, #0]

  /* creation of ReceiveMessage */
  ReceiveMessageHandle = osThreadNew(startReceiveMessage, NULL, &ReceiveMessage_attributes);
 80022b8:	4a1a      	ldr	r2, [pc, #104]	; (8002324 <MX_FREERTOS_Init+0x90>)
 80022ba:	2100      	movs	r1, #0
 80022bc:	481a      	ldr	r0, [pc, #104]	; (8002328 <MX_FREERTOS_Init+0x94>)
 80022be:	f007 fe0f 	bl	8009ee0 <osThreadNew>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4a19      	ldr	r2, [pc, #100]	; (800232c <MX_FREERTOS_Init+0x98>)
 80022c6:	6013      	str	r3, [r2, #0]

  /* creation of ChangeTarget */
  ChangeTargetHandle = osThreadNew(fun_ChangeTarget, NULL, &ChangeTarget_attributes);
 80022c8:	4a19      	ldr	r2, [pc, #100]	; (8002330 <MX_FREERTOS_Init+0x9c>)
 80022ca:	2100      	movs	r1, #0
 80022cc:	4819      	ldr	r0, [pc, #100]	; (8002334 <MX_FREERTOS_Init+0xa0>)
 80022ce:	f007 fe07 	bl	8009ee0 <osThreadNew>
 80022d2:	4603      	mov	r3, r0
 80022d4:	4a18      	ldr	r2, [pc, #96]	; (8002338 <MX_FREERTOS_Init+0xa4>)
 80022d6:	6013      	str	r3, [r2, #0]

  /* creation of PWM_Test */
  PWM_TestHandle = osThreadNew(Start_PWM_Test, NULL, &PWM_Test_attributes);
 80022d8:	4a18      	ldr	r2, [pc, #96]	; (800233c <MX_FREERTOS_Init+0xa8>)
 80022da:	2100      	movs	r1, #0
 80022dc:	4818      	ldr	r0, [pc, #96]	; (8002340 <MX_FREERTOS_Init+0xac>)
 80022de:	f007 fdff 	bl	8009ee0 <osThreadNew>
 80022e2:	4603      	mov	r3, r0
 80022e4:	4a17      	ldr	r2, [pc, #92]	; (8002344 <MX_FREERTOS_Init+0xb0>)
 80022e6:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Read */
  IMU_ReadHandle = osThreadNew(StartIMU_Read, NULL, &IMU_Read_attributes);
 80022e8:	4a17      	ldr	r2, [pc, #92]	; (8002348 <MX_FREERTOS_Init+0xb4>)
 80022ea:	2100      	movs	r1, #0
 80022ec:	4817      	ldr	r0, [pc, #92]	; (800234c <MX_FREERTOS_Init+0xb8>)
 80022ee:	f007 fdf7 	bl	8009ee0 <osThreadNew>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a16      	ldr	r2, [pc, #88]	; (8002350 <MX_FREERTOS_Init+0xbc>)
 80022f6:	6013      	str	r3, [r2, #0]

  /* creation of Chassis_task */
  Chassis_taskHandle = osThreadNew(Start_Chassis_task, NULL, &Chassis_task_attributes);
 80022f8:	4a16      	ldr	r2, [pc, #88]	; (8002354 <MX_FREERTOS_Init+0xc0>)
 80022fa:	2100      	movs	r1, #0
 80022fc:	4816      	ldr	r0, [pc, #88]	; (8002358 <MX_FREERTOS_Init+0xc4>)
 80022fe:	f007 fdef 	bl	8009ee0 <osThreadNew>
 8002302:	4603      	mov	r3, r0
 8002304:	4a15      	ldr	r2, [pc, #84]	; (800235c <MX_FREERTOS_Init+0xc8>)
 8002306:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	0800d108 	.word	0x0800d108
 8002310:	08002361 	.word	0x08002361
 8002314:	20000444 	.word	0x20000444
 8002318:	0800d12c 	.word	0x0800d12c
 800231c:	08002371 	.word	0x08002371
 8002320:	20000448 	.word	0x20000448
 8002324:	0800d150 	.word	0x0800d150
 8002328:	080025bd 	.word	0x080025bd
 800232c:	2000044c 	.word	0x2000044c
 8002330:	0800d174 	.word	0x0800d174
 8002334:	08002629 	.word	0x08002629
 8002338:	20000450 	.word	0x20000450
 800233c:	0800d198 	.word	0x0800d198
 8002340:	080027bd 	.word	0x080027bd
 8002344:	20000454 	.word	0x20000454
 8002348:	0800d1bc 	.word	0x0800d1bc
 800234c:	08002821 	.word	0x08002821
 8002350:	20000458 	.word	0x20000458
 8002354:	0800d1e0 	.word	0x0800d1e0
 8002358:	08002a55 	.word	0x08002a55
 800235c:	2000045c 	.word	0x2000045c

08002360 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002368:	2001      	movs	r0, #1
 800236a:	f007 fe4b 	bl	800a004 <osDelay>
 800236e:	e7fb      	b.n	8002368 <StartDefaultTask+0x8>

08002370 <start_SendMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_SendMessage */
void start_SendMessage(void *argument)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	static int16_t temp_yaw, temp_pitch, temp_ammofeed;
  /* Infinite loop */
  for(;;)
  {

	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8002378:	4b80      	ldr	r3, [pc, #512]	; (800257c <start_SendMessage+0x20c>)
 800237a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002386:	4b7d      	ldr	r3, [pc, #500]	; (800257c <start_SendMessage+0x20c>)
 8002388:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800238c:	eef0 0a47 	vmov.f32	s1, s14
 8002390:	eeb0 0a67 	vmov.f32	s0, s15
 8002394:	487a      	ldr	r0, [pc, #488]	; (8002580 <start_SendMessage+0x210>)
 8002396:	f000 ff85 	bl	80032a4 <PID_Origin>
	  PID_Origin(&PID_Motor_Angle[Motor_Yaw_ID], Motor[Motor_Yaw_ID].angle, Motor[Motor_Yaw_ID].target_angle);
 800239a:	4b78      	ldr	r3, [pc, #480]	; (800257c <start_SendMessage+0x20c>)
 800239c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 80023a0:	ee07 3a90 	vmov	s15, r3
 80023a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023a8:	4b74      	ldr	r3, [pc, #464]	; (800257c <start_SendMessage+0x20c>)
 80023aa:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 80023ae:	eef0 0a47 	vmov.f32	s1, s14
 80023b2:	eeb0 0a67 	vmov.f32	s0, s15
 80023b6:	4873      	ldr	r0, [pc, #460]	; (8002584 <start_SendMessage+0x214>)
 80023b8:	f000 ff74 	bl	80032a4 <PID_Origin>

	  PID_Incr(&PID_Motor_Speed[Motor_AmmoFeed_ID],Motor[Motor_AmmoFeed_ID].speed,Motor[Motor_AmmoFeed_ID].target_speed);
 80023bc:	4b6f      	ldr	r3, [pc, #444]	; (800257c <start_SendMessage+0x20c>)
 80023be:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ca:	4b6c      	ldr	r3, [pc, #432]	; (800257c <start_SendMessage+0x20c>)
 80023cc:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80023d0:	eef0 0a47 	vmov.f32	s1, s14
 80023d4:	eeb0 0a67 	vmov.f32	s0, s15
 80023d8:	486b      	ldr	r0, [pc, #428]	; (8002588 <start_SendMessage+0x218>)
 80023da:	f001 f83b 	bl	8003454 <PID_Incr>
      PID_Incr(&PID_Motor_Speed[Motor_Yaw_ID], Motor[Motor_Yaw_ID].speed, PID_Motor_Angle[Motor_Yaw_ID].Output);
 80023de:	4b67      	ldr	r3, [pc, #412]	; (800257c <start_SendMessage+0x20c>)
 80023e0:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 80023e4:	ee07 3a90 	vmov	s15, r3
 80023e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ec:	4b67      	ldr	r3, [pc, #412]	; (800258c <start_SendMessage+0x21c>)
 80023ee:	ed93 7a50 	vldr	s14, [r3, #320]	; 0x140
 80023f2:	eef0 0a47 	vmov.f32	s1, s14
 80023f6:	eeb0 0a67 	vmov.f32	s0, s15
 80023fa:	4865      	ldr	r0, [pc, #404]	; (8002590 <start_SendMessage+0x220>)
 80023fc:	f001 f82a 	bl	8003454 <PID_Incr>
	  PID_Incr(&PID_Motor_Speed[Motor_Pitch_ID],Motor[Motor_Pitch_ID].speed,PID_Motor_Angle[Motor_Pitch_ID].Output);
 8002400:	4b5e      	ldr	r3, [pc, #376]	; (800257c <start_SendMessage+0x20c>)
 8002402:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800240e:	4b5f      	ldr	r3, [pc, #380]	; (800258c <start_SendMessage+0x21c>)
 8002410:	ed93 7a44 	vldr	s14, [r3, #272]	; 0x110
 8002414:	eef0 0a47 	vmov.f32	s1, s14
 8002418:	eeb0 0a67 	vmov.f32	s0, s15
 800241c:	485d      	ldr	r0, [pc, #372]	; (8002594 <start_SendMessage+0x224>)
 800241e:	f001 f819 	bl	8003454 <PID_Incr>

	  temp_yaw += PID_Motor_Speed[Motor_Yaw_ID].Output;
 8002422:	4b5d      	ldr	r3, [pc, #372]	; (8002598 <start_SendMessage+0x228>)
 8002424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002428:	ee07 3a90 	vmov	s15, r3
 800242c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002430:	4b5a      	ldr	r3, [pc, #360]	; (800259c <start_SendMessage+0x22c>)
 8002432:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 8002436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800243a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800243e:	ee17 3a90 	vmov	r3, s15
 8002442:	b21a      	sxth	r2, r3
 8002444:	4b54      	ldr	r3, [pc, #336]	; (8002598 <start_SendMessage+0x228>)
 8002446:	801a      	strh	r2, [r3, #0]
	  temp_pitch += PID_Motor_Speed[Motor_Pitch_ID].Output;
 8002448:	4b55      	ldr	r3, [pc, #340]	; (80025a0 <start_SendMessage+0x230>)
 800244a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800244e:	ee07 3a90 	vmov	s15, r3
 8002452:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002456:	4b51      	ldr	r3, [pc, #324]	; (800259c <start_SendMessage+0x22c>)
 8002458:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 800245c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002460:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002464:	ee17 3a90 	vmov	r3, s15
 8002468:	b21a      	sxth	r2, r3
 800246a:	4b4d      	ldr	r3, [pc, #308]	; (80025a0 <start_SendMessage+0x230>)
 800246c:	801a      	strh	r2, [r3, #0]
	  temp_ammofeed += PID_Motor_Speed[Motor_AmmoFeed_ID].Output;
 800246e:	4b4d      	ldr	r3, [pc, #308]	; (80025a4 <start_SendMessage+0x234>)
 8002470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002474:	ee07 3a90 	vmov	s15, r3
 8002478:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800247c:	4b47      	ldr	r3, [pc, #284]	; (800259c <start_SendMessage+0x22c>)
 800247e:	edd3 7a5c 	vldr	s15, [r3, #368]	; 0x170
 8002482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002486:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800248a:	ee17 3a90 	vmov	r3, s15
 800248e:	b21a      	sxth	r2, r3
 8002490:	4b44      	ldr	r3, [pc, #272]	; (80025a4 <start_SendMessage+0x234>)
 8002492:	801a      	strh	r2, [r3, #0]

	  Can_TxData[0] = (temp_pitch>>8);
 8002494:	4b42      	ldr	r3, [pc, #264]	; (80025a0 <start_SendMessage+0x230>)
 8002496:	f9b3 3000 	ldrsh.w	r3, [r3]
 800249a:	121b      	asrs	r3, r3, #8
 800249c:	b21b      	sxth	r3, r3
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <start_SendMessage+0x238>)
 80024a2:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = temp_pitch;
 80024a4:	4b3e      	ldr	r3, [pc, #248]	; (80025a0 <start_SendMessage+0x230>)
 80024a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024aa:	b2da      	uxtb	r2, r3
 80024ac:	4b3e      	ldr	r3, [pc, #248]	; (80025a8 <start_SendMessage+0x238>)
 80024ae:	705a      	strb	r2, [r3, #1]

	  Can_TxData[2] = (temp_yaw>>8);
 80024b0:	4b39      	ldr	r3, [pc, #228]	; (8002598 <start_SendMessage+0x228>)
 80024b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b6:	121b      	asrs	r3, r3, #8
 80024b8:	b21b      	sxth	r3, r3
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <start_SendMessage+0x238>)
 80024be:	709a      	strb	r2, [r3, #2]
	  Can_TxData[3] = temp_yaw;
 80024c0:	4b35      	ldr	r3, [pc, #212]	; (8002598 <start_SendMessage+0x228>)
 80024c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	4b37      	ldr	r3, [pc, #220]	; (80025a8 <start_SendMessage+0x238>)
 80024ca:	70da      	strb	r2, [r3, #3]

	  Can_TxData[4] = (temp_ammofeed>>8);
 80024cc:	4b35      	ldr	r3, [pc, #212]	; (80025a4 <start_SendMessage+0x234>)
 80024ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d2:	121b      	asrs	r3, r3, #8
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	4b33      	ldr	r3, [pc, #204]	; (80025a8 <start_SendMessage+0x238>)
 80024da:	711a      	strb	r2, [r3, #4]
	  Can_TxData[5] = temp_ammofeed;
 80024dc:	4b31      	ldr	r3, [pc, #196]	; (80025a4 <start_SendMessage+0x234>)
 80024de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	4b30      	ldr	r3, [pc, #192]	; (80025a8 <start_SendMessage+0x238>)
 80024e6:	715a      	strb	r2, [r3, #5]

	  HAL_CAN_AddTxMessage(&hcan1, &Can_cmdHeader[Motor_Pitch_ID], Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);
 80024e8:	2301      	movs	r3, #1
 80024ea:	4a2f      	ldr	r2, [pc, #188]	; (80025a8 <start_SendMessage+0x238>)
 80024ec:	492f      	ldr	r1, [pc, #188]	; (80025ac <start_SendMessage+0x23c>)
 80024ee:	4830      	ldr	r0, [pc, #192]	; (80025b0 <start_SendMessage+0x240>)
 80024f0:	f002 f96c 	bl	80047cc <HAL_CAN_AddTxMessage>
	  //osDelay(1);
	  Chassis_Move();
 80024f4:	f7fe fd10 	bl	8000f18 <Chassis_Move>
	  Can_TxData[0] = Chassis_ctrl[0]>>8;
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <start_SendMessage+0x244>)
 80024fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024fe:	121b      	asrs	r3, r3, #8
 8002500:	b21b      	sxth	r3, r3
 8002502:	b2da      	uxtb	r2, r3
 8002504:	4b28      	ldr	r3, [pc, #160]	; (80025a8 <start_SendMessage+0x238>)
 8002506:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = Chassis_ctrl[0];
 8002508:	4b2a      	ldr	r3, [pc, #168]	; (80025b4 <start_SendMessage+0x244>)
 800250a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	4b25      	ldr	r3, [pc, #148]	; (80025a8 <start_SendMessage+0x238>)
 8002512:	705a      	strb	r2, [r3, #1]
 	  Can_TxData[2] = Chassis_ctrl[1]>>8;
 8002514:	4b27      	ldr	r3, [pc, #156]	; (80025b4 <start_SendMessage+0x244>)
 8002516:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800251a:	121b      	asrs	r3, r3, #8
 800251c:	b21b      	sxth	r3, r3
 800251e:	b2da      	uxtb	r2, r3
 8002520:	4b21      	ldr	r3, [pc, #132]	; (80025a8 <start_SendMessage+0x238>)
 8002522:	709a      	strb	r2, [r3, #2]
 	  Can_TxData[3] = Chassis_ctrl[1];
 8002524:	4b23      	ldr	r3, [pc, #140]	; (80025b4 <start_SendMessage+0x244>)
 8002526:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800252a:	b2da      	uxtb	r2, r3
 800252c:	4b1e      	ldr	r3, [pc, #120]	; (80025a8 <start_SendMessage+0x238>)
 800252e:	70da      	strb	r2, [r3, #3]
 	  Can_TxData[4] = Chassis_ctrl[2]>>8;
 8002530:	4b20      	ldr	r3, [pc, #128]	; (80025b4 <start_SendMessage+0x244>)
 8002532:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002536:	121b      	asrs	r3, r3, #8
 8002538:	b21b      	sxth	r3, r3
 800253a:	b2da      	uxtb	r2, r3
 800253c:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <start_SendMessage+0x238>)
 800253e:	711a      	strb	r2, [r3, #4]
 	  Can_TxData[5] = Chassis_ctrl[2];
 8002540:	4b1c      	ldr	r3, [pc, #112]	; (80025b4 <start_SendMessage+0x244>)
 8002542:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002546:	b2da      	uxtb	r2, r3
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <start_SendMessage+0x238>)
 800254a:	715a      	strb	r2, [r3, #5]
 	  Can_TxData[6] = Chassis_ctrl[3]>>8;
 800254c:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <start_SendMessage+0x244>)
 800254e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002552:	121b      	asrs	r3, r3, #8
 8002554:	b21b      	sxth	r3, r3
 8002556:	b2da      	uxtb	r2, r3
 8002558:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <start_SendMessage+0x238>)
 800255a:	719a      	strb	r2, [r3, #6]
 	  Can_TxData[7] = Chassis_ctrl[3];
 800255c:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <start_SendMessage+0x244>)
 800255e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002562:	b2da      	uxtb	r2, r3
 8002564:	4b10      	ldr	r3, [pc, #64]	; (80025a8 <start_SendMessage+0x238>)
 8002566:	71da      	strb	r2, [r3, #7]

	  HAL_CAN_AddTxMessage(&hcan1,&Can_cmdHeader[Motor_LeftFront_ID],Can_TxData,(uint32_t*)CAN_TX_MAILBOX0);
 8002568:	2301      	movs	r3, #1
 800256a:	4a0f      	ldr	r2, [pc, #60]	; (80025a8 <start_SendMessage+0x238>)
 800256c:	4912      	ldr	r1, [pc, #72]	; (80025b8 <start_SendMessage+0x248>)
 800256e:	4810      	ldr	r0, [pc, #64]	; (80025b0 <start_SendMessage+0x240>)
 8002570:	f002 f92c 	bl	80047cc <HAL_CAN_AddTxMessage>
	  osDelay(1);
 8002574:	2001      	movs	r0, #1
 8002576:	f007 fd45 	bl	800a004 <osDelay>
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 800257a:	e6fd      	b.n	8002378 <start_SendMessage+0x8>
 800257c:	200008a0 	.word	0x200008a0
 8002580:	20000810 	.word	0x20000810
 8002584:	20000840 	.word	0x20000840
 8002588:	200006f0 	.word	0x200006f0
 800258c:	20000720 	.word	0x20000720
 8002590:	200006c0 	.word	0x200006c0
 8002594:	20000690 	.word	0x20000690
 8002598:	20000460 	.word	0x20000460
 800259c:	200005a0 	.word	0x200005a0
 80025a0:	20000462 	.word	0x20000462
 80025a4:	20000464 	.word	0x20000464
 80025a8:	20000258 	.word	0x20000258
 80025ac:	200002d8 	.word	0x200002d8
 80025b0:	2000041c 	.word	0x2000041c
 80025b4:	200001d4 	.word	0x200001d4
 80025b8:	20000278 	.word	0x20000278

080025bc <startReceiveMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReceiveMessage */
void startReceiveMessage(void *argument)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReceiveMessage */
	uint8_t ammo_count=0, ammo_temp = 0;
 80025c4:	2300      	movs	r3, #0
 80025c6:	737b      	strb	r3, [r7, #13]
 80025c8:	2300      	movs	r3, #0
 80025ca:	73fb      	strb	r3, [r7, #15]
	GPIO_PinState pinstate = GPIO_PIN_SET;
 80025cc:	2301      	movs	r3, #1
 80025ce:	73bb      	strb	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 80025d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025d4:	4812      	ldr	r0, [pc, #72]	; (8002620 <startReceiveMessage+0x64>)
 80025d6:	f003 fd53 	bl	8006080 <HAL_GPIO_ReadPin>
 80025da:	4603      	mov	r3, r0
 80025dc:	461a      	mov	r2, r3
 80025de:	7bbb      	ldrb	r3, [r7, #14]
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d009      	beq.n	80025f8 <startReceiveMessage+0x3c>
	  {
		  pinstate = !pinstate;
 80025e4:	7bbb      	ldrb	r3, [r7, #14]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	bf0c      	ite	eq
 80025ea:	2301      	moveq	r3, #1
 80025ec:	2300      	movne	r3, #0
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	73bb      	strb	r3, [r7, #14]
		  ammo_temp++;
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	3301      	adds	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
	  }
	  if(ammo_temp >=2)
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d905      	bls.n	800260a <startReceiveMessage+0x4e>
	  {
		  ammo_count++;
 80025fe:	7b7b      	ldrb	r3, [r7, #13]
 8002600:	3301      	adds	r3, #1
 8002602:	b2db      	uxtb	r3, r3
 8002604:	737b      	strb	r3, [r7, #13]
		  ammo_temp = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	73fb      	strb	r3, [r7, #15]
	  }
	  HAL_UART_Transmit(&huart1, &ammo_count, 1, 100);
 800260a:	f107 010d 	add.w	r1, r7, #13
 800260e:	2364      	movs	r3, #100	; 0x64
 8002610:	2201      	movs	r2, #1
 8002612:	4804      	ldr	r0, [pc, #16]	; (8002624 <startReceiveMessage+0x68>)
 8002614:	f006 fa21 	bl	8008a5a <HAL_UART_Transmit>

    osDelay(5);
 8002618:	2005      	movs	r0, #5
 800261a:	f007 fcf3 	bl	800a004 <osDelay>
	  if(HAL_GPIO_ReadPin(Ammo_Counter_GPIO_Port, Ammo_Counter_Pin) != pinstate)
 800261e:	e7d7      	b.n	80025d0 <startReceiveMessage+0x14>
 8002620:	40020400 	.word	0x40020400
 8002624:	20000a9c 	.word	0x20000a9c

08002628 <fun_ChangeTarget>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fun_ChangeTarget */
void fun_ChangeTarget(void *argument)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
//		Motor[6].target_angle = RC_Ctl.rc.ch3*2 + 6144;
//		if(Motor[6].target_angle >= 8192) Motor[6].target_angle -=8192;
//		if(Motor[6].target_angle <= 0) Motor[6].target_angle += 8192;
//		Motor[5].target_angle = (RC_Ctl.rc.ch4 >> 1) + 3300;
		//omega = -RC_Ctl.rc.ch3/600*0.8;
		speed_x = RC_Ctl.rc.ch2/600*0.3;
 8002630:	4b57      	ldr	r3, [pc, #348]	; (8002790 <fun_ChangeTarget+0x168>)
 8002632:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002636:	4a57      	ldr	r2, [pc, #348]	; (8002794 <fun_ChangeTarget+0x16c>)
 8002638:	fb82 1203 	smull	r1, r2, r2, r3
 800263c:	1192      	asrs	r2, r2, #6
 800263e:	17db      	asrs	r3, r3, #31
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	b21b      	sxth	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd ff15 	bl	8000474 <__aeabi_i2d>
 800264a:	a34f      	add	r3, pc, #316	; (adr r3, 8002788 <fun_ChangeTarget+0x160>)
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	f7fd ff7a 	bl	8000548 <__aeabi_dmul>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4610      	mov	r0, r2
 800265a:	4619      	mov	r1, r3
 800265c:	f7fe fa0e 	bl	8000a7c <__aeabi_d2f>
 8002660:	4603      	mov	r3, r0
 8002662:	4a4d      	ldr	r2, [pc, #308]	; (8002798 <fun_ChangeTarget+0x170>)
 8002664:	6013      	str	r3, [r2, #0]
		speed_y = RC_Ctl.rc.ch1/600*0.3;
 8002666:	4b4a      	ldr	r3, [pc, #296]	; (8002790 <fun_ChangeTarget+0x168>)
 8002668:	f9b3 3000 	ldrsh.w	r3, [r3]
 800266c:	4a49      	ldr	r2, [pc, #292]	; (8002794 <fun_ChangeTarget+0x16c>)
 800266e:	fb82 1203 	smull	r1, r2, r2, r3
 8002672:	1192      	asrs	r2, r2, #6
 8002674:	17db      	asrs	r3, r3, #31
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	b21b      	sxth	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd fefa 	bl	8000474 <__aeabi_i2d>
 8002680:	a341      	add	r3, pc, #260	; (adr r3, 8002788 <fun_ChangeTarget+0x160>)
 8002682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002686:	f7fd ff5f 	bl	8000548 <__aeabi_dmul>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4610      	mov	r0, r2
 8002690:	4619      	mov	r1, r3
 8002692:	f7fe f9f3 	bl	8000a7c <__aeabi_d2f>
 8002696:	4603      	mov	r3, r0
 8002698:	4a40      	ldr	r2, [pc, #256]	; (800279c <fun_ChangeTarget+0x174>)
 800269a:	6013      	str	r3, [r2, #0]
		Motor[Motor_Yaw_ID].target_angle -= (RC_Ctl.rc.ch3>>5);
 800269c:	4b40      	ldr	r3, [pc, #256]	; (80027a0 <fun_ChangeTarget+0x178>)
 800269e:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 80026a2:	4b3b      	ldr	r3, [pc, #236]	; (8002790 <fun_ChangeTarget+0x168>)
 80026a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80026a8:	115b      	asrs	r3, r3, #5
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	ee07 3a90 	vmov	s15, r3
 80026b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b8:	4b39      	ldr	r3, [pc, #228]	; (80027a0 <fun_ChangeTarget+0x178>)
 80026ba:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		Motor[Motor_Pitch_ID].target_angle += (RC_Ctl.rc.ch4>>5);
 80026be:	4b38      	ldr	r3, [pc, #224]	; (80027a0 <fun_ChangeTarget+0x178>)
 80026c0:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80026c4:	4b32      	ldr	r3, [pc, #200]	; (8002790 <fun_ChangeTarget+0x168>)
 80026c6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80026ca:	115b      	asrs	r3, r3, #5
 80026cc:	b21b      	sxth	r3, r3
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026da:	4b31      	ldr	r3, [pc, #196]	; (80027a0 <fun_ChangeTarget+0x178>)
 80026dc:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		if(Motor[6].target_angle >= 8192) Motor[6].target_angle -=8192;
 80026e0:	4b2f      	ldr	r3, [pc, #188]	; (80027a0 <fun_ChangeTarget+0x178>)
 80026e2:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80026e6:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80027a4 <fun_ChangeTarget+0x17c>
 80026ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f2:	db09      	blt.n	8002708 <fun_ChangeTarget+0xe0>
 80026f4:	4b2a      	ldr	r3, [pc, #168]	; (80027a0 <fun_ChangeTarget+0x178>)
 80026f6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80026fa:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80027a4 <fun_ChangeTarget+0x17c>
 80026fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002702:	4b27      	ldr	r3, [pc, #156]	; (80027a0 <fun_ChangeTarget+0x178>)
 8002704:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		if(Motor[6].target_angle <= 0) Motor[6].target_angle += 8192;
 8002708:	4b25      	ldr	r3, [pc, #148]	; (80027a0 <fun_ChangeTarget+0x178>)
 800270a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800270e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002716:	d809      	bhi.n	800272c <fun_ChangeTarget+0x104>
 8002718:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <fun_ChangeTarget+0x178>)
 800271a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800271e:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80027a4 <fun_ChangeTarget+0x17c>
 8002722:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002726:	4b1e      	ldr	r3, [pc, #120]	; (80027a0 <fun_ChangeTarget+0x178>)
 8002728:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		if(Motor[Motor_Pitch_ID].target_angle > 3700)
 800272c:	4b1c      	ldr	r3, [pc, #112]	; (80027a0 <fun_ChangeTarget+0x178>)
 800272e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002732:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80027a8 <fun_ChangeTarget+0x180>
 8002736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	dd02      	ble.n	8002746 <fun_ChangeTarget+0x11e>
			Motor[Motor_Pitch_ID].target_angle = 3700;
 8002740:	4b17      	ldr	r3, [pc, #92]	; (80027a0 <fun_ChangeTarget+0x178>)
 8002742:	4a1a      	ldr	r2, [pc, #104]	; (80027ac <fun_ChangeTarget+0x184>)
 8002744:	675a      	str	r2, [r3, #116]	; 0x74
		if(Motor[Motor_Pitch_ID].target_angle < 2900)
 8002746:	4b16      	ldr	r3, [pc, #88]	; (80027a0 <fun_ChangeTarget+0x178>)
 8002748:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800274c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80027b0 <fun_ChangeTarget+0x188>
 8002750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002758:	d502      	bpl.n	8002760 <fun_ChangeTarget+0x138>
			Motor[Motor_Pitch_ID].target_angle = 2900;
 800275a:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <fun_ChangeTarget+0x178>)
 800275c:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <fun_ChangeTarget+0x18c>)
 800275e:	675a      	str	r2, [r3, #116]	; 0x74
		if(RC_Ctl.rc.sw1 == 2)
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <fun_ChangeTarget+0x168>)
 8002762:	7a1b      	ldrb	r3, [r3, #8]
 8002764:	2b02      	cmp	r3, #2
 8002766:	d104      	bne.n	8002772 <fun_ChangeTarget+0x14a>
		{
			Motor[Motor_AmmoFeed_ID].target_speed = 1200;
 8002768:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <fun_ChangeTarget+0x178>)
 800276a:	4a13      	ldr	r2, [pc, #76]	; (80027b8 <fun_ChangeTarget+0x190>)
 800276c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8002770:	e004      	b.n	800277c <fun_ChangeTarget+0x154>
		}
		else
		{
			Motor[Motor_AmmoFeed_ID].target_speed = 0;
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <fun_ChangeTarget+0x178>)
 8002774:	f04f 0200 	mov.w	r2, #0
 8002778:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		}

		osDelay(5);
 800277c:	2005      	movs	r0, #5
 800277e:	f007 fc41 	bl	800a004 <osDelay>
		speed_x = RC_Ctl.rc.ch2/600*0.3;
 8002782:	e755      	b.n	8002630 <fun_ChangeTarget+0x8>
 8002784:	f3af 8000 	nop.w
 8002788:	33333333 	.word	0x33333333
 800278c:	3fd33333 	.word	0x3fd33333
 8002790:	20000940 	.word	0x20000940
 8002794:	1b4e81b5 	.word	0x1b4e81b5
 8002798:	200001dc 	.word	0x200001dc
 800279c:	200001e0 	.word	0x200001e0
 80027a0:	200008a0 	.word	0x200008a0
 80027a4:	46000000 	.word	0x46000000
 80027a8:	45674000 	.word	0x45674000
 80027ac:	45674000 	.word	0x45674000
 80027b0:	45354000 	.word	0x45354000
 80027b4:	45354000 	.word	0x45354000
 80027b8:	44960000 	.word	0x44960000

080027bc <Start_PWM_Test>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_PWM_Test */
void Start_PWM_Test(void *argument)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_PWM_Test */
	int pwm_count = 500;
 80027c4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80027c8:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  for(;pwm_count < 1000; pwm_count++)
 80027ca:	e00d      	b.n	80027e8 <Start_PWM_Test+0x2c>
	  {
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <Start_PWM_Test+0x60>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <Start_PWM_Test+0x60>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	63da      	str	r2, [r3, #60]	; 0x3c
		  osDelay(2);
 80027dc:	2002      	movs	r0, #2
 80027de:	f007 fc11 	bl	800a004 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027ee:	dbed      	blt.n	80027cc <Start_PWM_Test+0x10>
	  }
	  for(;pwm_count > 0; pwm_count--)
 80027f0:	e00d      	b.n	800280e <Start_PWM_Test+0x52>
	  {
	      __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 80027f2:	4b0a      	ldr	r3, [pc, #40]	; (800281c <Start_PWM_Test+0x60>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	635a      	str	r2, [r3, #52]	; 0x34
	  	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 80027fa:	4b08      	ldr	r3, [pc, #32]	; (800281c <Start_PWM_Test+0x60>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  osDelay(2);
 8002802:	2002      	movs	r0, #2
 8002804:	f007 fbfe 	bl	800a004 <osDelay>
	  for(;pwm_count > 0; pwm_count--)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3b01      	subs	r3, #1
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2b00      	cmp	r3, #0
 8002812:	dcee      	bgt.n	80027f2 <Start_PWM_Test+0x36>
	  }
    osDelay(5);
 8002814:	2005      	movs	r0, #5
 8002816:	f007 fbf5 	bl	800a004 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 800281a:	e7e5      	b.n	80027e8 <Start_PWM_Test+0x2c>
 800281c:	20000a54 	.word	0x20000a54

08002820 <StartIMU_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU_Read */
void StartIMU_Read(void *argument)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU_Read */
  /* Infinite loop */
  for(;;)
  {
	 BMI088_read_Gyro(&imu_data);
 8002828:	4885      	ldr	r0, [pc, #532]	; (8002a40 <StartIMU_Read+0x220>)
 800282a:	f7fe feb5 	bl	8001598 <BMI088_read_Gyro>
	 BMI088_read_Accel(&imu_data);
 800282e:	4884      	ldr	r0, [pc, #528]	; (8002a40 <StartIMU_Read+0x220>)
 8002830:	f7fe fe42 	bl	80014b8 <BMI088_read_Accel>
	 for(int i=0;i<3;i++)
 8002834:	2300      	movs	r3, #0
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	e034      	b.n	80028a4 <StartIMU_Read+0x84>
	 {
//		 if(fabs(imu_data.gyro[i]) > 75)
//			 imu_data.angle[i] += imu_data.gyro[i]*0.01/34.497;//*0.00106526443603169529841533860381f;

		 imu_gyro[i] = imu_data.gyro[i]/65.536;
 800283a:	4a81      	ldr	r2, [pc, #516]	; (8002a40 <StartIMU_Read+0x220>)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fd fe16 	bl	8000474 <__aeabi_i2d>
 8002848:	a379      	add	r3, pc, #484	; (adr r3, 8002a30 <StartIMU_Read+0x210>)
 800284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284e:	f7fd ffa5 	bl	800079c <__aeabi_ddiv>
 8002852:	4602      	mov	r2, r0
 8002854:	460b      	mov	r3, r1
 8002856:	4610      	mov	r0, r2
 8002858:	4619      	mov	r1, r3
 800285a:	f7fe f90f 	bl	8000a7c <__aeabi_d2f>
 800285e:	4602      	mov	r2, r0
 8002860:	4978      	ldr	r1, [pc, #480]	; (8002a44 <StartIMU_Read+0x224>)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	601a      	str	r2, [r3, #0]
		 imu_accel[i] = imu_data.accel[i]*0.0008974;
 800286a:	4a75      	ldr	r2, [pc, #468]	; (8002a40 <StartIMU_Read+0x220>)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	4413      	add	r3, r2
 8002872:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fdfc 	bl	8000474 <__aeabi_i2d>
 800287c:	a36e      	add	r3, pc, #440	; (adr r3, 8002a38 <StartIMU_Read+0x218>)
 800287e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002882:	f7fd fe61 	bl	8000548 <__aeabi_dmul>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	f7fe f8f5 	bl	8000a7c <__aeabi_d2f>
 8002892:	4602      	mov	r2, r0
 8002894:	496c      	ldr	r1, [pc, #432]	; (8002a48 <StartIMU_Read+0x228>)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	601a      	str	r2, [r3, #0]
	 for(int i=0;i<3;i++)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3301      	adds	r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	ddc7      	ble.n	800283a <StartIMU_Read+0x1a>
	 }
	 MahonyAHRSupdateIMU(imu_data.angle_q, imu_gyro[0], imu_gyro[1], imu_gyro[2], imu_accel[0], imu_accel[1], imu_accel[2]);
 80028aa:	4b66      	ldr	r3, [pc, #408]	; (8002a44 <StartIMU_Read+0x224>)
 80028ac:	edd3 7a00 	vldr	s15, [r3]
 80028b0:	4b64      	ldr	r3, [pc, #400]	; (8002a44 <StartIMU_Read+0x224>)
 80028b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80028b6:	4b63      	ldr	r3, [pc, #396]	; (8002a44 <StartIMU_Read+0x224>)
 80028b8:	edd3 6a02 	vldr	s13, [r3, #8]
 80028bc:	4b62      	ldr	r3, [pc, #392]	; (8002a48 <StartIMU_Read+0x228>)
 80028be:	ed93 6a00 	vldr	s12, [r3]
 80028c2:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <StartIMU_Read+0x228>)
 80028c4:	edd3 5a01 	vldr	s11, [r3, #4]
 80028c8:	4b5f      	ldr	r3, [pc, #380]	; (8002a48 <StartIMU_Read+0x228>)
 80028ca:	ed93 5a02 	vldr	s10, [r3, #8]
 80028ce:	eef0 2a45 	vmov.f32	s5, s10
 80028d2:	eeb0 2a65 	vmov.f32	s4, s11
 80028d6:	eef0 1a46 	vmov.f32	s3, s12
 80028da:	eeb0 1a66 	vmov.f32	s2, s13
 80028de:	eef0 0a47 	vmov.f32	s1, s14
 80028e2:	eeb0 0a67 	vmov.f32	s0, s15
 80028e6:	4859      	ldr	r0, [pc, #356]	; (8002a4c <StartIMU_Read+0x22c>)
 80028e8:	f7fe ff44 	bl	8001774 <MahonyAHRSupdateIMU>
	 imu_data.angle[0] = atan2f(2.0f*(imu_data.angle_q[0]*imu_data.angle_q[3]+imu_data.angle_q[1]*imu_data.angle_q[2]), 2.0f*(imu_data.angle_q[0]*imu_data.angle_q[0]+imu_data.angle_q[1]*imu_data.angle_q[1])-1.0f);
 80028ec:	4b54      	ldr	r3, [pc, #336]	; (8002a40 <StartIMU_Read+0x220>)
 80028ee:	ed93 7a05 	vldr	s14, [r3, #20]
 80028f2:	4b53      	ldr	r3, [pc, #332]	; (8002a40 <StartIMU_Read+0x220>)
 80028f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80028f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fc:	4b50      	ldr	r3, [pc, #320]	; (8002a40 <StartIMU_Read+0x220>)
 80028fe:	edd3 6a06 	vldr	s13, [r3, #24]
 8002902:	4b4f      	ldr	r3, [pc, #316]	; (8002a40 <StartIMU_Read+0x220>)
 8002904:	edd3 7a07 	vldr	s15, [r3, #28]
 8002908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800290c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002910:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8002914:	4b4a      	ldr	r3, [pc, #296]	; (8002a40 <StartIMU_Read+0x220>)
 8002916:	ed93 7a05 	vldr	s14, [r3, #20]
 800291a:	4b49      	ldr	r3, [pc, #292]	; (8002a40 <StartIMU_Read+0x220>)
 800291c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002920:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002924:	4b46      	ldr	r3, [pc, #280]	; (8002a40 <StartIMU_Read+0x220>)
 8002926:	edd3 6a06 	vldr	s13, [r3, #24]
 800292a:	4b45      	ldr	r3, [pc, #276]	; (8002a40 <StartIMU_Read+0x220>)
 800292c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002938:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800293c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002940:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002944:	eef0 0a67 	vmov.f32	s1, s15
 8002948:	eeb0 0a46 	vmov.f32	s0, s12
 800294c:	f00a f926 	bl	800cb9c <atan2f>
 8002950:	eef0 7a40 	vmov.f32	s15, s0
 8002954:	4b3a      	ldr	r3, [pc, #232]	; (8002a40 <StartIMU_Read+0x220>)
 8002956:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	 imu_data.angle[1] = asinf(-2.0f*(imu_data.angle_q[1]*imu_data.angle_q[3]-imu_data.angle_q[0]*imu_data.angle_q[2]));
 800295a:	4b39      	ldr	r3, [pc, #228]	; (8002a40 <StartIMU_Read+0x220>)
 800295c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002960:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <StartIMU_Read+0x220>)
 8002962:	edd3 7a08 	vldr	s15, [r3, #32]
 8002966:	ee27 7a27 	vmul.f32	s14, s14, s15
 800296a:	4b35      	ldr	r3, [pc, #212]	; (8002a40 <StartIMU_Read+0x220>)
 800296c:	edd3 6a05 	vldr	s13, [r3, #20]
 8002970:	4b33      	ldr	r3, [pc, #204]	; (8002a40 <StartIMU_Read+0x220>)
 8002972:	edd3 7a07 	vldr	s15, [r3, #28]
 8002976:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800297a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800297e:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002982:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002986:	eeb0 0a67 	vmov.f32	s0, s15
 800298a:	f00a f8db 	bl	800cb44 <asinf>
 800298e:	eef0 7a40 	vmov.f32	s15, s0
 8002992:	4b2b      	ldr	r3, [pc, #172]	; (8002a40 <StartIMU_Read+0x220>)
 8002994:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	 imu_data.angle[2] = atan2f(2.0f*(imu_data.angle_q[0]*imu_data.angle_q[1]+imu_data.angle_q[2]*imu_data.angle_q[3]),2.0f*(imu_data.angle_q[0]*imu_data.angle_q[0]+imu_data.angle_q[3]*imu_data.angle_q[3])-1.0f);
 8002998:	4b29      	ldr	r3, [pc, #164]	; (8002a40 <StartIMU_Read+0x220>)
 800299a:	ed93 7a05 	vldr	s14, [r3, #20]
 800299e:	4b28      	ldr	r3, [pc, #160]	; (8002a40 <StartIMU_Read+0x220>)
 80029a0:	edd3 7a06 	vldr	s15, [r3, #24]
 80029a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a8:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <StartIMU_Read+0x220>)
 80029aa:	edd3 6a07 	vldr	s13, [r3, #28]
 80029ae:	4b24      	ldr	r3, [pc, #144]	; (8002a40 <StartIMU_Read+0x220>)
 80029b0:	edd3 7a08 	vldr	s15, [r3, #32]
 80029b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029bc:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80029c0:	4b1f      	ldr	r3, [pc, #124]	; (8002a40 <StartIMU_Read+0x220>)
 80029c2:	ed93 7a05 	vldr	s14, [r3, #20]
 80029c6:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <StartIMU_Read+0x220>)
 80029c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80029cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029d0:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <StartIMU_Read+0x220>)
 80029d2:	edd3 6a08 	vldr	s13, [r3, #32]
 80029d6:	4b1a      	ldr	r3, [pc, #104]	; (8002a40 <StartIMU_Read+0x220>)
 80029d8:	edd3 7a08 	vldr	s15, [r3, #32]
 80029dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80029ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029f0:	eef0 0a67 	vmov.f32	s1, s15
 80029f4:	eeb0 0a46 	vmov.f32	s0, s12
 80029f8:	f00a f8d0 	bl	800cb9c <atan2f>
 80029fc:	eef0 7a40 	vmov.f32	s15, s0
 8002a00:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <StartIMU_Read+0x220>)
 8002a02:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c


		 IMU_fliter(&imu_fliter[0], imu_data.angle[0], imu_gyro[0]);
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <StartIMU_Read+0x220>)
 8002a08:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <StartIMU_Read+0x224>)
 8002a0e:	ed93 7a00 	vldr	s14, [r3]
 8002a12:	eef0 0a47 	vmov.f32	s1, s14
 8002a16:	eeb0 0a67 	vmov.f32	s0, s15
 8002a1a:	480d      	ldr	r0, [pc, #52]	; (8002a50 <StartIMU_Read+0x230>)
 8002a1c:	f000 f8fc 	bl	8002c18 <IMU_fliter>
		 imu_data.angle[0] = imu_fliter[0].output;
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <StartIMU_Read+0x230>)
 8002a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a24:	4a06      	ldr	r2, [pc, #24]	; (8002a40 <StartIMU_Read+0x220>)
 8002a26:	6253      	str	r3, [r2, #36]	; 0x24

    osDelay(10);
 8002a28:	200a      	movs	r0, #10
 8002a2a:	f007 faeb 	bl	800a004 <osDelay>
	 BMI088_read_Gyro(&imu_data);
 8002a2e:	e6fb      	b.n	8002828 <StartIMU_Read+0x8>
 8002a30:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a34:	4050624d 	.word	0x4050624d
 8002a38:	d3621244 	.word	0xd3621244
 8002a3c:	3f4d67ef 	.word	0x3f4d67ef
 8002a40:	200001ec 	.word	0x200001ec
 8002a44:	20000224 	.word	0x20000224
 8002a48:	20000230 	.word	0x20000230
 8002a4c:	20000200 	.word	0x20000200
 8002a50:	20000510 	.word	0x20000510

08002a54 <Start_Chassis_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Chassis_task */
void Start_Chassis_task(void *argument)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Chassis_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(5);
 8002a5c:	2005      	movs	r0, #5
 8002a5e:	f007 fad1 	bl	800a004 <osDelay>
 8002a62:	e7fb      	b.n	8002a5c <Start_Chassis_task+0x8>

08002a64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	; 0x30
 8002a68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6a:	f107 031c 	add.w	r3, r7, #28
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
 8002a78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61bb      	str	r3, [r7, #24]
 8002a7e:	4b4f      	ldr	r3, [pc, #316]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	4a4e      	ldr	r2, [pc, #312]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002a84:	f043 0302 	orr.w	r3, r3, #2
 8002a88:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8a:	4b4c      	ldr	r3, [pc, #304]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	4b48      	ldr	r3, [pc, #288]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	4a47      	ldr	r2, [pc, #284]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa6:	4b45      	ldr	r3, [pc, #276]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
 8002ab6:	4b41      	ldr	r3, [pc, #260]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	4a40      	ldr	r2, [pc, #256]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002abc:	f043 0308 	orr.w	r3, r3, #8
 8002ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac2:	4b3e      	ldr	r3, [pc, #248]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	4b3a      	ldr	r3, [pc, #232]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a39      	ldr	r2, [pc, #228]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002ad8:	f043 0304 	orr.w	r3, r3, #4
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b37      	ldr	r3, [pc, #220]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f003 0304 	and.w	r3, r3, #4
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60bb      	str	r3, [r7, #8]
 8002aee:	4b33      	ldr	r3, [pc, #204]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a32      	ldr	r2, [pc, #200]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b30      	ldr	r3, [pc, #192]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	607b      	str	r3, [r7, #4]
 8002b0a:	4b2c      	ldr	r3, [pc, #176]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a2b      	ldr	r2, [pc, #172]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002b10:	f043 0310 	orr.w	r3, r3, #16
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b29      	ldr	r3, [pc, #164]	; (8002bbc <MX_GPIO_Init+0x158>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0310 	and.w	r3, r3, #16
 8002b1e:	607b      	str	r3, [r7, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002b22:	2200      	movs	r2, #0
 8002b24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b28:	4825      	ldr	r0, [pc, #148]	; (8002bc0 <MX_GPIO_Init+0x15c>)
 8002b2a:	f003 fac1 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_RESET);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2110      	movs	r1, #16
 8002b32:	4824      	ldr	r0, [pc, #144]	; (8002bc4 <MX_GPIO_Init+0x160>)
 8002b34:	f003 fabc 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_RESET);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	4822      	ldr	r0, [pc, #136]	; (8002bc8 <MX_GPIO_Init+0x164>)
 8002b3e:	f003 fab7 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8002b42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b50:	2300      	movs	r3, #0
 8002b52:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4819      	ldr	r0, [pc, #100]	; (8002bc0 <MX_GPIO_Init+0x15c>)
 8002b5c:	f003 f8f4 	bl	8005d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Accel_Pin;
 8002b60:	2310      	movs	r3, #16
 8002b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b64:	2301      	movs	r3, #1
 8002b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 8002b70:	f107 031c 	add.w	r3, r7, #28
 8002b74:	4619      	mov	r1, r3
 8002b76:	4813      	ldr	r0, [pc, #76]	; (8002bc4 <MX_GPIO_Init+0x160>)
 8002b78:	f003 f8e6 	bl	8005d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ammo_Counter_Pin;
 8002b7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b82:	2300      	movs	r3, #0
 8002b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b86:	2301      	movs	r3, #1
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Ammo_Counter_GPIO_Port, &GPIO_InitStruct);
 8002b8a:	f107 031c 	add.w	r3, r7, #28
 8002b8e:	4619      	mov	r1, r3
 8002b90:	480d      	ldr	r0, [pc, #52]	; (8002bc8 <MX_GPIO_Init+0x164>)
 8002b92:	f003 f8d9 	bl	8005d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 8002b96:	2301      	movs	r3, #1
 8002b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 8002ba6:	f107 031c 	add.w	r3, r7, #28
 8002baa:	4619      	mov	r1, r3
 8002bac:	4806      	ldr	r0, [pc, #24]	; (8002bc8 <MX_GPIO_Init+0x164>)
 8002bae:	f003 f8cb 	bl	8005d48 <HAL_GPIO_Init>

}
 8002bb2:	bf00      	nop
 8002bb4:	3730      	adds	r7, #48	; 0x30
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40021c00 	.word	0x40021c00
 8002bc4:	40020000 	.word	0x40020000
 8002bc8:	40020400 	.word	0x40020400

08002bcc <KalmanFilter_Init>:
#include "kalman.h"
#include "math.h"
void KalmanFilter_Init(Kalman_TypeDef *klm_typedef)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	klm_typedef->K = 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
	klm_typedef->Q = 0.01;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a0b      	ldr	r2, [pc, #44]	; (8002c0c <KalmanFilter_Init+0x40>)
 8002be0:	605a      	str	r2, [r3, #4]
	klm_typedef->R = 0.3;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <KalmanFilter_Init+0x44>)
 8002be6:	601a      	str	r2, [r3, #0]
	klm_typedef->p_now = 0;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	60da      	str	r2, [r3, #12]
	klm_typedef->p_past = 0;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
	klm_typedef->output_Max = 40;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a06      	ldr	r2, [pc, #24]	; (8002c14 <KalmanFilter_Init+0x48>)
 8002bfc:	619a      	str	r2, [r3, #24]
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	3c23d70a 	.word	0x3c23d70a
 8002c10:	3e99999a 	.word	0x3e99999a
 8002c14:	42200000 	.word	0x42200000

08002c18 <IMU_fliter>:
	return f->output;
}
Kalman_TypeDef Klm_Motor[6];
IMU_fliter_TypeDef imu_fliter[3];
void IMU_fliter(IMU_fliter_TypeDef *f,float newangle,float newgyro)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c24:	edc7 0a01 	vstr	s1, [r7, #4]
	const float dt = 0.01;
 8002c28:	4b81      	ldr	r3, [pc, #516]	; (8002e30 <IMU_fliter+0x218>)
 8002c2a:	617b      	str	r3, [r7, #20]
	f->angle = f->angle - (f->Q_bias-newgyro)*dt;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	edd3 6a04 	vldr	s13, [r3, #16]
 8002c38:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c3c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c40:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	edc3 7a03 	vstr	s15, [r3, #12]

	f->P[0][0] = f->P[0][0] + f->Q_angle - (f->P[0][1]-f->P[1][0])*dt + (f->P[1][1]*dt*dt);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	edd3 6a06 	vldr	s13, [r3, #24]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c6e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c72:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	edd3 6a08 	vldr	s13, [r3, #32]
 8002c84:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c88:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	edc3 7a05 	vstr	s15, [r3, #20]
	f->P[0][1] = f->P[0][1] - (f->P[1][1]*dt);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	edd3 6a08 	vldr	s13, [r3, #32]
 8002caa:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	edc3 7a06 	vstr	s15, [r3, #24]
	f->P[1][0] = f->P[1][0] - (f->P[1][1]*dt);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	ed93 7a07 	vldr	s14, [r3, #28]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	edd3 6a08 	vldr	s13, [r3, #32]
 8002cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ccc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	edc3 7a07 	vstr	s15, [r3, #28]
	f->P[1][1] = f->P[1][0] + f->Q_gyro;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ce6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	edc3 7a08 	vstr	s15, [r3, #32]

	f->K[0] = f->P[0][0]/(f->P[0][0] + f->R);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	edd3 6a05 	vldr	s13, [r3, #20]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	ed93 7a05 	vldr	s14, [r3, #20]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	f->K[1] = f->P[1][0]/(f->P[0][0] + f->R);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	edd3 6a07 	vldr	s13, [r3, #28]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	edd3 7a00 	vldr	s15, [r3]
 8002d22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	if(f->K[0] == 1)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d3a:	eef4 7a47 	vcmp.f32	s15, s14
 8002d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d42:	d103      	bne.n	8002d4c <IMU_fliter+0x134>
		f->K[0] = 0.5;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d4a:	625a      	str	r2, [r3, #36]	; 0x24

	f->angle = f->angle + f->K[0]*(newangle - f->angle);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d62:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	edc3 7a03 	vstr	s15, [r3, #12]
	f->Q_bias = f->Q_bias + f->K[1]*(newangle - f->angle);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	ed93 7a04 	vldr	s14, [r3, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d86:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d8a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	edc3 7a04 	vstr	s15, [r3, #16]
	f->output = f->angle;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	68da      	ldr	r2, [r3, #12]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	62da      	str	r2, [r3, #44]	; 0x2c

	f->P[0][0] = f->P[0][0] - (f->K[0]*f->P[0][0]);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	ed93 7a05 	vldr	s14, [r3, #20]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	edd3 7a05 	vldr	s15, [r3, #20]
 8002db6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	edc3 7a05 	vstr	s15, [r3, #20]
	f->P[0][1] = f->P[0][1] - (f->K[0]*f->P[0][1]);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	ed93 7a06 	vldr	s14, [r3, #24]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002dd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	edc3 7a06 	vstr	s15, [r3, #24]
	f->P[1][0] = f->P[1][0] - (f->K[1]*f->P[1][0]);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	ed93 7a07 	vldr	s14, [r3, #28]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	edd3 7a07 	vldr	s15, [r3, #28]
 8002df6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	edc3 7a07 	vstr	s15, [r3, #28]
	f->P[1][1] = f->P[1][1] - (f->K[1]*f->P[1][1]);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	ed93 7a08 	vldr	s14, [r3, #32]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8002e24:	bf00      	nop
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	3c23d70a 	.word	0x3c23d70a

08002e34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e38:	f001 fa42 	bl	80042c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e3c:	f000 f86e 	bl	8002f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e40:	f7ff fe10 	bl	8002a64 <MX_GPIO_Init>
  MX_DMA_Init();
 8002e44:	f7ff fa06 	bl	8002254 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002e48:	f001 f8de 	bl	8004008 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8002e4c:	f7fe ff44 	bl	8001cd8 <MX_CAN1_Init>
  MX_TIM1_Init();
 8002e50:	f000 feea 	bl	8003c28 <MX_TIM1_Init>
  MX_TIM5_Init();
 8002e54:	f000 ff94 	bl	8003d80 <MX_TIM5_Init>
  MX_SPI1_Init();
 8002e58:	f000 fcc6 	bl	80037e8 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8002e5c:	f001 f8fe 	bl	800405c <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002e60:	f000 f8c6 	bl	8002ff0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Can_MessageConfig();
 8002e64:	f7fe ffd6 	bl	8001e14 <Can_MessageConfig>
  Can_Filter1Config();
 8002e68:	f7ff f878 	bl	8001f5c <Can_Filter1Config>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002e6c:	2102      	movs	r1, #2
 8002e6e:	4821      	ldr	r0, [pc, #132]	; (8002ef4 <main+0xc0>)
 8002e70:	f001 fe99 	bl	8004ba6 <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan1);
 8002e74:	481f      	ldr	r0, [pc, #124]	; (8002ef4 <main+0xc0>)
 8002e76:	f001 fc65 	bl	8004744 <HAL_CAN_Start>
  PID_Clear(&PID_Motor_Speed[0]);
 8002e7a:	481f      	ldr	r0, [pc, #124]	; (8002ef8 <main+0xc4>)
 8002e7c:	f000 f9f8 	bl	8003270 <PID_Clear>
  PID_Clear(&PID_Motor_Angle[0]);
 8002e80:	481e      	ldr	r0, [pc, #120]	; (8002efc <main+0xc8>)
 8002e82:	f000 f9f5 	bl	8003270 <PID_Clear>
  PID_Init();
 8002e86:	f000 f90b 	bl	80030a0 <PID_Init>
  KalmanFilter_Init(&Klm_Motor[0]);
 8002e8a:	481d      	ldr	r0, [pc, #116]	; (8002f00 <main+0xcc>)
 8002e8c:	f7ff fe9e 	bl	8002bcc <KalmanFilter_Init>
  PWM_Init();
 8002e90:	f000 f8ba 	bl	8003008 <PWM_Init>
  BMI088_init();
 8002e94:	f7fe fc3c 	bl	8001710 <BMI088_init>
  Motor[Motor_Yaw_ID].target_angle = 6144;
 8002e98:	4b1a      	ldr	r3, [pc, #104]	; (8002f04 <main+0xd0>)
 8002e9a:	4a1b      	ldr	r2, [pc, #108]	; (8002f08 <main+0xd4>)
 8002e9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  Motor[Motor_Pitch_ID].target_angle = 3300;
 8002ea0:	4b18      	ldr	r3, [pc, #96]	; (8002f04 <main+0xd0>)
 8002ea2:	4a1a      	ldr	r2, [pc, #104]	; (8002f0c <main+0xd8>)
 8002ea4:	675a      	str	r2, [r3, #116]	; 0x74
  Motor[Motor_Yaw_ID].target_speed = 0;
 8002ea6:	4b17      	ldr	r3, [pc, #92]	; (8002f04 <main+0xd0>)
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化DMA
 8002eb0:	2212      	movs	r2, #18
 8002eb2:	4917      	ldr	r1, [pc, #92]	; (8002f10 <main+0xdc>)
 8002eb4:	4817      	ldr	r0, [pc, #92]	; (8002f14 <main+0xe0>)
 8002eb6:	f005 fe62 	bl	8008b7e <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 8002eba:	4b16      	ldr	r3, [pc, #88]	; (8002f14 <main+0xe0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	4b14      	ldr	r3, [pc, #80]	; (8002f14 <main+0xe0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 0210 	orr.w	r2, r2, #16
 8002ec8:	60da      	str	r2, [r3, #12]
  HAL_Delay(1000);
 8002eca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ece:	f001 fa39 	bl	8004344 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002ed2:	f006 ffbb 	bl	8009e4c <osKernelInitialize>
  MX_FREERTOS_Init();
 8002ed6:	f7ff f9dd 	bl	8002294 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002eda:	f006 ffdb 	bl	8009e94 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8002ede:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ee2:	480d      	ldr	r0, [pc, #52]	; (8002f18 <main+0xe4>)
 8002ee4:	f003 f8fd 	bl	80060e2 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8002ee8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002eec:	f001 fa2a 	bl	8004344 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8002ef0:	e7f5      	b.n	8002ede <main+0xaa>
 8002ef2:	bf00      	nop
 8002ef4:	2000041c 	.word	0x2000041c
 8002ef8:	200005a0 	.word	0x200005a0
 8002efc:	20000720 	.word	0x20000720
 8002f00:	20000468 	.word	0x20000468
 8002f04:	200008a0 	.word	0x200008a0
 8002f08:	45c00000 	.word	0x45c00000
 8002f0c:	454e4000 	.word	0x454e4000
 8002f10:	20000958 	.word	0x20000958
 8002f14:	20000ae0 	.word	0x20000ae0
 8002f18:	40021c00 	.word	0x40021c00

08002f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b094      	sub	sp, #80	; 0x50
 8002f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f22:	f107 0320 	add.w	r3, r7, #32
 8002f26:	2230      	movs	r2, #48	; 0x30
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f009 fd40 	bl	800c9b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f40:	2300      	movs	r3, #0
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	4b28      	ldr	r3, [pc, #160]	; (8002fe8 <SystemClock_Config+0xcc>)
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	4a27      	ldr	r2, [pc, #156]	; (8002fe8 <SystemClock_Config+0xcc>)
 8002f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f4e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f50:	4b25      	ldr	r3, [pc, #148]	; (8002fe8 <SystemClock_Config+0xcc>)
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	607b      	str	r3, [r7, #4]
 8002f60:	4b22      	ldr	r3, [pc, #136]	; (8002fec <SystemClock_Config+0xd0>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a21      	ldr	r2, [pc, #132]	; (8002fec <SystemClock_Config+0xd0>)
 8002f66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	4b1f      	ldr	r3, [pc, #124]	; (8002fec <SystemClock_Config+0xd0>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f74:	607b      	str	r3, [r7, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f82:	2302      	movs	r3, #2
 8002f84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002f8c:	2306      	movs	r3, #6
 8002f8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8002f90:	23a0      	movs	r3, #160	; 0xa0
 8002f92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f94:	2302      	movs	r3, #2
 8002f96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f98:	2304      	movs	r3, #4
 8002f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f9c:	f107 0320 	add.w	r3, r7, #32
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f003 f8b9 	bl	8006118 <HAL_RCC_OscConfig>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002fac:	f000 f872 	bl	8003094 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fb0:	230f      	movs	r3, #15
 8002fb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002fc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002fc8:	f107 030c 	add.w	r3, r7, #12
 8002fcc:	2105      	movs	r1, #5
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f003 fb1a 	bl	8006608 <HAL_RCC_ClockConfig>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002fda:	f000 f85b 	bl	8003094 <Error_Handler>
  }
}
 8002fde:	bf00      	nop
 8002fe0:	3750      	adds	r7, #80	; 0x50
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40007000 	.word	0x40007000

08002ff0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2106      	movs	r1, #6
 8002ff8:	2027      	movs	r0, #39	; 0x27
 8002ffa:	f002 f8e1 	bl	80051c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ffe:	2027      	movs	r0, #39	; 0x27
 8003000:	f002 f8fa 	bl	80051f8 <HAL_NVIC_EnableIRQ>
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}

08003008 <PWM_Init>:

/* USER CODE BEGIN 4 */


void PWM_Init()
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim1);
 800300c:	4817      	ldr	r0, [pc, #92]	; (800306c <PWM_Init+0x64>)
 800300e:	f004 fc31 	bl	8007874 <HAL_TIM_Base_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8003012:	2100      	movs	r1, #0
 8003014:	4815      	ldr	r0, [pc, #84]	; (800306c <PWM_Init+0x64>)
 8003016:	f004 fd5f 	bl	8007ad8 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800301a:	2104      	movs	r1, #4
 800301c:	4813      	ldr	r0, [pc, #76]	; (800306c <PWM_Init+0x64>)
 800301e:	f004 fd5b 	bl	8007ad8 <HAL_TIM_PWM_Start>
//	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
//	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
//
	  HAL_Delay(100);
 8003022:	2064      	movs	r0, #100	; 0x64
 8003024:	f001 f98e 	bl	8004344 <HAL_Delay>
//void SPEED_INIT(int speed){
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8003028:	4b10      	ldr	r3, [pc, #64]	; (800306c <PWM_Init+0x64>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003030:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1650);
 8003032:	f240 6072 	movw	r0, #1650	; 0x672
 8003036:	f001 f985 	bl	8004344 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <PWM_Init+0x64>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003042:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(1650);
 8003044:	f240 6072 	movw	r0, #1650	; 0x672
 8003048:	f001 f97c 	bl	8004344 <HAL_Delay>
//}
//void SPEED_SET(int speed){//速度极限�???????1999，但是禁止如此使用，极易损坏发射管，曾经测试的时候一次发射就打废�???????对摩擦轮了且造成了钢板损坏，�???????以�?�度建议�???????1001~1600左右�???????
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1200);
 800304c:	4b07      	ldr	r3, [pc, #28]	; (800306c <PWM_Init+0x64>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003054:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1200);
 8003056:	4b05      	ldr	r3, [pc, #20]	; (800306c <PWM_Init+0x64>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800305e:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(500);
 8003060:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003064:	f001 f96e 	bl	8004344 <HAL_Delay>
//	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
//	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
//	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
//	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
}
 8003068:	bf00      	nop
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000a0c 	.word	0x20000a0c

08003070 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a04      	ldr	r2, [pc, #16]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d101      	bne.n	8003086 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003082:	f001 f93f 	bl	8004304 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003086:	bf00      	nop
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40001000 	.word	0x40001000

08003094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003098:	b672      	cpsid	i
}
 800309a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800309c:	e7fe      	b.n	800309c <Error_Handler+0x8>
	...

080030a0 <PID_Init>:
									{ 1 , 1 , 1 , 300, 500},
									{ 0.1 , 0 , 2 , 150, 10000},
									{ 0.1 , 0 , 2 , 150, 10000},
									{ 1 , 1 , 1 , 300, 500}};// PID角度环参数
void PID_Init()
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
	for(int i=0;i<8;i++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	e064      	b.n	8003176 <PID_Init+0xd6>
	{
		PID_Motor_Speed[i].Kp = PID_SpeedCtrl_Config[i][0];
 80030ac:	496c      	ldr	r1, [pc, #432]	; (8003260 <PID_Init+0x1c0>)
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	6819      	ldr	r1, [r3, #0]
 80030bc:	4869      	ldr	r0, [pc, #420]	; (8003264 <PID_Init+0x1c4>)
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	4413      	add	r3, r2
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	4403      	add	r3, r0
 80030ca:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Ki = PID_SpeedCtrl_Config[i][1];
 80030cc:	4964      	ldr	r1, [pc, #400]	; (8003260 <PID_Init+0x1c0>)
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	3304      	adds	r3, #4
 80030dc:	6819      	ldr	r1, [r3, #0]
 80030de:	4861      	ldr	r0, [pc, #388]	; (8003264 <PID_Init+0x1c4>)
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	4413      	add	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	4403      	add	r3, r0
 80030ec:	3304      	adds	r3, #4
 80030ee:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Kd = PID_SpeedCtrl_Config[i][2];
 80030f0:	495b      	ldr	r1, [pc, #364]	; (8003260 <PID_Init+0x1c0>)
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	3308      	adds	r3, #8
 8003100:	6819      	ldr	r1, [r3, #0]
 8003102:	4858      	ldr	r0, [pc, #352]	; (8003264 <PID_Init+0x1c4>)
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	4613      	mov	r3, r2
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4413      	add	r3, r2
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	4403      	add	r3, r0
 8003110:	3308      	adds	r3, #8
 8003112:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Output_Max = PID_SpeedCtrl_Config[i][3];
 8003114:	4952      	ldr	r1, [pc, #328]	; (8003260 <PID_Init+0x1c0>)
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	330c      	adds	r3, #12
 8003124:	6819      	ldr	r1, [r3, #0]
 8003126:	484f      	ldr	r0, [pc, #316]	; (8003264 <PID_Init+0x1c4>)
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	4403      	add	r3, r0
 8003134:	3324      	adds	r3, #36	; 0x24
 8003136:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Err_sum_Max = PID_SpeedCtrl_Config[i][4];
 8003138:	4949      	ldr	r1, [pc, #292]	; (8003260 <PID_Init+0x1c0>)
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	440b      	add	r3, r1
 8003146:	3310      	adds	r3, #16
 8003148:	6819      	ldr	r1, [r3, #0]
 800314a:	4846      	ldr	r0, [pc, #280]	; (8003264 <PID_Init+0x1c4>)
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	4403      	add	r3, r0
 8003158:	3328      	adds	r3, #40	; 0x28
 800315a:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].PID_Type = Speed;
 800315c:	4941      	ldr	r1, [pc, #260]	; (8003264 <PID_Init+0x1c4>)
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	440b      	add	r3, r1
 800316a:	332c      	adds	r3, #44	; 0x2c
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	3301      	adds	r3, #1
 8003174:	607b      	str	r3, [r7, #4]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b07      	cmp	r3, #7
 800317a:	dd97      	ble.n	80030ac <PID_Init+0xc>
	}
	for(int i=0;i<8;i++)
 800317c:	2300      	movs	r3, #0
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	e064      	b.n	800324c <PID_Init+0x1ac>
	{
		PID_Motor_Angle[i].Kp = PID_AngleCtrl_Config[i][0];
 8003182:	4939      	ldr	r1, [pc, #228]	; (8003268 <PID_Init+0x1c8>)
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	4613      	mov	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	4413      	add	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	6819      	ldr	r1, [r3, #0]
 8003192:	4836      	ldr	r0, [pc, #216]	; (800326c <PID_Init+0x1cc>)
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	4413      	add	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	4403      	add	r3, r0
 80031a0:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Ki = PID_AngleCtrl_Config[i][1];
 80031a2:	4931      	ldr	r1, [pc, #196]	; (8003268 <PID_Init+0x1c8>)
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	4613      	mov	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	3304      	adds	r3, #4
 80031b2:	6819      	ldr	r1, [r3, #0]
 80031b4:	482d      	ldr	r0, [pc, #180]	; (800326c <PID_Init+0x1cc>)
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	4613      	mov	r3, r2
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	4413      	add	r3, r2
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	4403      	add	r3, r0
 80031c2:	3304      	adds	r3, #4
 80031c4:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Kd = PID_AngleCtrl_Config[i][2];
 80031c6:	4928      	ldr	r1, [pc, #160]	; (8003268 <PID_Init+0x1c8>)
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	3308      	adds	r3, #8
 80031d6:	6819      	ldr	r1, [r3, #0]
 80031d8:	4824      	ldr	r0, [pc, #144]	; (800326c <PID_Init+0x1cc>)
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	4613      	mov	r3, r2
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	4403      	add	r3, r0
 80031e6:	3308      	adds	r3, #8
 80031e8:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Output_Max = PID_AngleCtrl_Config[i][3];
 80031ea:	491f      	ldr	r1, [pc, #124]	; (8003268 <PID_Init+0x1c8>)
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	330c      	adds	r3, #12
 80031fa:	6819      	ldr	r1, [r3, #0]
 80031fc:	481b      	ldr	r0, [pc, #108]	; (800326c <PID_Init+0x1cc>)
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4413      	add	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	4403      	add	r3, r0
 800320a:	3324      	adds	r3, #36	; 0x24
 800320c:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Err_sum_Max = PID_AngleCtrl_Config[i][4];
 800320e:	4916      	ldr	r1, [pc, #88]	; (8003268 <PID_Init+0x1c8>)
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3310      	adds	r3, #16
 800321e:	6819      	ldr	r1, [r3, #0]
 8003220:	4812      	ldr	r0, [pc, #72]	; (800326c <PID_Init+0x1cc>)
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	4403      	add	r3, r0
 800322e:	3328      	adds	r3, #40	; 0x28
 8003230:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].PID_Type = Angle;
 8003232:	490e      	ldr	r1, [pc, #56]	; (800326c <PID_Init+0x1cc>)
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	4613      	mov	r3, r2
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	4413      	add	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	440b      	add	r3, r1
 8003240:	332c      	adds	r3, #44	; 0x2c
 8003242:	2201      	movs	r2, #1
 8003244:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b07      	cmp	r3, #7
 8003250:	dd97      	ble.n	8003182 <PID_Init+0xe2>
	}
}
 8003252:	bf00      	nop
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	20000004 	.word	0x20000004
 8003264:	200005a0 	.word	0x200005a0
 8003268:	200000a4 	.word	0x200000a4
 800326c:	20000720 	.word	0x20000720

08003270 <PID_Clear>:
void PID_Clear(PID_TypeDef *hpid)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	hpid->Err_former = 0;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	60da      	str	r2, [r3, #12]
	hpid->Err_last = 0;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
	hpid->Err_now = 0;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f04f 0200 	mov.w	r2, #0
 800328e:	615a      	str	r2, [r3, #20]
	hpid->Output = 0;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	621a      	str	r2, [r3, #32]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <PID_Origin>:
void PID_Origin(PID_TypeDef *hpid, float val_now, float target_now)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80032b0:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_now - val_now > 4096) val_now += 8192;
 80032b4:	ed97 7a01 	vldr	s14, [r7, #4]
 80032b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80032bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c0:	ed9f 7a62 	vldr	s14, [pc, #392]	; 800344c <PID_Origin+0x1a8>
 80032c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032cc:	dd07      	ble.n	80032de <PID_Origin+0x3a>
 80032ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d2:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8003450 <PID_Origin+0x1ac>
 80032d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032da:	edc7 7a02 	vstr	s15, [r7, #8]
	if(val_now - target_now > 4096) val_now -= 8192;
 80032de:	ed97 7a02 	vldr	s14, [r7, #8]
 80032e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80032e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ea:	ed9f 7a58 	vldr	s14, [pc, #352]	; 800344c <PID_Origin+0x1a8>
 80032ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f6:	dd07      	ble.n	8003308 <PID_Origin+0x64>
 80032f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80032fc:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8003450 <PID_Origin+0x1ac>
 8003300:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003304:	edc7 7a02 	vstr	s15, [r7, #8]
	switch(hpid->PID_Type)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330c:	2b00      	cmp	r3, #0
 800330e:	d002      	beq.n	8003316 <PID_Origin+0x72>
 8003310:	2b01      	cmp	r3, #1
 8003312:	d00c      	beq.n	800332e <PID_Origin+0x8a>
 8003314:	e014      	b.n	8003340 <PID_Origin+0x9c>
	{
	case Speed:
		hpid->Err_now = 2*target_now - val_now;
 8003316:	edd7 7a01 	vldr	s15, [r7, #4]
 800331a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800331e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	edc3 7a05 	vstr	s15, [r3, #20]
		break;
 800332c:	e008      	b.n	8003340 <PID_Origin+0x9c>
	case Angle:
		hpid->Err_now = target_now - val_now;
 800332e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003332:	edd7 7a02 	vldr	s15, [r7, #8]
 8003336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	hpid->Err_sum += hpid->Err_now;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	ed93 7a06 	vldr	s14, [r3, #24]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	edd3 7a05 	vldr	s15, [r3, #20]
 800334c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	edc3 7a06 	vstr	s15, [r3, #24]
    if(hpid->Err_sum < -hpid->Err_sum_Max) hpid->Err_sum = -hpid->Err_sum_Max;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	ed93 7a06 	vldr	s14, [r3, #24]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003362:	eef1 7a67 	vneg.f32	s15, s15
 8003366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800336a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800336e:	d507      	bpl.n	8003380 <PID_Origin+0xdc>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003376:	eef1 7a67 	vneg.f32	s15, s15
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	edc3 7a06 	vstr	s15, [r3, #24]
	if(hpid->Err_sum > hpid->Err_sum_Max) hpid->Err_sum = hpid->Err_sum_Max;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	ed93 7a06 	vldr	s14, [r3, #24]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800338c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003394:	dd03      	ble.n	800339e <PID_Origin+0xfa>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	619a      	str	r2, [r3, #24]

	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	ed93 7a00 	vldr	s14, [r3]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80033aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80033ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033be:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (hpid->Kd)*(hpid->Err_now - hpid->Err_last);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	edd3 6a02 	vldr	s13, [r3, #8]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	ed93 6a05 	vldr	s12, [r3, #20]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	edd3 7a04 	vldr	s15, [r3, #16]
 80033d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80033d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	edc3 7a08 	vstr	s15, [r3, #32]
    if(hpid->Output > hpid->Output_Max)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	ed93 7a08 	vldr	s14, [r3, #32]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80033f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fa:	dd03      	ble.n	8003404 <PID_Origin+0x160>
		hpid->Output = hpid->Output_Max;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max )
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	ed93 7a08 	vldr	s14, [r3, #32]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003410:	eef1 7a67 	vneg.f32	s15, s15
 8003414:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341c:	d507      	bpl.n	800342e <PID_Origin+0x18a>
		hpid->Output = -hpid->Output_Max;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003424:	eef1 7a67 	vneg.f32	s15, s15
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	edc3 7a08 	vstr	s15, [r3, #32]

	hpid->Err_former = hpid->Err_last;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	60da      	str	r2, [r3, #12]
	hpid->Err_last = hpid->Err_now;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	695a      	ldr	r2, [r3, #20]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	611a      	str	r2, [r3, #16]
}
 800343e:	bf00      	nop
 8003440:	3714      	adds	r7, #20
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	45800000 	.word	0x45800000
 8003450:	46000000 	.word	0x46000000

08003454 <PID_Incr>:

void PID_Incr(PID_TypeDef *hpid, float val_now, float target_now)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003460:	edc7 0a01 	vstr	s1, [r7, #4]
	hpid->Err_now = target_now - val_now;
 8003464:	ed97 7a01 	vldr	s14, [r7, #4]
 8003468:	edd7 7a02 	vldr	s15, [r7, #8]
 800346c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	edc3 7a05 	vstr	s15, [r3, #20]
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	ed93 7a00 	vldr	s14, [r3]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	edd3 6a05 	vldr	s13, [r3, #20]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	edd3 7a04 	vldr	s15, [r3, #16]
 8003488:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800348c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	edd3 6a01 	vldr	s13, [r3, #4]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	edd3 7a05 	vldr	s15, [r3, #20]
 800349c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034a0:	ee37 7a27 	vadd.f32	s14, s14, s15
    		+ hpid->Kd*(hpid->Err_now - hpid->Err_last - hpid->Err_diff);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	edd3 6a02 	vldr	s13, [r3, #8]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	ed93 6a05 	vldr	s12, [r3, #20]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	edd3 7a04 	vldr	s15, [r3, #16]
 80034b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	edd3 7a07 	vldr	s15, [r3, #28]
 80034c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80034c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034c8:	ee77 7a27 	vadd.f32	s15, s14, s15
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	edc3 7a08 	vstr	s15, [r3, #32]
	if(hpid->Output > hpid->Output_Max) hpid->Output = hpid->Output_Max;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	ed93 7a08 	vldr	s14, [r3, #32]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80034de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e6:	dd03      	ble.n	80034f0 <PID_Incr+0x9c>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max) hpid->Output = -hpid->Output_Max;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	ed93 7a08 	vldr	s14, [r3, #32]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80034fc:	eef1 7a67 	vneg.f32	s15, s15
 8003500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003508:	d507      	bpl.n	800351a <PID_Incr+0xc6>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003510:	eef1 7a67 	vneg.f32	s15, s15
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	edc3 7a08 	vstr	s15, [r3, #32]
	hpid->Err_diff = hpid->Err_now - hpid->Err_last;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	edd3 7a04 	vldr	s15, [r3, #16]
 8003526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	edc3 7a07 	vstr	s15, [r3, #28]
	hpid->Err_last = hpid->Err_now;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	695a      	ldr	r2, [r3, #20]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	611a      	str	r2, [r3, #16]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_UART_RxCpltCallback>:
#include "string.h"
#include "math.h"
RC_Ctl_t RC_Ctl;
uint8_t RC_buff[18];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a74      	ldr	r2, [pc, #464]	; (8003724 <HAL_UART_RxCpltCallback+0x1e0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	f040 813e 	bne.w	80037d4 <HAL_UART_RxCpltCallback+0x290>
	{
		RC_Ctl.rc.ch1 = (RC_buff[0] | RC_buff[1] << 8) & 0x07FF;
 8003558:	4b73      	ldr	r3, [pc, #460]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	b21a      	sxth	r2, r3
 800355e:	4b72      	ldr	r3, [pc, #456]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 8003560:	785b      	ldrb	r3, [r3, #1]
 8003562:	021b      	lsls	r3, r3, #8
 8003564:	b21b      	sxth	r3, r3
 8003566:	4313      	orrs	r3, r2
 8003568:	b21b      	sxth	r3, r3
 800356a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800356e:	b21a      	sxth	r2, r3
 8003570:	4b6e      	ldr	r3, [pc, #440]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003572:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch1 -= 1024;
 8003574:	4b6d      	ldr	r3, [pc, #436]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003576:	f9b3 3000 	ldrsh.w	r3, [r3]
 800357a:	b29b      	uxth	r3, r3
 800357c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003580:	b29b      	uxth	r3, r3
 8003582:	b21a      	sxth	r2, r3
 8003584:	4b69      	ldr	r3, [pc, #420]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003586:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch2 = (RC_buff[1] >> 3 | RC_buff[2] << 5) & 0x07FF;
 8003588:	4b67      	ldr	r3, [pc, #412]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 800358a:	785b      	ldrb	r3, [r3, #1]
 800358c:	08db      	lsrs	r3, r3, #3
 800358e:	b2db      	uxtb	r3, r3
 8003590:	b21a      	sxth	r2, r3
 8003592:	4b65      	ldr	r3, [pc, #404]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 8003594:	789b      	ldrb	r3, [r3, #2]
 8003596:	015b      	lsls	r3, r3, #5
 8003598:	b21b      	sxth	r3, r3
 800359a:	4313      	orrs	r3, r2
 800359c:	b21b      	sxth	r3, r3
 800359e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035a2:	b21a      	sxth	r2, r3
 80035a4:	4b61      	ldr	r3, [pc, #388]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035a6:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch2 -= 1024;
 80035a8:	4b60      	ldr	r3, [pc, #384]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	b21a      	sxth	r2, r3
 80035b8:	4b5c      	ldr	r3, [pc, #368]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035ba:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch3 = (RC_buff[2] >> 6 | RC_buff[3] << 2 | RC_buff[4] << 10) & 0x07FF;
 80035bc:	4b5a      	ldr	r3, [pc, #360]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80035be:	789b      	ldrb	r3, [r3, #2]
 80035c0:	099b      	lsrs	r3, r3, #6
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	b21a      	sxth	r2, r3
 80035c6:	4b58      	ldr	r3, [pc, #352]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80035c8:	78db      	ldrb	r3, [r3, #3]
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	b21b      	sxth	r3, r3
 80035ce:	4313      	orrs	r3, r2
 80035d0:	b21a      	sxth	r2, r3
 80035d2:	4b55      	ldr	r3, [pc, #340]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80035d4:	791b      	ldrb	r3, [r3, #4]
 80035d6:	029b      	lsls	r3, r3, #10
 80035d8:	b21b      	sxth	r3, r3
 80035da:	4313      	orrs	r3, r2
 80035dc:	b21b      	sxth	r3, r3
 80035de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035e2:	b21a      	sxth	r2, r3
 80035e4:	4b51      	ldr	r3, [pc, #324]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035e6:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch3 -= 1024;
 80035e8:	4b50      	ldr	r3, [pc, #320]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035ea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	b21a      	sxth	r2, r3
 80035f8:	4b4c      	ldr	r3, [pc, #304]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80035fa:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch4 = (RC_buff[4] >> 1 | RC_buff[5] << 7) & 0x07FF;
 80035fc:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80035fe:	791b      	ldrb	r3, [r3, #4]
 8003600:	085b      	lsrs	r3, r3, #1
 8003602:	b2db      	uxtb	r3, r3
 8003604:	b21a      	sxth	r2, r3
 8003606:	4b48      	ldr	r3, [pc, #288]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 8003608:	795b      	ldrb	r3, [r3, #5]
 800360a:	01db      	lsls	r3, r3, #7
 800360c:	b21b      	sxth	r3, r3
 800360e:	4313      	orrs	r3, r2
 8003610:	b21b      	sxth	r3, r3
 8003612:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003616:	b21a      	sxth	r2, r3
 8003618:	4b44      	ldr	r3, [pc, #272]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800361a:	80da      	strh	r2, [r3, #6]
		RC_Ctl.rc.ch4 -= 1024;
 800361c:	4b43      	ldr	r3, [pc, #268]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800361e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003622:	b29b      	uxth	r3, r3
 8003624:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003628:	b29b      	uxth	r3, r3
 800362a:	b21a      	sxth	r2, r3
 800362c:	4b3f      	ldr	r3, [pc, #252]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800362e:	80da      	strh	r2, [r3, #6]
	    /* prevent remote control zero deviation */
	    if (RC_Ctl.rc.ch1 <= 5 && RC_Ctl.rc.ch1 >= -5)
 8003630:	4b3e      	ldr	r3, [pc, #248]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003636:	2b05      	cmp	r3, #5
 8003638:	dc08      	bgt.n	800364c <HAL_UART_RxCpltCallback+0x108>
 800363a:	4b3c      	ldr	r3, [pc, #240]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800363c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003640:	f113 0f05 	cmn.w	r3, #5
 8003644:	db02      	blt.n	800364c <HAL_UART_RxCpltCallback+0x108>
	    {
	    	RC_Ctl.rc.ch1 = 0;
 8003646:	4b39      	ldr	r3, [pc, #228]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003648:	2200      	movs	r2, #0
 800364a:	801a      	strh	r2, [r3, #0]
	    }
	    if (RC_Ctl.rc.ch2 <= 5 && RC_Ctl.rc.ch2 >= -5)
 800364c:	4b37      	ldr	r3, [pc, #220]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800364e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003652:	2b05      	cmp	r3, #5
 8003654:	dc08      	bgt.n	8003668 <HAL_UART_RxCpltCallback+0x124>
 8003656:	4b35      	ldr	r3, [pc, #212]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003658:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800365c:	f113 0f05 	cmn.w	r3, #5
 8003660:	db02      	blt.n	8003668 <HAL_UART_RxCpltCallback+0x124>
	    {
	    	RC_Ctl.rc.ch2 = 0;
 8003662:	4b32      	ldr	r3, [pc, #200]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003664:	2200      	movs	r2, #0
 8003666:	805a      	strh	r2, [r3, #2]
	    }
	    if (RC_Ctl.rc.ch3 <= 5 && RC_Ctl.rc.ch3 >= -5)
 8003668:	4b30      	ldr	r3, [pc, #192]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800366a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800366e:	2b05      	cmp	r3, #5
 8003670:	dc08      	bgt.n	8003684 <HAL_UART_RxCpltCallback+0x140>
 8003672:	4b2e      	ldr	r3, [pc, #184]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003674:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003678:	f113 0f05 	cmn.w	r3, #5
 800367c:	db02      	blt.n	8003684 <HAL_UART_RxCpltCallback+0x140>
	    {
	    	RC_Ctl.rc.ch3 = 0;
 800367e:	4b2b      	ldr	r3, [pc, #172]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003680:	2200      	movs	r2, #0
 8003682:	809a      	strh	r2, [r3, #4]
	    }
	    if (RC_Ctl.rc.ch4 <= 5 && RC_Ctl.rc.ch4 >= -5)
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003686:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800368a:	2b05      	cmp	r3, #5
 800368c:	dc08      	bgt.n	80036a0 <HAL_UART_RxCpltCallback+0x15c>
 800368e:	4b27      	ldr	r3, [pc, #156]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003690:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003694:	f113 0f05 	cmn.w	r3, #5
 8003698:	db02      	blt.n	80036a0 <HAL_UART_RxCpltCallback+0x15c>
	    {
	    	RC_Ctl.rc.ch4 = 0;
 800369a:	4b24      	ldr	r3, [pc, #144]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800369c:	2200      	movs	r2, #0
 800369e:	80da      	strh	r2, [r3, #6]
	    }

	    RC_Ctl.rc.sw1 = ((RC_buff[5] >> 4) & 0x000C) >> 2;
 80036a0:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80036a2:	795b      	ldrb	r3, [r3, #5]
 80036a4:	091b      	lsrs	r3, r3, #4
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	109b      	asrs	r3, r3, #2
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f003 0303 	and.w	r3, r3, #3
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	4b1e      	ldr	r3, [pc, #120]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80036b4:	721a      	strb	r2, [r3, #8]
	    RC_Ctl.rc.sw2 = (RC_buff[5] >> 4) & 0x0003;
 80036b6:	4b1c      	ldr	r3, [pc, #112]	; (8003728 <HAL_UART_RxCpltCallback+0x1e4>)
 80036b8:	795b      	ldrb	r3, [r3, #5]
 80036ba:	091b      	lsrs	r3, r3, #4
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	4b19      	ldr	r3, [pc, #100]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80036c6:	725a      	strb	r2, [r3, #9]
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 80036c8:	4b18      	ldr	r3, [pc, #96]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80036ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	bfb8      	it	lt
 80036d2:	425b      	neglt	r3, r3
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 80036da:	d81d      	bhi.n	8003718 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 80036dc:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80036de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bfb8      	it	lt
 80036e6:	425b      	neglt	r3, r3
 80036e8:	b29b      	uxth	r3, r3
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 80036ea:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 80036ee:	d813      	bhi.n	8003718 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 80036f0:	4b0e      	ldr	r3, [pc, #56]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 80036f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bfb8      	it	lt
 80036fa:	425b      	neglt	r3, r3
 80036fc:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 80036fe:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8003702:	d809      	bhi.n	8003718 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch4) > 660))
 8003704:	4b09      	ldr	r3, [pc, #36]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 8003706:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800370a:	2b00      	cmp	r3, #0
 800370c:	bfb8      	it	lt
 800370e:	425b      	neglt	r3, r3
 8003710:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 8003712:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8003716:	d90b      	bls.n	8003730 <HAL_UART_RxCpltCallback+0x1ec>
	    {
	        memset(&RC_Ctl, 0, sizeof(RC_Ctl));
 8003718:	2216      	movs	r2, #22
 800371a:	2100      	movs	r1, #0
 800371c:	4803      	ldr	r0, [pc, #12]	; (800372c <HAL_UART_RxCpltCallback+0x1e8>)
 800371e:	f009 f947 	bl	800c9b0 <memset>
	        return ;
 8003722:	e057      	b.n	80037d4 <HAL_UART_RxCpltCallback+0x290>
 8003724:	40004800 	.word	0x40004800
 8003728:	20000958 	.word	0x20000958
 800372c:	20000940 	.word	0x20000940
	    }

	    RC_Ctl.rc.mouse.x = RC_buff[6] | (RC_buff[7] << 8); // x axis
 8003730:	4b2a      	ldr	r3, [pc, #168]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003732:	799b      	ldrb	r3, [r3, #6]
 8003734:	b21a      	sxth	r2, r3
 8003736:	4b29      	ldr	r3, [pc, #164]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003738:	79db      	ldrb	r3, [r3, #7]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	b21b      	sxth	r3, r3
 800373e:	4313      	orrs	r3, r2
 8003740:	b21a      	sxth	r2, r3
 8003742:	4b27      	ldr	r3, [pc, #156]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 8003744:	815a      	strh	r2, [r3, #10]
	    RC_Ctl.rc.mouse.y = RC_buff[8] | (RC_buff[9] << 8);
 8003746:	4b25      	ldr	r3, [pc, #148]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003748:	7a1b      	ldrb	r3, [r3, #8]
 800374a:	b21a      	sxth	r2, r3
 800374c:	4b23      	ldr	r3, [pc, #140]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 800374e:	7a5b      	ldrb	r3, [r3, #9]
 8003750:	021b      	lsls	r3, r3, #8
 8003752:	b21b      	sxth	r3, r3
 8003754:	4313      	orrs	r3, r2
 8003756:	b21a      	sxth	r2, r3
 8003758:	4b21      	ldr	r3, [pc, #132]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 800375a:	819a      	strh	r2, [r3, #12]
	    RC_Ctl.rc.mouse.z = RC_buff[10] | (RC_buff[11] << 8);
 800375c:	4b1f      	ldr	r3, [pc, #124]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 800375e:	7a9b      	ldrb	r3, [r3, #10]
 8003760:	b21a      	sxth	r2, r3
 8003762:	4b1e      	ldr	r3, [pc, #120]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003764:	7adb      	ldrb	r3, [r3, #11]
 8003766:	021b      	lsls	r3, r3, #8
 8003768:	b21b      	sxth	r3, r3
 800376a:	4313      	orrs	r3, r2
 800376c:	b21a      	sxth	r2, r3
 800376e:	4b1c      	ldr	r3, [pc, #112]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 8003770:	81da      	strh	r2, [r3, #14]

	    RC_Ctl.rc.mouse.l = RC_buff[12];
 8003772:	4b1a      	ldr	r3, [pc, #104]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003774:	7b1a      	ldrb	r2, [r3, #12]
 8003776:	4b1a      	ldr	r3, [pc, #104]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 8003778:	741a      	strb	r2, [r3, #16]
	    RC_Ctl.rc.mouse.r = RC_buff[13];
 800377a:	4b18      	ldr	r3, [pc, #96]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 800377c:	7b5a      	ldrb	r2, [r3, #13]
 800377e:	4b18      	ldr	r3, [pc, #96]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 8003780:	745a      	strb	r2, [r3, #17]

	    RC_Ctl.rc.kb.key_code = RC_buff[14] | RC_buff[15] << 8; // key borad code
 8003782:	4b16      	ldr	r3, [pc, #88]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 8003784:	7b9b      	ldrb	r3, [r3, #14]
 8003786:	b21a      	sxth	r2, r3
 8003788:	4b14      	ldr	r3, [pc, #80]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 800378a:	7bdb      	ldrb	r3, [r3, #15]
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	b21b      	sxth	r3, r3
 8003790:	4313      	orrs	r3, r2
 8003792:	b21b      	sxth	r3, r3
 8003794:	b29a      	uxth	r2, r3
 8003796:	4b12      	ldr	r3, [pc, #72]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 8003798:	825a      	strh	r2, [r3, #18]
	    RC_Ctl.rc.wheel = (RC_buff[16] | RC_buff[17] << 8) - 1024;
 800379a:	4b10      	ldr	r3, [pc, #64]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 800379c:	7c1b      	ldrb	r3, [r3, #16]
 800379e:	b21a      	sxth	r2, r3
 80037a0:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 80037a2:	7c5b      	ldrb	r3, [r3, #17]
 80037a4:	021b      	lsls	r3, r3, #8
 80037a6:	b21b      	sxth	r3, r3
 80037a8:	4313      	orrs	r3, r2
 80037aa:	b21b      	sxth	r3, r3
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	b21a      	sxth	r2, r3
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <HAL_UART_RxCpltCallback+0x29c>)
 80037b8:	829a      	strh	r2, [r3, #20]
	    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//初始化DMA
 80037ba:	2212      	movs	r2, #18
 80037bc:	4907      	ldr	r1, [pc, #28]	; (80037dc <HAL_UART_RxCpltCallback+0x298>)
 80037be:	4809      	ldr	r0, [pc, #36]	; (80037e4 <HAL_UART_RxCpltCallback+0x2a0>)
 80037c0:	f005 f9dd 	bl	8008b7e <HAL_UART_Receive_DMA>
	    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE 中断使能
 80037c4:	4b07      	ldr	r3, [pc, #28]	; (80037e4 <HAL_UART_RxCpltCallback+0x2a0>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <HAL_UART_RxCpltCallback+0x2a0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0210 	orr.w	r2, r2, #16
 80037d2:	60da      	str	r2, [r3, #12]
	}
}
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000958 	.word	0x20000958
 80037e0:	20000940 	.word	0x20000940
 80037e4:	20000ae0 	.word	0x20000ae0

080037e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80037ec:	4b17      	ldr	r3, [pc, #92]	; (800384c <MX_SPI1_Init+0x64>)
 80037ee:	4a18      	ldr	r2, [pc, #96]	; (8003850 <MX_SPI1_Init+0x68>)
 80037f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037f2:	4b16      	ldr	r3, [pc, #88]	; (800384c <MX_SPI1_Init+0x64>)
 80037f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037fa:	4b14      	ldr	r3, [pc, #80]	; (800384c <MX_SPI1_Init+0x64>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003800:	4b12      	ldr	r3, [pc, #72]	; (800384c <MX_SPI1_Init+0x64>)
 8003802:	2200      	movs	r2, #0
 8003804:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003806:	4b11      	ldr	r3, [pc, #68]	; (800384c <MX_SPI1_Init+0x64>)
 8003808:	2202      	movs	r2, #2
 800380a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800380c:	4b0f      	ldr	r3, [pc, #60]	; (800384c <MX_SPI1_Init+0x64>)
 800380e:	2201      	movs	r2, #1
 8003810:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003812:	4b0e      	ldr	r3, [pc, #56]	; (800384c <MX_SPI1_Init+0x64>)
 8003814:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003818:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800381a:	4b0c      	ldr	r3, [pc, #48]	; (800384c <MX_SPI1_Init+0x64>)
 800381c:	2210      	movs	r2, #16
 800381e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003820:	4b0a      	ldr	r3, [pc, #40]	; (800384c <MX_SPI1_Init+0x64>)
 8003822:	2200      	movs	r2, #0
 8003824:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003826:	4b09      	ldr	r3, [pc, #36]	; (800384c <MX_SPI1_Init+0x64>)
 8003828:	2200      	movs	r2, #0
 800382a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800382c:	4b07      	ldr	r3, [pc, #28]	; (800384c <MX_SPI1_Init+0x64>)
 800382e:	2200      	movs	r2, #0
 8003830:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <MX_SPI1_Init+0x64>)
 8003834:	220a      	movs	r2, #10
 8003836:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003838:	4804      	ldr	r0, [pc, #16]	; (800384c <MX_SPI1_Init+0x64>)
 800383a:	f003 f8f7 	bl	8006a2c <HAL_SPI_Init>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003844:	f7ff fc26 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003848:	bf00      	nop
 800384a:	bd80      	pop	{r7, pc}
 800384c:	2000096c 	.word	0x2000096c
 8003850:	40013000 	.word	0x40013000

08003854 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08a      	sub	sp, #40	; 0x28
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 0314 	add.w	r3, r7, #20
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a2c      	ldr	r2, [pc, #176]	; (8003924 <HAL_SPI_MspInit+0xd0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d151      	bne.n	800391a <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	4b2b      	ldr	r3, [pc, #172]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	4a2a      	ldr	r2, [pc, #168]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 8003880:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003884:	6453      	str	r3, [r2, #68]	; 0x44
 8003886:	4b28      	ldr	r3, [pc, #160]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b24      	ldr	r3, [pc, #144]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a23      	ldr	r2, [pc, #140]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 800389c:	f043 0302 	orr.w	r3, r3, #2
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b21      	ldr	r3, [pc, #132]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	4b1d      	ldr	r3, [pc, #116]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	4a1c      	ldr	r2, [pc, #112]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6313      	str	r3, [r2, #48]	; 0x30
 80038be:	4b1a      	ldr	r3, [pc, #104]	; (8003928 <HAL_SPI_MspInit+0xd4>)
 80038c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 80038ca:	2318      	movs	r3, #24
 80038cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ce:	2302      	movs	r3, #2
 80038d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d6:	2303      	movs	r3, #3
 80038d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80038da:	2305      	movs	r3, #5
 80038dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038de:	f107 0314 	add.w	r3, r7, #20
 80038e2:	4619      	mov	r1, r3
 80038e4:	4811      	ldr	r0, [pc, #68]	; (800392c <HAL_SPI_MspInit+0xd8>)
 80038e6:	f002 fa2f 	bl	8005d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ee:	2302      	movs	r3, #2
 80038f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f6:	2303      	movs	r3, #3
 80038f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80038fa:	2305      	movs	r3, #5
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038fe:	f107 0314 	add.w	r3, r7, #20
 8003902:	4619      	mov	r1, r3
 8003904:	480a      	ldr	r0, [pc, #40]	; (8003930 <HAL_SPI_MspInit+0xdc>)
 8003906:	f002 fa1f 	bl	8005d48 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 800390a:	2200      	movs	r2, #0
 800390c:	2106      	movs	r1, #6
 800390e:	2023      	movs	r0, #35	; 0x23
 8003910:	f001 fc56 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003914:	2023      	movs	r0, #35	; 0x23
 8003916:	f001 fc6f 	bl	80051f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800391a:	bf00      	nop
 800391c:	3728      	adds	r7, #40	; 0x28
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40013000 	.word	0x40013000
 8003928:	40023800 	.word	0x40023800
 800392c:	40020400 	.word	0x40020400
 8003930:	40020000 	.word	0x40020000

08003934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800393a:	2300      	movs	r3, #0
 800393c:	607b      	str	r3, [r7, #4]
 800393e:	4b1a      	ldr	r3, [pc, #104]	; (80039a8 <HAL_MspInit+0x74>)
 8003940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003942:	4a19      	ldr	r2, [pc, #100]	; (80039a8 <HAL_MspInit+0x74>)
 8003944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003948:	6453      	str	r3, [r2, #68]	; 0x44
 800394a:	4b17      	ldr	r3, [pc, #92]	; (80039a8 <HAL_MspInit+0x74>)
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003952:	607b      	str	r3, [r7, #4]
 8003954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	603b      	str	r3, [r7, #0]
 800395a:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <HAL_MspInit+0x74>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	4a12      	ldr	r2, [pc, #72]	; (80039a8 <HAL_MspInit+0x74>)
 8003960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003964:	6413      	str	r3, [r2, #64]	; 0x40
 8003966:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <HAL_MspInit+0x74>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396e:	603b      	str	r3, [r7, #0]
 8003970:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003972:	2200      	movs	r2, #0
 8003974:	210f      	movs	r1, #15
 8003976:	f06f 0001 	mvn.w	r0, #1
 800397a:	f001 fc21 	bl	80051c0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 800397e:	2200      	movs	r2, #0
 8003980:	2105      	movs	r1, #5
 8003982:	2004      	movs	r0, #4
 8003984:	f001 fc1c 	bl	80051c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8003988:	2004      	movs	r0, #4
 800398a:	f001 fc35 	bl	80051f8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	2105      	movs	r1, #5
 8003992:	2005      	movs	r0, #5
 8003994:	f001 fc14 	bl	80051c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003998:	2005      	movs	r0, #5
 800399a:	f001 fc2d 	bl	80051f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40023800 	.word	0x40023800

080039ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08e      	sub	sp, #56	; 0x38
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	4b33      	ldr	r3, [pc, #204]	; (8003a90 <HAL_InitTick+0xe4>)
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	4a32      	ldr	r2, [pc, #200]	; (8003a90 <HAL_InitTick+0xe4>)
 80039c6:	f043 0310 	orr.w	r3, r3, #16
 80039ca:	6413      	str	r3, [r2, #64]	; 0x40
 80039cc:	4b30      	ldr	r3, [pc, #192]	; (8003a90 <HAL_InitTick+0xe4>)
 80039ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d0:	f003 0310 	and.w	r3, r3, #16
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039d8:	f107 0210 	add.w	r2, r7, #16
 80039dc:	f107 0314 	add.w	r3, r7, #20
 80039e0:	4611      	mov	r1, r2
 80039e2:	4618      	mov	r0, r3
 80039e4:	f002 fff0 	bl	80069c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80039ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d103      	bne.n	80039fa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80039f2:	f002 ffc1 	bl	8006978 <HAL_RCC_GetPCLK1Freq>
 80039f6:	6378      	str	r0, [r7, #52]	; 0x34
 80039f8:	e004      	b.n	8003a04 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80039fa:	f002 ffbd 	bl	8006978 <HAL_RCC_GetPCLK1Freq>
 80039fe:	4603      	mov	r3, r0
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a06:	4a23      	ldr	r2, [pc, #140]	; (8003a94 <HAL_InitTick+0xe8>)
 8003a08:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0c:	0c9b      	lsrs	r3, r3, #18
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003a12:	4b21      	ldr	r3, [pc, #132]	; (8003a98 <HAL_InitTick+0xec>)
 8003a14:	4a21      	ldr	r2, [pc, #132]	; (8003a9c <HAL_InitTick+0xf0>)
 8003a16:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003a18:	4b1f      	ldr	r3, [pc, #124]	; (8003a98 <HAL_InitTick+0xec>)
 8003a1a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a1e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003a20:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <HAL_InitTick+0xec>)
 8003a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a24:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003a26:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <HAL_InitTick+0xec>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a2c:	4b1a      	ldr	r3, [pc, #104]	; (8003a98 <HAL_InitTick+0xec>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a32:	4b19      	ldr	r3, [pc, #100]	; (8003a98 <HAL_InitTick+0xec>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003a38:	4817      	ldr	r0, [pc, #92]	; (8003a98 <HAL_InitTick+0xec>)
 8003a3a:	f003 fecb 	bl	80077d4 <HAL_TIM_Base_Init>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003a44:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d11b      	bne.n	8003a84 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003a4c:	4812      	ldr	r0, [pc, #72]	; (8003a98 <HAL_InitTick+0xec>)
 8003a4e:	f003 ff79 	bl	8007944 <HAL_TIM_Base_Start_IT>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003a58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d111      	bne.n	8003a84 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a60:	2036      	movs	r0, #54	; 0x36
 8003a62:	f001 fbc9 	bl	80051f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b0f      	cmp	r3, #15
 8003a6a:	d808      	bhi.n	8003a7e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	2036      	movs	r0, #54	; 0x36
 8003a72:	f001 fba5 	bl	80051c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a76:	4a0a      	ldr	r2, [pc, #40]	; (8003aa0 <HAL_InitTick+0xf4>)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	e002      	b.n	8003a84 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003a84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3738      	adds	r7, #56	; 0x38
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40023800 	.word	0x40023800
 8003a94:	431bde83 	.word	0x431bde83
 8003a98:	200009c4 	.word	0x200009c4
 8003a9c:	40001000 	.word	0x40001000
 8003aa0:	20000148 	.word	0x20000148

08003aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003aa8:	e7fe      	b.n	8003aa8 <NMI_Handler+0x4>

08003aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aae:	e7fe      	b.n	8003aae <HardFault_Handler+0x4>

08003ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ab4:	e7fe      	b.n	8003ab4 <MemManage_Handler+0x4>

08003ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003aba:	e7fe      	b.n	8003aba <BusFault_Handler+0x4>

08003abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ac0:	e7fe      	b.n	8003ac0 <UsageFault_Handler+0x4>

08003ac2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003ad4:	f001 ffa0 	bl	8005a18 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003ad8:	bf00      	nop
 8003ada:	bd80      	pop	{r7, pc}

08003adc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003ae0:	bf00      	nop
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
	...

08003aec <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003af0:	4802      	ldr	r0, [pc, #8]	; (8003afc <DMA1_Stream1_IRQHandler+0x10>)
 8003af2:	f001 fd27 	bl	8005544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	20000b24 	.word	0x20000b24

08003b00 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003b04:	4802      	ldr	r0, [pc, #8]	; (8003b10 <CAN1_TX_IRQHandler+0x10>)
 8003b06:	f001 f874 	bl	8004bf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	2000041c 	.word	0x2000041c

08003b14 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003b18:	4802      	ldr	r0, [pc, #8]	; (8003b24 <CAN1_RX0_IRQHandler+0x10>)
 8003b1a:	f001 f86a 	bl	8004bf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003b1e:	bf00      	nop
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	2000041c 	.word	0x2000041c

08003b28 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003b2c:	4802      	ldr	r0, [pc, #8]	; (8003b38 <CAN1_RX1_IRQHandler+0x10>)
 8003b2e:	f001 f860 	bl	8004bf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	2000041c 	.word	0x2000041c

08003b3c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003b40:	4802      	ldr	r0, [pc, #8]	; (8003b4c <CAN1_SCE_IRQHandler+0x10>)
 8003b42:	f001 f856 	bl	8004bf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	2000041c 	.word	0x2000041c

08003b50 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b54:	4802      	ldr	r0, [pc, #8]	; (8003b60 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003b56:	f004 f887 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003b5a:	bf00      	nop
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20000a0c 	.word	0x20000a0c

08003b64 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b68:	4802      	ldr	r0, [pc, #8]	; (8003b74 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003b6a:	f004 f87d 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003b6e:	bf00      	nop
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	20000a0c 	.word	0x20000a0c

08003b78 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b7c:	4802      	ldr	r0, [pc, #8]	; (8003b88 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003b7e:	f004 f873 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003b82:	bf00      	nop
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	20000a0c 	.word	0x20000a0c

08003b8c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b90:	4802      	ldr	r0, [pc, #8]	; (8003b9c <TIM1_CC_IRQHandler+0x10>)
 8003b92:	f004 f869 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000a0c 	.word	0x20000a0c

08003ba0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003ba4:	4802      	ldr	r0, [pc, #8]	; (8003bb0 <SPI1_IRQHandler+0x10>)
 8003ba6:	f003 fbb9 	bl	800731c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003baa:	bf00      	nop
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	2000096c 	.word	0x2000096c

08003bb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003bb8:	4802      	ldr	r0, [pc, #8]	; (8003bc4 <USART1_IRQHandler+0x10>)
 8003bba:	f005 f811 	bl	8008be0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003bbe:	bf00      	nop
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	20000a9c 	.word	0x20000a9c

08003bc8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003bcc:	4802      	ldr	r0, [pc, #8]	; (8003bd8 <USART3_IRQHandler+0x10>)
 8003bce:	f005 f807 	bl	8008be0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	20000ae0 	.word	0x20000ae0

08003bdc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003be0:	4802      	ldr	r0, [pc, #8]	; (8003bec <TIM5_IRQHandler+0x10>)
 8003be2:	f004 f841 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	20000a54 	.word	0x20000a54

08003bf0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003bf4:	4802      	ldr	r0, [pc, #8]	; (8003c00 <TIM6_DAC_IRQHandler+0x10>)
 8003bf6:	f004 f837 	bl	8007c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003bfa:	bf00      	nop
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	200009c4 	.word	0x200009c4

08003c04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c08:	4b06      	ldr	r3, [pc, #24]	; (8003c24 <SystemInit+0x20>)
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0e:	4a05      	ldr	r2, [pc, #20]	; (8003c24 <SystemInit+0x20>)
 8003c10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c18:	bf00      	nop
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	e000ed00 	.word	0xe000ed00

08003c28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b096      	sub	sp, #88	; 0x58
 8003c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	605a      	str	r2, [r3, #4]
 8003c38:	609a      	str	r2, [r3, #8]
 8003c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	605a      	str	r2, [r3, #4]
 8003c50:	609a      	str	r2, [r3, #8]
 8003c52:	60da      	str	r2, [r3, #12]
 8003c54:	611a      	str	r2, [r3, #16]
 8003c56:	615a      	str	r2, [r3, #20]
 8003c58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003c5a:	1d3b      	adds	r3, r7, #4
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4618      	mov	r0, r3
 8003c62:	f008 fea5 	bl	800c9b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003c66:	4b44      	ldr	r3, [pc, #272]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c68:	4a44      	ldr	r2, [pc, #272]	; (8003d7c <MX_TIM1_Init+0x154>)
 8003c6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 8003c6c:	4b42      	ldr	r3, [pc, #264]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c6e:	229f      	movs	r2, #159	; 0x9f
 8003c70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c72:	4b41      	ldr	r3, [pc, #260]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8003c78:	4b3f      	ldr	r3, [pc, #252]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c7a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003c7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c80:	4b3d      	ldr	r3, [pc, #244]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003c86:	4b3c      	ldr	r3, [pc, #240]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003c8c:	4b3a      	ldr	r3, [pc, #232]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c8e:	2280      	movs	r2, #128	; 0x80
 8003c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003c92:	4839      	ldr	r0, [pc, #228]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003c94:	f003 fd9e 	bl	80077d4 <HAL_TIM_Base_Init>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003c9e:	f7ff f9f9 	bl	8003094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ca6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003ca8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003cac:	4619      	mov	r1, r3
 8003cae:	4832      	ldr	r0, [pc, #200]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003cb0:	f004 f9a4 	bl	8007ffc <HAL_TIM_ConfigClockSource>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003cba:	f7ff f9eb 	bl	8003094 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003cbe:	482e      	ldr	r0, [pc, #184]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003cc0:	f003 feb0 	bl	8007a24 <HAL_TIM_PWM_Init>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003cca:	f7ff f9e3 	bl	8003094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cd6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4826      	ldr	r0, [pc, #152]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003cde:	f004 fd8d 	bl	80087fc <HAL_TIMEx_MasterConfigSynchronization>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003ce8:	f7ff f9d4 	bl	8003094 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cec:	2360      	movs	r3, #96	; 0x60
 8003cee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003d00:	2300      	movs	r3, #0
 8003d02:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003d04:	2300      	movs	r3, #0
 8003d06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	4619      	mov	r1, r3
 8003d10:	4819      	ldr	r0, [pc, #100]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003d12:	f004 f8b1 	bl	8007e78 <HAL_TIM_PWM_ConfigChannel>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003d1c:	f7ff f9ba 	bl	8003094 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d24:	2204      	movs	r2, #4
 8003d26:	4619      	mov	r1, r3
 8003d28:	4813      	ldr	r0, [pc, #76]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003d2a:	f004 f8a5 	bl	8007e78 <HAL_TIM_PWM_ConfigChannel>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003d34:	f7ff f9ae 	bl	8003094 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d50:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003d56:	1d3b      	adds	r3, r7, #4
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4807      	ldr	r0, [pc, #28]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003d5c:	f004 fdca 	bl	80088f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8003d66:	f7ff f995 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003d6a:	4803      	ldr	r0, [pc, #12]	; (8003d78 <MX_TIM1_Init+0x150>)
 8003d6c:	f000 f8e8 	bl	8003f40 <HAL_TIM_MspPostInit>

}
 8003d70:	bf00      	nop
 8003d72:	3758      	adds	r7, #88	; 0x58
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	20000a0c 	.word	0x20000a0c
 8003d7c:	40010000 	.word	0x40010000

08003d80 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b08e      	sub	sp, #56	; 0x38
 8003d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	605a      	str	r2, [r3, #4]
 8003d90:	609a      	str	r2, [r3, #8]
 8003d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d94:	f107 0320 	add.w	r3, r7, #32
 8003d98:	2200      	movs	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d9e:	1d3b      	adds	r3, r7, #4
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	611a      	str	r2, [r3, #16]
 8003dac:	615a      	str	r2, [r3, #20]
 8003dae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003db0:	4b32      	ldr	r3, [pc, #200]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003db2:	4a33      	ldr	r2, [pc, #204]	; (8003e80 <MX_TIM5_Init+0x100>)
 8003db4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8003db6:	4b31      	ldr	r3, [pc, #196]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003db8:	22a7      	movs	r2, #167	; 0xa7
 8003dba:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dbc:	4b2f      	ldr	r3, [pc, #188]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8003dc2:	4b2e      	ldr	r3, [pc, #184]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003dc4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003dc8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dca:	4b2c      	ldr	r3, [pc, #176]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003dd0:	4b2a      	ldr	r3, [pc, #168]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003dd2:	2280      	movs	r2, #128	; 0x80
 8003dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003dd6:	4829      	ldr	r0, [pc, #164]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003dd8:	f003 fcfc 	bl	80077d4 <HAL_TIM_Base_Init>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8003de2:	f7ff f957 	bl	8003094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003dec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003df0:	4619      	mov	r1, r3
 8003df2:	4822      	ldr	r0, [pc, #136]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003df4:	f004 f902 	bl	8007ffc <HAL_TIM_ConfigClockSource>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8003dfe:	f7ff f949 	bl	8003094 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003e02:	481e      	ldr	r0, [pc, #120]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003e04:	f003 fe0e 	bl	8007a24 <HAL_TIM_PWM_Init>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8003e0e:	f7ff f941 	bl	8003094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e12:	2300      	movs	r3, #0
 8003e14:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003e1a:	f107 0320 	add.w	r3, r7, #32
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4816      	ldr	r0, [pc, #88]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003e22:	f004 fceb 	bl	80087fc <HAL_TIMEx_MasterConfigSynchronization>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8003e2c:	f7ff f932 	bl	8003094 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e30:	2360      	movs	r3, #96	; 0x60
 8003e32:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e40:	1d3b      	adds	r3, r7, #4
 8003e42:	2200      	movs	r2, #0
 8003e44:	4619      	mov	r1, r3
 8003e46:	480d      	ldr	r0, [pc, #52]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003e48:	f004 f816 	bl	8007e78 <HAL_TIM_PWM_ConfigChannel>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8003e52:	f7ff f91f 	bl	8003094 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e56:	1d3b      	adds	r3, r7, #4
 8003e58:	2208      	movs	r2, #8
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4807      	ldr	r0, [pc, #28]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003e5e:	f004 f80b 	bl	8007e78 <HAL_TIM_PWM_ConfigChannel>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8003e68:	f7ff f914 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003e6c:	4803      	ldr	r0, [pc, #12]	; (8003e7c <MX_TIM5_Init+0xfc>)
 8003e6e:	f000 f867 	bl	8003f40 <HAL_TIM_MspPostInit>

}
 8003e72:	bf00      	nop
 8003e74:	3738      	adds	r7, #56	; 0x38
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000a54 	.word	0x20000a54
 8003e80:	40000c00 	.word	0x40000c00

08003e84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a28      	ldr	r2, [pc, #160]	; (8003f34 <HAL_TIM_Base_MspInit+0xb0>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d12e      	bne.n	8003ef4 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	4b27      	ldr	r3, [pc, #156]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9e:	4a26      	ldr	r2, [pc, #152]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ea6:	4b24      	ldr	r3, [pc, #144]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2105      	movs	r1, #5
 8003eb6:	2018      	movs	r0, #24
 8003eb8:	f001 f982 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003ebc:	2018      	movs	r0, #24
 8003ebe:	f001 f99b 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2105      	movs	r1, #5
 8003ec6:	2019      	movs	r0, #25
 8003ec8:	f001 f97a 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ecc:	2019      	movs	r0, #25
 8003ece:	f001 f993 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2105      	movs	r1, #5
 8003ed6:	201a      	movs	r0, #26
 8003ed8:	f001 f972 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003edc:	201a      	movs	r0, #26
 8003ede:	f001 f98b 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2105      	movs	r1, #5
 8003ee6:	201b      	movs	r0, #27
 8003ee8:	f001 f96a 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003eec:	201b      	movs	r0, #27
 8003eee:	f001 f983 	bl	80051f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003ef2:	e01a      	b.n	8003f2a <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a10      	ldr	r2, [pc, #64]	; (8003f3c <HAL_TIM_Base_MspInit+0xb8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d115      	bne.n	8003f2a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	60bb      	str	r3, [r7, #8]
 8003f02:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	4a0c      	ldr	r2, [pc, #48]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003f08:	f043 0308 	orr.w	r3, r3, #8
 8003f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f0e:	4b0a      	ldr	r3, [pc, #40]	; (8003f38 <HAL_TIM_Base_MspInit+0xb4>)
 8003f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	60bb      	str	r3, [r7, #8]
 8003f18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2105      	movs	r1, #5
 8003f1e:	2032      	movs	r0, #50	; 0x32
 8003f20:	f001 f94e 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003f24:	2032      	movs	r0, #50	; 0x32
 8003f26:	f001 f967 	bl	80051f8 <HAL_NVIC_EnableIRQ>
}
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40010000 	.word	0x40010000
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40000c00 	.word	0x40000c00

08003f40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	; 0x28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f48:	f107 0314 	add.w	r3, r7, #20
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	605a      	str	r2, [r3, #4]
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	60da      	str	r2, [r3, #12]
 8003f56:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a25      	ldr	r2, [pc, #148]	; (8003ff4 <HAL_TIM_MspPostInit+0xb4>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d11f      	bne.n	8003fa2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	4b24      	ldr	r3, [pc, #144]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6a:	4a23      	ldr	r2, [pc, #140]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003f6c:	f043 0310 	orr.w	r3, r3, #16
 8003f70:	6313      	str	r3, [r2, #48]	; 0x30
 8003f72:	4b21      	ldr	r3, [pc, #132]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	f003 0310 	and.w	r3, r3, #16
 8003f7a:	613b      	str	r3, [r7, #16]
 8003f7c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003f7e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f84:	2302      	movs	r3, #2
 8003f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f90:	2301      	movs	r3, #1
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f94:	f107 0314 	add.w	r3, r7, #20
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4818      	ldr	r0, [pc, #96]	; (8003ffc <HAL_TIM_MspPostInit+0xbc>)
 8003f9c:	f001 fed4 	bl	8005d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003fa0:	e023      	b.n	8003fea <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a16      	ldr	r2, [pc, #88]	; (8004000 <HAL_TIM_MspPostInit+0xc0>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d11e      	bne.n	8003fea <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	4b11      	ldr	r3, [pc, #68]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb4:	4a10      	ldr	r2, [pc, #64]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fba:	6313      	str	r3, [r2, #48]	; 0x30
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <HAL_TIM_MspPostInit+0xb8>)
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin;
 8003fc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fce:	2302      	movs	r3, #2
 8003fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003fda:	2302      	movs	r3, #2
 8003fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4807      	ldr	r0, [pc, #28]	; (8004004 <HAL_TIM_MspPostInit+0xc4>)
 8003fe6:	f001 feaf 	bl	8005d48 <HAL_GPIO_Init>
}
 8003fea:	bf00      	nop
 8003fec:	3728      	adds	r7, #40	; 0x28
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40010000 	.word	0x40010000
 8003ff8:	40023800 	.word	0x40023800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40000c00 	.word	0x40000c00
 8004004:	40021c00 	.word	0x40021c00

08004008 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800400c:	4b11      	ldr	r3, [pc, #68]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 800400e:	4a12      	ldr	r2, [pc, #72]	; (8004058 <MX_USART1_UART_Init+0x50>)
 8004010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 8004014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800401a:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 800401c:	2200      	movs	r2, #0
 800401e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004020:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 8004022:	2200      	movs	r2, #0
 8004024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004026:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 8004028:	2200      	movs	r2, #0
 800402a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800402c:	4b09      	ldr	r3, [pc, #36]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 800402e:	220c      	movs	r2, #12
 8004030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004032:	4b08      	ldr	r3, [pc, #32]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 8004034:	2200      	movs	r2, #0
 8004036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004038:	4b06      	ldr	r3, [pc, #24]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 800403a:	2200      	movs	r2, #0
 800403c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800403e:	4805      	ldr	r0, [pc, #20]	; (8004054 <MX_USART1_UART_Init+0x4c>)
 8004040:	f004 fcbe 	bl	80089c0 <HAL_UART_Init>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800404a:	f7ff f823 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800404e:	bf00      	nop
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	20000a9c 	.word	0x20000a9c
 8004058:	40011000 	.word	0x40011000

0800405c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004060:	4b11      	ldr	r3, [pc, #68]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004062:	4a12      	ldr	r2, [pc, #72]	; (80040ac <MX_USART3_UART_Init+0x50>)
 8004064:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8004066:	4b10      	ldr	r3, [pc, #64]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004068:	4a11      	ldr	r2, [pc, #68]	; (80040b0 <MX_USART3_UART_Init+0x54>)
 800406a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 800406c:	4b0e      	ldr	r3, [pc, #56]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 800406e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004072:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004074:	4b0c      	ldr	r3, [pc, #48]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004076:	2200      	movs	r2, #0
 8004078:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800407a:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 800407c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004080:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8004082:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004084:	2204      	movs	r2, #4
 8004086:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004088:	4b07      	ldr	r3, [pc, #28]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800408e:	4b06      	ldr	r3, [pc, #24]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004090:	2200      	movs	r2, #0
 8004092:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004094:	4804      	ldr	r0, [pc, #16]	; (80040a8 <MX_USART3_UART_Init+0x4c>)
 8004096:	f004 fc93 	bl	80089c0 <HAL_UART_Init>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 80040a0:	f7fe fff8 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80040a4:	bf00      	nop
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20000ae0 	.word	0x20000ae0
 80040ac:	40004800 	.word	0x40004800
 80040b0:	000186a0 	.word	0x000186a0

080040b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08c      	sub	sp, #48	; 0x30
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040bc:	f107 031c 	add.w	r3, r7, #28
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	60da      	str	r2, [r3, #12]
 80040ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a5e      	ldr	r2, [pc, #376]	; (800424c <HAL_UART_MspInit+0x198>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d153      	bne.n	800417e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80040d6:	2300      	movs	r3, #0
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	4b5d      	ldr	r3, [pc, #372]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	4a5c      	ldr	r2, [pc, #368]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80040e0:	f043 0310 	orr.w	r3, r3, #16
 80040e4:	6453      	str	r3, [r2, #68]	; 0x44
 80040e6:	4b5a      	ldr	r3, [pc, #360]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	61bb      	str	r3, [r7, #24]
 80040f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	4b56      	ldr	r3, [pc, #344]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	4a55      	ldr	r2, [pc, #340]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80040fc:	f043 0302 	orr.w	r3, r3, #2
 8004100:	6313      	str	r3, [r2, #48]	; 0x30
 8004102:	4b53      	ldr	r3, [pc, #332]	; (8004250 <HAL_UART_MspInit+0x19c>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	617b      	str	r3, [r7, #20]
 800410c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800410e:	2300      	movs	r3, #0
 8004110:	613b      	str	r3, [r7, #16]
 8004112:	4b4f      	ldr	r3, [pc, #316]	; (8004250 <HAL_UART_MspInit+0x19c>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	4a4e      	ldr	r2, [pc, #312]	; (8004250 <HAL_UART_MspInit+0x19c>)
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	6313      	str	r3, [r2, #48]	; 0x30
 800411e:	4b4c      	ldr	r3, [pc, #304]	; (8004250 <HAL_UART_MspInit+0x19c>)
 8004120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800412a:	2380      	movs	r3, #128	; 0x80
 800412c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800412e:	2302      	movs	r3, #2
 8004130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004132:	2300      	movs	r3, #0
 8004134:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004136:	2303      	movs	r3, #3
 8004138:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800413a:	2307      	movs	r3, #7
 800413c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800413e:	f107 031c 	add.w	r3, r7, #28
 8004142:	4619      	mov	r1, r3
 8004144:	4843      	ldr	r0, [pc, #268]	; (8004254 <HAL_UART_MspInit+0x1a0>)
 8004146:	f001 fdff 	bl	8005d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800414a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800414e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004150:	2302      	movs	r3, #2
 8004152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004154:	2300      	movs	r3, #0
 8004156:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004158:	2303      	movs	r3, #3
 800415a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800415c:	2307      	movs	r3, #7
 800415e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004160:	f107 031c 	add.w	r3, r7, #28
 8004164:	4619      	mov	r1, r3
 8004166:	483c      	ldr	r0, [pc, #240]	; (8004258 <HAL_UART_MspInit+0x1a4>)
 8004168:	f001 fdee 	bl	8005d48 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 800416c:	2200      	movs	r2, #0
 800416e:	2107      	movs	r1, #7
 8004170:	2025      	movs	r0, #37	; 0x25
 8004172:	f001 f825 	bl	80051c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004176:	2025      	movs	r0, #37	; 0x25
 8004178:	f001 f83e 	bl	80051f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800417c:	e061      	b.n	8004242 <HAL_UART_MspInit+0x18e>
  else if(uartHandle->Instance==USART3)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a36      	ldr	r2, [pc, #216]	; (800425c <HAL_UART_MspInit+0x1a8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d15c      	bne.n	8004242 <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004188:	2300      	movs	r3, #0
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	4b30      	ldr	r3, [pc, #192]	; (8004250 <HAL_UART_MspInit+0x19c>)
 800418e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004190:	4a2f      	ldr	r2, [pc, #188]	; (8004250 <HAL_UART_MspInit+0x19c>)
 8004192:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004196:	6413      	str	r3, [r2, #64]	; 0x40
 8004198:	4b2d      	ldr	r3, [pc, #180]	; (8004250 <HAL_UART_MspInit+0x19c>)
 800419a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041a4:	2300      	movs	r3, #0
 80041a6:	60bb      	str	r3, [r7, #8]
 80041a8:	4b29      	ldr	r3, [pc, #164]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ac:	4a28      	ldr	r2, [pc, #160]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80041ae:	f043 0304 	orr.w	r3, r3, #4
 80041b2:	6313      	str	r3, [r2, #48]	; 0x30
 80041b4:	4b26      	ldr	r3, [pc, #152]	; (8004250 <HAL_UART_MspInit+0x19c>)
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80041c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80041c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c6:	2302      	movs	r3, #2
 80041c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ca:	2300      	movs	r3, #0
 80041cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ce:	2303      	movs	r3, #3
 80041d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041d2:	2307      	movs	r3, #7
 80041d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d6:	f107 031c 	add.w	r3, r7, #28
 80041da:	4619      	mov	r1, r3
 80041dc:	4820      	ldr	r0, [pc, #128]	; (8004260 <HAL_UART_MspInit+0x1ac>)
 80041de:	f001 fdb3 	bl	8005d48 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80041e2:	4b20      	ldr	r3, [pc, #128]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <HAL_UART_MspInit+0x1b4>)
 80041e6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80041e8:	4b1e      	ldr	r3, [pc, #120]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 80041ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041ee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041f0:	4b1c      	ldr	r3, [pc, #112]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f6:	4b1b      	ldr	r3, [pc, #108]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041fc:	4b19      	ldr	r3, [pc, #100]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 80041fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004202:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004204:	4b17      	ldr	r3, [pc, #92]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 8004206:	2200      	movs	r2, #0
 8004208:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800420a:	4b16      	ldr	r3, [pc, #88]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 800420c:	2200      	movs	r2, #0
 800420e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004210:	4b14      	ldr	r3, [pc, #80]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 8004212:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004216:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004218:	4b12      	ldr	r3, [pc, #72]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 800421a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800421e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004220:	4b10      	ldr	r3, [pc, #64]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 8004222:	2200      	movs	r2, #0
 8004224:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004226:	480f      	ldr	r0, [pc, #60]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 8004228:	f000 fff4 	bl	8005214 <HAL_DMA_Init>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <HAL_UART_MspInit+0x182>
      Error_Handler();
 8004232:	f7fe ff2f 	bl	8003094 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a0a      	ldr	r2, [pc, #40]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 800423a:	639a      	str	r2, [r3, #56]	; 0x38
 800423c:	4a09      	ldr	r2, [pc, #36]	; (8004264 <HAL_UART_MspInit+0x1b0>)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004242:	bf00      	nop
 8004244:	3730      	adds	r7, #48	; 0x30
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40011000 	.word	0x40011000
 8004250:	40023800 	.word	0x40023800
 8004254:	40020400 	.word	0x40020400
 8004258:	40020000 	.word	0x40020000
 800425c:	40004800 	.word	0x40004800
 8004260:	40020800 	.word	0x40020800
 8004264:	20000b24 	.word	0x20000b24
 8004268:	40026028 	.word	0x40026028

0800426c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800426c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004270:	480d      	ldr	r0, [pc, #52]	; (80042a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004272:	490e      	ldr	r1, [pc, #56]	; (80042ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004274:	4a0e      	ldr	r2, [pc, #56]	; (80042b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004278:	e002      	b.n	8004280 <LoopCopyDataInit>

0800427a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800427a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800427c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800427e:	3304      	adds	r3, #4

08004280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004284:	d3f9      	bcc.n	800427a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004286:	4a0b      	ldr	r2, [pc, #44]	; (80042b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004288:	4c0b      	ldr	r4, [pc, #44]	; (80042b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800428a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800428c:	e001      	b.n	8004292 <LoopFillZerobss>

0800428e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800428e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004290:	3204      	adds	r2, #4

08004292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004294:	d3fb      	bcc.n	800428e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004296:	f7ff fcb5 	bl	8003c04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800429a:	f008 fb55 	bl	800c948 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800429e:	f7fe fdc9 	bl	8002e34 <main>
  bx  lr    
 80042a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80042a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80042a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042ac:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 80042b0:	0800d2d0 	.word	0x0800d2d0
  ldr r2, =_sbss
 80042b4:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 80042b8:	200055c0 	.word	0x200055c0

080042bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042bc:	e7fe      	b.n	80042bc <ADC_IRQHandler>
	...

080042c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042c4:	4b0e      	ldr	r3, [pc, #56]	; (8004300 <HAL_Init+0x40>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a0d      	ldr	r2, [pc, #52]	; (8004300 <HAL_Init+0x40>)
 80042ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042d0:	4b0b      	ldr	r3, [pc, #44]	; (8004300 <HAL_Init+0x40>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a0a      	ldr	r2, [pc, #40]	; (8004300 <HAL_Init+0x40>)
 80042d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042dc:	4b08      	ldr	r3, [pc, #32]	; (8004300 <HAL_Init+0x40>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a07      	ldr	r2, [pc, #28]	; (8004300 <HAL_Init+0x40>)
 80042e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042e8:	2003      	movs	r0, #3
 80042ea:	f000 ff5e 	bl	80051aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042ee:	200f      	movs	r0, #15
 80042f0:	f7ff fb5c 	bl	80039ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042f4:	f7ff fb1e 	bl	8003934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40023c00 	.word	0x40023c00

08004304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <HAL_IncTick+0x20>)
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	461a      	mov	r2, r3
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <HAL_IncTick+0x24>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4413      	add	r3, r2
 8004314:	4a04      	ldr	r2, [pc, #16]	; (8004328 <HAL_IncTick+0x24>)
 8004316:	6013      	str	r3, [r2, #0]
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	2000014c 	.word	0x2000014c
 8004328:	20000b84 	.word	0x20000b84

0800432c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
  return uwTick;
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <HAL_GetTick+0x14>)
 8004332:	681b      	ldr	r3, [r3, #0]
}
 8004334:	4618      	mov	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000b84 	.word	0x20000b84

08004344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800434c:	f7ff ffee 	bl	800432c <HAL_GetTick>
 8004350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435c:	d005      	beq.n	800436a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800435e:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <HAL_Delay+0x44>)
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	461a      	mov	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4413      	add	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800436a:	bf00      	nop
 800436c:	f7ff ffde 	bl	800432c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	429a      	cmp	r2, r3
 800437a:	d8f7      	bhi.n	800436c <HAL_Delay+0x28>
  {
  }
}
 800437c:	bf00      	nop
 800437e:	bf00      	nop
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	2000014c 	.word	0x2000014c

0800438c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e0ed      	b.n	800457a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d102      	bne.n	80043b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fd fcca 	bl	8001d44 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043c0:	f7ff ffb4 	bl	800432c <HAL_GetTick>
 80043c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043c6:	e012      	b.n	80043ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80043c8:	f7ff ffb0 	bl	800432c <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b0a      	cmp	r3, #10
 80043d4:	d90b      	bls.n	80043ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2205      	movs	r2, #5
 80043e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e0c5      	b.n	800457a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d0e5      	beq.n	80043c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0202 	bic.w	r2, r2, #2
 800440a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800440c:	f7ff ff8e 	bl	800432c <HAL_GetTick>
 8004410:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004412:	e012      	b.n	800443a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004414:	f7ff ff8a 	bl	800432c <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b0a      	cmp	r3, #10
 8004420:	d90b      	bls.n	800443a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2205      	movs	r2, #5
 8004432:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e09f      	b.n	800457a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1e5      	bne.n	8004414 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	7e1b      	ldrb	r3, [r3, #24]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d108      	bne.n	8004462 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	e007      	b.n	8004472 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004470:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	7e5b      	ldrb	r3, [r3, #25]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d108      	bne.n	800448c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	e007      	b.n	800449c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800449a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	7e9b      	ldrb	r3, [r3, #26]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d108      	bne.n	80044b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0220 	orr.w	r2, r2, #32
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	e007      	b.n	80044c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0220 	bic.w	r2, r2, #32
 80044c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	7edb      	ldrb	r3, [r3, #27]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d108      	bne.n	80044e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0210 	bic.w	r2, r2, #16
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	e007      	b.n	80044f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0210 	orr.w	r2, r2, #16
 80044ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	7f1b      	ldrb	r3, [r3, #28]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d108      	bne.n	800450a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0208 	orr.w	r2, r2, #8
 8004506:	601a      	str	r2, [r3, #0]
 8004508:	e007      	b.n	800451a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0208 	bic.w	r2, r2, #8
 8004518:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	7f5b      	ldrb	r3, [r3, #29]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d108      	bne.n	8004534 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0204 	orr.w	r2, r2, #4
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	e007      	b.n	8004544 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0204 	bic.w	r2, r2, #4
 8004542:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	431a      	orrs	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	ea42 0103 	orr.w	r1, r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
	...

08004584 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3020 	ldrb.w	r3, [r3, #32]
 800459a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800459c:	7cfb      	ldrb	r3, [r7, #19]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d003      	beq.n	80045aa <HAL_CAN_ConfigFilter+0x26>
 80045a2:	7cfb      	ldrb	r3, [r7, #19]
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	f040 80be 	bne.w	8004726 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80045aa:	4b65      	ldr	r3, [pc, #404]	; (8004740 <HAL_CAN_ConfigFilter+0x1bc>)
 80045ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045b4:	f043 0201 	orr.w	r2, r3, #1
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045c4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	021b      	lsls	r3, r3, #8
 80045da:	431a      	orrs	r2, r3
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 031f 	and.w	r3, r3, #31
 80045ea:	2201      	movs	r2, #1
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	43db      	mvns	r3, r3
 80045fc:	401a      	ands	r2, r3
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	69db      	ldr	r3, [r3, #28]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d123      	bne.n	8004654 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	43db      	mvns	r3, r3
 8004616:	401a      	ands	r2, r3
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800462e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	3248      	adds	r2, #72	; 0x48
 8004634:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004648:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800464a:	6979      	ldr	r1, [r7, #20]
 800464c:	3348      	adds	r3, #72	; 0x48
 800464e:	00db      	lsls	r3, r3, #3
 8004650:	440b      	add	r3, r1
 8004652:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d122      	bne.n	80046a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	431a      	orrs	r2, r3
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800467c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	3248      	adds	r2, #72	; 0x48
 8004682:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004696:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004698:	6979      	ldr	r1, [r7, #20]
 800469a:	3348      	adds	r3, #72	; 0x48
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	440b      	add	r3, r1
 80046a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d109      	bne.n	80046be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	401a      	ands	r2, r3
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80046bc:	e007      	b.n	80046ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	431a      	orrs	r2, r3
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d109      	bne.n	80046ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	43db      	mvns	r3, r3
 80046e0:	401a      	ands	r2, r3
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80046e8:	e007      	b.n	80046fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d107      	bne.n	8004712 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	431a      	orrs	r2, r3
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004718:	f023 0201 	bic.w	r2, r3, #1
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004722:	2300      	movs	r3, #0
 8004724:	e006      	b.n	8004734 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
  }
}
 8004734:	4618      	mov	r0, r3
 8004736:	371c      	adds	r7, #28
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	40006400 	.word	0x40006400

08004744 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b01      	cmp	r3, #1
 8004756:	d12e      	bne.n	80047b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0201 	bic.w	r2, r2, #1
 800476e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004770:	f7ff fddc 	bl	800432c <HAL_GetTick>
 8004774:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004776:	e012      	b.n	800479e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004778:	f7ff fdd8 	bl	800432c <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b0a      	cmp	r3, #10
 8004784:	d90b      	bls.n	800479e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2205      	movs	r2, #5
 8004796:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e012      	b.n	80047c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e5      	bne.n	8004778 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80047b2:	2300      	movs	r3, #0
 80047b4:	e006      	b.n	80047c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b089      	sub	sp, #36	; 0x24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
 80047d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80047ea:	7ffb      	ldrb	r3, [r7, #31]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d003      	beq.n	80047f8 <HAL_CAN_AddTxMessage+0x2c>
 80047f0:	7ffb      	ldrb	r3, [r7, #31]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	f040 80b8 	bne.w	8004968 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10a      	bne.n	8004818 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004808:	2b00      	cmp	r3, #0
 800480a:	d105      	bne.n	8004818 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 80a0 	beq.w	8004958 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	0e1b      	lsrs	r3, r3, #24
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d907      	bls.n	8004838 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e09e      	b.n	8004976 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004838:	2201      	movs	r2, #1
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	409a      	lsls	r2, r3
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10d      	bne.n	8004866 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004854:	68f9      	ldr	r1, [r7, #12]
 8004856:	6809      	ldr	r1, [r1, #0]
 8004858:	431a      	orrs	r2, r3
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	3318      	adds	r3, #24
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	440b      	add	r3, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e00f      	b.n	8004886 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004870:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004876:	68f9      	ldr	r1, [r7, #12]
 8004878:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800487a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	3318      	adds	r3, #24
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	440b      	add	r3, r1
 8004884:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6819      	ldr	r1, [r3, #0]
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	691a      	ldr	r2, [r3, #16]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	3318      	adds	r3, #24
 8004892:	011b      	lsls	r3, r3, #4
 8004894:	440b      	add	r3, r1
 8004896:	3304      	adds	r3, #4
 8004898:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	7d1b      	ldrb	r3, [r3, #20]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d111      	bne.n	80048c6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	3318      	adds	r3, #24
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	4413      	add	r3, r2
 80048ae:	3304      	adds	r3, #4
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	6811      	ldr	r1, [r2, #0]
 80048b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	3318      	adds	r3, #24
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	440b      	add	r3, r1
 80048c2:	3304      	adds	r3, #4
 80048c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3307      	adds	r3, #7
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	061a      	lsls	r2, r3, #24
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3306      	adds	r3, #6
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	041b      	lsls	r3, r3, #16
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3305      	adds	r3, #5
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	021b      	lsls	r3, r3, #8
 80048e0:	4313      	orrs	r3, r2
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	3204      	adds	r2, #4
 80048e6:	7812      	ldrb	r2, [r2, #0]
 80048e8:	4610      	mov	r0, r2
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	6811      	ldr	r1, [r2, #0]
 80048ee:	ea43 0200 	orr.w	r2, r3, r0
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	011b      	lsls	r3, r3, #4
 80048f6:	440b      	add	r3, r1
 80048f8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80048fc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3303      	adds	r3, #3
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	061a      	lsls	r2, r3, #24
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	3302      	adds	r3, #2
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	041b      	lsls	r3, r3, #16
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3301      	adds	r3, #1
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	021b      	lsls	r3, r3, #8
 8004918:	4313      	orrs	r3, r2
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	7812      	ldrb	r2, [r2, #0]
 800491e:	4610      	mov	r0, r2
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	6811      	ldr	r1, [r2, #0]
 8004924:	ea43 0200 	orr.w	r2, r3, r0
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	011b      	lsls	r3, r3, #4
 800492c:	440b      	add	r3, r1
 800492e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004932:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	3318      	adds	r3, #24
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	4413      	add	r3, r2
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	6811      	ldr	r1, [r2, #0]
 8004946:	f043 0201 	orr.w	r2, r3, #1
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	3318      	adds	r3, #24
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	440b      	add	r3, r1
 8004952:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004954:	2300      	movs	r3, #0
 8004956:	e00e      	b.n	8004976 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e006      	b.n	8004976 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
  }
}
 8004976:	4618      	mov	r0, r3
 8004978:	3724      	adds	r7, #36	; 0x24
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr

08004982 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004982:	b480      	push	{r7}
 8004984:	b087      	sub	sp, #28
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	607a      	str	r2, [r7, #4]
 800498e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004996:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004998:	7dfb      	ldrb	r3, [r7, #23]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d003      	beq.n	80049a6 <HAL_CAN_GetRxMessage+0x24>
 800499e:	7dfb      	ldrb	r3, [r7, #23]
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	f040 80f3 	bne.w	8004b8c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10e      	bne.n	80049ca <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d116      	bne.n	80049e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e0e7      	b.n	8004b9a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f003 0303 	and.w	r3, r3, #3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d107      	bne.n	80049e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049dc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0d8      	b.n	8004b9a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	331b      	adds	r3, #27
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	4413      	add	r3, r2
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0204 	and.w	r2, r3, #4
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10c      	bne.n	8004a20 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	331b      	adds	r3, #27
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	4413      	add	r3, r2
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	0d5b      	lsrs	r3, r3, #21
 8004a16:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	e00b      	b.n	8004a38 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	331b      	adds	r3, #27
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	4413      	add	r3, r2
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	08db      	lsrs	r3, r3, #3
 8004a30:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	331b      	adds	r3, #27
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	4413      	add	r3, r2
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0202 	and.w	r2, r3, #2
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	331b      	adds	r3, #27
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	4413      	add	r3, r2
 8004a5a:	3304      	adds	r3, #4
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 020f 	and.w	r2, r3, #15
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	331b      	adds	r3, #27
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	4413      	add	r3, r2
 8004a72:	3304      	adds	r3, #4
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	0a1b      	lsrs	r3, r3, #8
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	331b      	adds	r3, #27
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	4413      	add	r3, r2
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	0c1b      	lsrs	r3, r3, #16
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	4413      	add	r3, r2
 8004ab6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	0a1a      	lsrs	r2, r3, #8
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	0c1a      	lsrs	r2, r3, #16
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	3302      	adds	r3, #2
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	0e1a      	lsrs	r2, r3, #24
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	3303      	adds	r3, #3
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	b2d2      	uxtb	r2, r2
 8004b10:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	0a1a      	lsrs	r2, r3, #8
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	3305      	adds	r3, #5
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	0c1a      	lsrs	r2, r3, #16
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	3306      	adds	r3, #6
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	4413      	add	r3, r2
 8004b50:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	0e1a      	lsrs	r2, r3, #24
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	3307      	adds	r3, #7
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d108      	bne.n	8004b78 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 0220 	orr.w	r2, r2, #32
 8004b74:	60da      	str	r2, [r3, #12]
 8004b76:	e007      	b.n	8004b88 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 0220 	orr.w	r2, r2, #32
 8004b86:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	e006      	b.n	8004b9a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
  }
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	371c      	adds	r7, #28
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b085      	sub	sp, #20
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
 8004bae:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bb6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d002      	beq.n	8004bc4 <HAL_CAN_ActivateNotification+0x1e>
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d109      	bne.n	8004bd8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6959      	ldr	r1, [r3, #20]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	e006      	b.n	8004be6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bdc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
  }
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08a      	sub	sp, #40	; 0x28
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d07c      	beq.n	8004d32 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d023      	beq.n	8004c8a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2201      	movs	r2, #1
 8004c48:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f983 	bl	8004f60 <HAL_CAN_TxMailbox0CompleteCallback>
 8004c5a:	e016      	b.n	8004c8a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d004      	beq.n	8004c70 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c6e:	e00c      	b.n	8004c8a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d004      	beq.n	8004c84 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c80:	627b      	str	r3, [r7, #36]	; 0x24
 8004c82:	e002      	b.n	8004c8a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f989 	bl	8004f9c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d024      	beq.n	8004cde <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 f963 	bl	8004f74 <HAL_CAN_TxMailbox1CompleteCallback>
 8004cae:	e016      	b.n	8004cde <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d004      	beq.n	8004cc4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc2:	e00c      	b.n	8004cde <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d004      	beq.n	8004cd8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cd4:	627b      	str	r3, [r7, #36]	; 0x24
 8004cd6:	e002      	b.n	8004cde <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f969 	bl	8004fb0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d024      	beq.n	8004d32 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004cf0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f943 	bl	8004f88 <HAL_CAN_TxMailbox2CompleteCallback>
 8004d02:	e016      	b.n	8004d32 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d004      	beq.n	8004d18 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d14:	627b      	str	r3, [r7, #36]	; 0x24
 8004d16:	e00c      	b.n	8004d32 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d004      	beq.n	8004d2c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d28:	627b      	str	r3, [r7, #36]	; 0x24
 8004d2a:	e002      	b.n	8004d32 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f949 	bl	8004fc4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004d32:	6a3b      	ldr	r3, [r7, #32]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00c      	beq.n	8004d56 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f003 0310 	and.w	r3, r3, #16
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2210      	movs	r2, #16
 8004d54:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00b      	beq.n	8004d78 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f003 0308 	and.w	r3, r3, #8
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d006      	beq.n	8004d78 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2208      	movs	r2, #8
 8004d70:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f930 	bl	8004fd8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d009      	beq.n	8004d96 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f003 0303 	and.w	r3, r3, #3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7fd f903 	bl	8001f9c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00c      	beq.n	8004dba <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f003 0310 	and.w	r3, r3, #16
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d007      	beq.n	8004dba <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004db0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2210      	movs	r2, #16
 8004db8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	f003 0320 	and.w	r3, r3, #32
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00b      	beq.n	8004ddc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d006      	beq.n	8004ddc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2208      	movs	r2, #8
 8004dd4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f912 	bl	8005000 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004ddc:	6a3b      	ldr	r3, [r7, #32]
 8004dde:	f003 0310 	and.w	r3, r3, #16
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d009      	beq.n	8004dfa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d002      	beq.n	8004dfa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 f8f9 	bl	8004fec <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	f003 0310 	and.w	r3, r3, #16
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d006      	beq.n	8004e1c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2210      	movs	r2, #16
 8004e14:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f8fc 	bl	8005014 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00b      	beq.n	8004e3e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d006      	beq.n	8004e3e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2208      	movs	r2, #8
 8004e36:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f8f5 	bl	8005028 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004e3e:	6a3b      	ldr	r3, [r7, #32]
 8004e40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d07b      	beq.n	8004f40 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d072      	beq.n	8004f38 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004e52:	6a3b      	ldr	r3, [r7, #32]
 8004e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d008      	beq.n	8004e6e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	f043 0301 	orr.w	r3, r3, #1
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004e6e:	6a3b      	ldr	r3, [r7, #32]
 8004e70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	f043 0302 	orr.w	r3, r3, #2
 8004e88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d008      	beq.n	8004ea6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	f043 0304 	orr.w	r3, r3, #4
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d043      	beq.n	8004f38 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d03e      	beq.n	8004f38 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004ec0:	2b60      	cmp	r3, #96	; 0x60
 8004ec2:	d02b      	beq.n	8004f1c <HAL_CAN_IRQHandler+0x32a>
 8004ec4:	2b60      	cmp	r3, #96	; 0x60
 8004ec6:	d82e      	bhi.n	8004f26 <HAL_CAN_IRQHandler+0x334>
 8004ec8:	2b50      	cmp	r3, #80	; 0x50
 8004eca:	d022      	beq.n	8004f12 <HAL_CAN_IRQHandler+0x320>
 8004ecc:	2b50      	cmp	r3, #80	; 0x50
 8004ece:	d82a      	bhi.n	8004f26 <HAL_CAN_IRQHandler+0x334>
 8004ed0:	2b40      	cmp	r3, #64	; 0x40
 8004ed2:	d019      	beq.n	8004f08 <HAL_CAN_IRQHandler+0x316>
 8004ed4:	2b40      	cmp	r3, #64	; 0x40
 8004ed6:	d826      	bhi.n	8004f26 <HAL_CAN_IRQHandler+0x334>
 8004ed8:	2b30      	cmp	r3, #48	; 0x30
 8004eda:	d010      	beq.n	8004efe <HAL_CAN_IRQHandler+0x30c>
 8004edc:	2b30      	cmp	r3, #48	; 0x30
 8004ede:	d822      	bhi.n	8004f26 <HAL_CAN_IRQHandler+0x334>
 8004ee0:	2b10      	cmp	r3, #16
 8004ee2:	d002      	beq.n	8004eea <HAL_CAN_IRQHandler+0x2f8>
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d005      	beq.n	8004ef4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004ee8:	e01d      	b.n	8004f26 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	f043 0308 	orr.w	r3, r3, #8
 8004ef0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ef2:	e019      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef6:	f043 0310 	orr.w	r3, r3, #16
 8004efa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004efc:	e014      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	f043 0320 	orr.w	r3, r3, #32
 8004f04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f06:	e00f      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f10:	e00a      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f1a:	e005      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004f24:	e000      	b.n	8004f28 <HAL_CAN_IRQHandler+0x336>
            break;
 8004f26:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004f36:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2204      	movs	r2, #4
 8004f3e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d008      	beq.n	8004f58 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f872 	bl	800503c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004f58:	bf00      	nop
 8004f5a:	3728      	adds	r7, #40	; 0x28
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004f68:	bf00      	nop
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005060:	4b0c      	ldr	r3, [pc, #48]	; (8005094 <__NVIC_SetPriorityGrouping+0x44>)
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800506c:	4013      	ands	r3, r2
 800506e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005078:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800507c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005082:	4a04      	ldr	r2, [pc, #16]	; (8005094 <__NVIC_SetPriorityGrouping+0x44>)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	60d3      	str	r3, [r2, #12]
}
 8005088:	bf00      	nop
 800508a:	3714      	adds	r7, #20
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	e000ed00 	.word	0xe000ed00

08005098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800509c:	4b04      	ldr	r3, [pc, #16]	; (80050b0 <__NVIC_GetPriorityGrouping+0x18>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	0a1b      	lsrs	r3, r3, #8
 80050a2:	f003 0307 	and.w	r3, r3, #7
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	e000ed00 	.word	0xe000ed00

080050b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	4603      	mov	r3, r0
 80050bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	db0b      	blt.n	80050de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050c6:	79fb      	ldrb	r3, [r7, #7]
 80050c8:	f003 021f 	and.w	r2, r3, #31
 80050cc:	4907      	ldr	r1, [pc, #28]	; (80050ec <__NVIC_EnableIRQ+0x38>)
 80050ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d2:	095b      	lsrs	r3, r3, #5
 80050d4:	2001      	movs	r0, #1
 80050d6:	fa00 f202 	lsl.w	r2, r0, r2
 80050da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80050de:	bf00      	nop
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	e000e100 	.word	0xe000e100

080050f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	4603      	mov	r3, r0
 80050f8:	6039      	str	r1, [r7, #0]
 80050fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005100:	2b00      	cmp	r3, #0
 8005102:	db0a      	blt.n	800511a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	b2da      	uxtb	r2, r3
 8005108:	490c      	ldr	r1, [pc, #48]	; (800513c <__NVIC_SetPriority+0x4c>)
 800510a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800510e:	0112      	lsls	r2, r2, #4
 8005110:	b2d2      	uxtb	r2, r2
 8005112:	440b      	add	r3, r1
 8005114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005118:	e00a      	b.n	8005130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	b2da      	uxtb	r2, r3
 800511e:	4908      	ldr	r1, [pc, #32]	; (8005140 <__NVIC_SetPriority+0x50>)
 8005120:	79fb      	ldrb	r3, [r7, #7]
 8005122:	f003 030f 	and.w	r3, r3, #15
 8005126:	3b04      	subs	r3, #4
 8005128:	0112      	lsls	r2, r2, #4
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	440b      	add	r3, r1
 800512e:	761a      	strb	r2, [r3, #24]
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	e000e100 	.word	0xe000e100
 8005140:	e000ed00 	.word	0xe000ed00

08005144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005144:	b480      	push	{r7}
 8005146:	b089      	sub	sp, #36	; 0x24
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f003 0307 	and.w	r3, r3, #7
 8005156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	f1c3 0307 	rsb	r3, r3, #7
 800515e:	2b04      	cmp	r3, #4
 8005160:	bf28      	it	cs
 8005162:	2304      	movcs	r3, #4
 8005164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	3304      	adds	r3, #4
 800516a:	2b06      	cmp	r3, #6
 800516c:	d902      	bls.n	8005174 <NVIC_EncodePriority+0x30>
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	3b03      	subs	r3, #3
 8005172:	e000      	b.n	8005176 <NVIC_EncodePriority+0x32>
 8005174:	2300      	movs	r3, #0
 8005176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005178:	f04f 32ff 	mov.w	r2, #4294967295
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43da      	mvns	r2, r3
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	401a      	ands	r2, r3
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800518c:	f04f 31ff 	mov.w	r1, #4294967295
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	fa01 f303 	lsl.w	r3, r1, r3
 8005196:	43d9      	mvns	r1, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800519c:	4313      	orrs	r3, r2
         );
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3724      	adds	r7, #36	; 0x24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b082      	sub	sp, #8
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7ff ff4c 	bl	8005050 <__NVIC_SetPriorityGrouping>
}
 80051b8:	bf00      	nop
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	4603      	mov	r3, r0
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051d2:	f7ff ff61 	bl	8005098 <__NVIC_GetPriorityGrouping>
 80051d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	6978      	ldr	r0, [r7, #20]
 80051de:	f7ff ffb1 	bl	8005144 <NVIC_EncodePriority>
 80051e2:	4602      	mov	r2, r0
 80051e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051e8:	4611      	mov	r1, r2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7ff ff80 	bl	80050f0 <__NVIC_SetPriority>
}
 80051f0:	bf00      	nop
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	4603      	mov	r3, r0
 8005200:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005206:	4618      	mov	r0, r3
 8005208:	f7ff ff54 	bl	80050b4 <__NVIC_EnableIRQ>
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005220:	f7ff f884 	bl	800432c <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e099      	b.n	8005364 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0201 	bic.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005250:	e00f      	b.n	8005272 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005252:	f7ff f86b 	bl	800432c <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b05      	cmp	r3, #5
 800525e:	d908      	bls.n	8005272 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2220      	movs	r2, #32
 8005264:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2203      	movs	r2, #3
 800526a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e078      	b.n	8005364 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1e8      	bne.n	8005252 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4b38      	ldr	r3, [pc, #224]	; (800536c <HAL_DMA_Init+0x158>)
 800528c:	4013      	ands	r3, r2
 800528e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800529e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d107      	bne.n	80052dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d4:	4313      	orrs	r3, r2
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	4313      	orrs	r3, r2
 80052da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	f023 0307 	bic.w	r3, r3, #7
 80052f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	2b04      	cmp	r3, #4
 8005304:	d117      	bne.n	8005336 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00e      	beq.n	8005336 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fb01 	bl	8005920 <DMA_CheckFifoParam>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d008      	beq.n	8005336 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2240      	movs	r2, #64	; 0x40
 8005328:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005332:	2301      	movs	r3, #1
 8005334:	e016      	b.n	8005364 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fab8 	bl	80058b4 <DMA_CalcBaseAndBitshift>
 8005344:	4603      	mov	r3, r0
 8005346:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534c:	223f      	movs	r2, #63	; 0x3f
 800534e:	409a      	lsls	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	f010803f 	.word	0xf010803f

08005370 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005386:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800538e:	2b01      	cmp	r3, #1
 8005390:	d101      	bne.n	8005396 <HAL_DMA_Start_IT+0x26>
 8005392:	2302      	movs	r3, #2
 8005394:	e040      	b.n	8005418 <HAL_DMA_Start_IT+0xa8>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d12f      	bne.n	800540a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2202      	movs	r2, #2
 80053ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	68b9      	ldr	r1, [r7, #8]
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 fa4a 	bl	8005858 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c8:	223f      	movs	r2, #63	; 0x3f
 80053ca:	409a      	lsls	r2, r3
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0216 	orr.w	r2, r2, #22
 80053de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d007      	beq.n	80053f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0208 	orr.w	r2, r2, #8
 80053f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0201 	orr.w	r2, r2, #1
 8005406:	601a      	str	r2, [r3, #0]
 8005408:	e005      	b.n	8005416 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005412:	2302      	movs	r3, #2
 8005414:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005416:	7dfb      	ldrb	r3, [r7, #23]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800542e:	f7fe ff7d 	bl	800432c <HAL_GetTick>
 8005432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d008      	beq.n	8005452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2280      	movs	r2, #128	; 0x80
 8005444:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e052      	b.n	80054f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0216 	bic.w	r2, r2, #22
 8005460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d103      	bne.n	8005482 <HAL_DMA_Abort+0x62>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0208 	bic.w	r2, r2, #8
 8005490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0201 	bic.w	r2, r2, #1
 80054a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054a2:	e013      	b.n	80054cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054a4:	f7fe ff42 	bl	800432c <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b05      	cmp	r3, #5
 80054b0:	d90c      	bls.n	80054cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2220      	movs	r2, #32
 80054b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2203      	movs	r2, #3
 80054bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e015      	b.n	80054f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1e4      	bne.n	80054a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054de:	223f      	movs	r2, #63	; 0x3f
 80054e0:	409a      	lsls	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b02      	cmp	r3, #2
 8005512:	d004      	beq.n	800551e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2280      	movs	r2, #128	; 0x80
 8005518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e00c      	b.n	8005538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2205      	movs	r2, #5
 8005522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005550:	4b8e      	ldr	r3, [pc, #568]	; (800578c <HAL_DMA_IRQHandler+0x248>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a8e      	ldr	r2, [pc, #568]	; (8005790 <HAL_DMA_IRQHandler+0x24c>)
 8005556:	fba2 2303 	umull	r2, r3, r2, r3
 800555a:	0a9b      	lsrs	r3, r3, #10
 800555c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005562:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800556e:	2208      	movs	r2, #8
 8005570:	409a      	lsls	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4013      	ands	r3, r2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d01a      	beq.n	80055b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	d013      	beq.n	80055b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0204 	bic.w	r2, r2, #4
 8005596:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559c:	2208      	movs	r2, #8
 800559e:	409a      	lsls	r2, r3
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a8:	f043 0201 	orr.w	r2, r3, #1
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055b4:	2201      	movs	r2, #1
 80055b6:	409a      	lsls	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4013      	ands	r3, r2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d012      	beq.n	80055e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00b      	beq.n	80055e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d2:	2201      	movs	r2, #1
 80055d4:	409a      	lsls	r2, r3
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055de:	f043 0202 	orr.w	r2, r3, #2
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ea:	2204      	movs	r2, #4
 80055ec:	409a      	lsls	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4013      	ands	r3, r2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d012      	beq.n	800561c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005608:	2204      	movs	r2, #4
 800560a:	409a      	lsls	r2, r3
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005614:	f043 0204 	orr.w	r2, r3, #4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005620:	2210      	movs	r2, #16
 8005622:	409a      	lsls	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4013      	ands	r3, r2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d043      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0308 	and.w	r3, r3, #8
 8005636:	2b00      	cmp	r3, #0
 8005638:	d03c      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800563e:	2210      	movs	r2, #16
 8005640:	409a      	lsls	r2, r3
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d018      	beq.n	8005686 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d108      	bne.n	8005674 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d024      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	4798      	blx	r3
 8005672:	e01f      	b.n	80056b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005678:	2b00      	cmp	r3, #0
 800567a:	d01b      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	4798      	blx	r3
 8005684:	e016      	b.n	80056b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005690:	2b00      	cmp	r3, #0
 8005692:	d107      	bne.n	80056a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0208 	bic.w	r2, r2, #8
 80056a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d003      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b8:	2220      	movs	r2, #32
 80056ba:	409a      	lsls	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4013      	ands	r3, r2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 808f 	beq.w	80057e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0310 	and.w	r3, r3, #16
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8087 	beq.w	80057e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056da:	2220      	movs	r2, #32
 80056dc:	409a      	lsls	r2, r3
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	2b05      	cmp	r3, #5
 80056ec:	d136      	bne.n	800575c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 0216 	bic.w	r2, r2, #22
 80056fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800570c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	2b00      	cmp	r3, #0
 8005714:	d103      	bne.n	800571e <HAL_DMA_IRQHandler+0x1da>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800571a:	2b00      	cmp	r3, #0
 800571c:	d007      	beq.n	800572e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0208 	bic.w	r2, r2, #8
 800572c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005732:	223f      	movs	r2, #63	; 0x3f
 8005734:	409a      	lsls	r2, r3
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800574e:	2b00      	cmp	r3, #0
 8005750:	d07e      	beq.n	8005850 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	4798      	blx	r3
        }
        return;
 800575a:	e079      	b.n	8005850 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d01d      	beq.n	80057a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10d      	bne.n	8005794 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577c:	2b00      	cmp	r3, #0
 800577e:	d031      	beq.n	80057e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	4798      	blx	r3
 8005788:	e02c      	b.n	80057e4 <HAL_DMA_IRQHandler+0x2a0>
 800578a:	bf00      	nop
 800578c:	20000144 	.word	0x20000144
 8005790:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d023      	beq.n	80057e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	4798      	blx	r3
 80057a4:	e01e      	b.n	80057e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10f      	bne.n	80057d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0210 	bic.w	r2, r2, #16
 80057c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d003      	beq.n	80057e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d032      	beq.n	8005852 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d022      	beq.n	800583e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2205      	movs	r2, #5
 80057fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	3301      	adds	r3, #1
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	429a      	cmp	r2, r3
 800581a:	d307      	bcc.n	800582c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1f2      	bne.n	8005810 <HAL_DMA_IRQHandler+0x2cc>
 800582a:	e000      	b.n	800582e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800582c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	4798      	blx	r3
 800584e:	e000      	b.n	8005852 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005850:	bf00      	nop
    }
  }
}
 8005852:	3718      	adds	r7, #24
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
 8005864:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005874:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	683a      	ldr	r2, [r7, #0]
 800587c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b40      	cmp	r3, #64	; 0x40
 8005884:	d108      	bne.n	8005898 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68ba      	ldr	r2, [r7, #8]
 8005894:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005896:	e007      	b.n	80058a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	60da      	str	r2, [r3, #12]
}
 80058a8:	bf00      	nop
 80058aa:	3714      	adds	r7, #20
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	3b10      	subs	r3, #16
 80058c4:	4a14      	ldr	r2, [pc, #80]	; (8005918 <DMA_CalcBaseAndBitshift+0x64>)
 80058c6:	fba2 2303 	umull	r2, r3, r2, r3
 80058ca:	091b      	lsrs	r3, r3, #4
 80058cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80058ce:	4a13      	ldr	r2, [pc, #76]	; (800591c <DMA_CalcBaseAndBitshift+0x68>)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4413      	add	r3, r2
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	461a      	mov	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2b03      	cmp	r3, #3
 80058e0:	d909      	bls.n	80058f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80058ea:	f023 0303 	bic.w	r3, r3, #3
 80058ee:	1d1a      	adds	r2, r3, #4
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	659a      	str	r2, [r3, #88]	; 0x58
 80058f4:	e007      	b.n	8005906 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80058fe:	f023 0303 	bic.w	r3, r3, #3
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800590a:	4618      	mov	r0, r3
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	aaaaaaab 	.word	0xaaaaaaab
 800591c:	0800d21c 	.word	0x0800d21c

08005920 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005930:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d11f      	bne.n	800597a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b03      	cmp	r3, #3
 800593e:	d856      	bhi.n	80059ee <DMA_CheckFifoParam+0xce>
 8005940:	a201      	add	r2, pc, #4	; (adr r2, 8005948 <DMA_CheckFifoParam+0x28>)
 8005942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005946:	bf00      	nop
 8005948:	08005959 	.word	0x08005959
 800594c:	0800596b 	.word	0x0800596b
 8005950:	08005959 	.word	0x08005959
 8005954:	080059ef 	.word	0x080059ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d046      	beq.n	80059f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005968:	e043      	b.n	80059f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005972:	d140      	bne.n	80059f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005978:	e03d      	b.n	80059f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005982:	d121      	bne.n	80059c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2b03      	cmp	r3, #3
 8005988:	d837      	bhi.n	80059fa <DMA_CheckFifoParam+0xda>
 800598a:	a201      	add	r2, pc, #4	; (adr r2, 8005990 <DMA_CheckFifoParam+0x70>)
 800598c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005990:	080059a1 	.word	0x080059a1
 8005994:	080059a7 	.word	0x080059a7
 8005998:	080059a1 	.word	0x080059a1
 800599c:	080059b9 	.word	0x080059b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	73fb      	strb	r3, [r7, #15]
      break;
 80059a4:	e030      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d025      	beq.n	80059fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059b6:	e022      	b.n	80059fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80059c0:	d11f      	bne.n	8005a02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80059c6:	e01c      	b.n	8005a02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d903      	bls.n	80059d6 <DMA_CheckFifoParam+0xb6>
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	2b03      	cmp	r3, #3
 80059d2:	d003      	beq.n	80059dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80059d4:	e018      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	73fb      	strb	r3, [r7, #15]
      break;
 80059da:	e015      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00e      	beq.n	8005a06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	73fb      	strb	r3, [r7, #15]
      break;
 80059ec:	e00b      	b.n	8005a06 <DMA_CheckFifoParam+0xe6>
      break;
 80059ee:	bf00      	nop
 80059f0:	e00a      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;
 80059f2:	bf00      	nop
 80059f4:	e008      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;
 80059f6:	bf00      	nop
 80059f8:	e006      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;
 80059fa:	bf00      	nop
 80059fc:	e004      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;
 80059fe:	bf00      	nop
 8005a00:	e002      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;   
 8005a02:	bf00      	nop
 8005a04:	e000      	b.n	8005a08 <DMA_CheckFifoParam+0xe8>
      break;
 8005a06:	bf00      	nop
    }
  } 
  
  return status; 
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop

08005a18 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005a22:	4b4b      	ldr	r3, [pc, #300]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d020      	beq.n	8005a70 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8005a2e:	4b49      	ldr	r3, [pc, #292]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d107      	bne.n	8005a48 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8005a38:	4b46      	ldr	r3, [pc, #280]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8005a3e:	4b45      	ldr	r3, [pc, #276]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a40:	f04f 32ff 	mov.w	r2, #4294967295
 8005a44:	60da      	str	r2, [r3, #12]
 8005a46:	e00b      	b.n	8005a60 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8005a48:	4b42      	ldr	r3, [pc, #264]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d103      	bne.n	8005a5a <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8005a52:	4b40      	ldr	r3, [pc, #256]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	e002      	b.n	8005a60 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8005a5a:	4b3e      	ldr	r3, [pc, #248]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8005a60:	f000 f88e 	bl	8005b80 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f881 	bl	8005b6c <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005a6a:	4b3a      	ldr	r3, [pc, #232]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005a70:	4b37      	ldr	r3, [pc, #220]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d04a      	beq.n	8005b12 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005a7c:	4b34      	ldr	r3, [pc, #208]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8005a82:	4b34      	ldr	r3, [pc, #208]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d12d      	bne.n	8005ae8 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8005a8c:	4b31      	ldr	r3, [pc, #196]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	3b01      	subs	r3, #1
 8005a92:	4a30      	ldr	r2, [pc, #192]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a94:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8005a96:	4b2f      	ldr	r3, [pc, #188]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d015      	beq.n	8005aca <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8005a9e:	4b2d      	ldr	r3, [pc, #180]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f857 	bl	8005b58 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8005aaa:	4b2a      	ldr	r3, [pc, #168]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	4a28      	ldr	r2, [pc, #160]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005ab2:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8005ab4:	4b27      	ldr	r3, [pc, #156]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8005aba:	4b26      	ldr	r3, [pc, #152]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005abc:	7a1b      	ldrb	r3, [r3, #8]
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f8b2 	bl	8005c2c <FLASH_Erase_Sector>
 8005ac8:	e023      	b.n	8005b12 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8005aca:	f04f 33ff 	mov.w	r3, #4294967295
 8005ace:	607b      	str	r3, [r7, #4]
 8005ad0:	4a20      	ldr	r2, [pc, #128]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005ad6:	4b1f      	ldr	r3, [pc, #124]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8005adc:	f000 f8ee 	bl	8005cbc <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f839 	bl	8005b58 <HAL_FLASH_EndOfOperationCallback>
 8005ae6:	e014      	b.n	8005b12 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8005ae8:	4b1a      	ldr	r3, [pc, #104]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d107      	bne.n	8005b02 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8005af2:	f000 f8e3 	bl	8005cbc <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8005af6:	4b17      	ldr	r3, [pc, #92]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 f82c 	bl	8005b58 <HAL_FLASH_EndOfOperationCallback>
 8005b00:	e004      	b.n	8005b0c <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005b02:	4b14      	ldr	r3, [pc, #80]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 f826 	bl	8005b58 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005b0c:	4b11      	ldr	r3, [pc, #68]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8005b12:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d114      	bne.n	8005b46 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8005b1c:	4b0c      	ldr	r3, [pc, #48]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	4a0b      	ldr	r2, [pc, #44]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005b26:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8005b28:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b32:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8005b34:	4b06      	ldr	r3, [pc, #24]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	4a05      	ldr	r2, [pc, #20]	; (8005b50 <HAL_FLASH_IRQHandler+0x138>)
 8005b3a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005b3e:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8005b40:	4b04      	ldr	r3, [pc, #16]	; (8005b54 <HAL_FLASH_IRQHandler+0x13c>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	761a      	strb	r2, [r3, #24]
  }
}
 8005b46:	bf00      	nop
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	40023c00 	.word	0x40023c00
 8005b54:	20000b88 	.word	0x20000b88

08005b58 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005b84:	4b27      	ldr	r3, [pc, #156]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	f003 0310 	and.w	r3, r3, #16
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d008      	beq.n	8005ba2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005b90:	4b25      	ldr	r3, [pc, #148]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	f043 0310 	orr.w	r3, r3, #16
 8005b98:	4a23      	ldr	r2, [pc, #140]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005b9a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005b9c:	4b21      	ldr	r3, [pc, #132]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005b9e:	2210      	movs	r2, #16
 8005ba0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005ba2:	4b20      	ldr	r3, [pc, #128]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	f003 0320 	and.w	r3, r3, #32
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d008      	beq.n	8005bc0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005bae:	4b1e      	ldr	r3, [pc, #120]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bb0:	69db      	ldr	r3, [r3, #28]
 8005bb2:	f043 0308 	orr.w	r3, r3, #8
 8005bb6:	4a1c      	ldr	r2, [pc, #112]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bb8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005bba:	4b1a      	ldr	r3, [pc, #104]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005bc0:	4b18      	ldr	r3, [pc, #96]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005bcc:	4b16      	ldr	r3, [pc, #88]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bce:	69db      	ldr	r3, [r3, #28]
 8005bd0:	f043 0304 	orr.w	r3, r3, #4
 8005bd4:	4a14      	ldr	r2, [pc, #80]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bd6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005bd8:	4b12      	ldr	r3, [pc, #72]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005bda:	2240      	movs	r2, #64	; 0x40
 8005bdc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005bde:	4b11      	ldr	r3, [pc, #68]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005bea:	4b0f      	ldr	r3, [pc, #60]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	f043 0302 	orr.w	r3, r3, #2
 8005bf2:	4a0d      	ldr	r2, [pc, #52]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005bf4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005bf8:	2280      	movs	r2, #128	; 0x80
 8005bfa:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005bfc:	4b09      	ldr	r3, [pc, #36]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d008      	beq.n	8005c1a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005c08:	4b07      	ldr	r3, [pc, #28]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f043 0320 	orr.w	r3, r3, #32
 8005c10:	4a05      	ldr	r2, [pc, #20]	; (8005c28 <FLASH_SetErrorCode+0xa8>)
 8005c12:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005c14:	4b03      	ldr	r3, [pc, #12]	; (8005c24 <FLASH_SetErrorCode+0xa4>)
 8005c16:	2202      	movs	r2, #2
 8005c18:	60da      	str	r2, [r3, #12]
  }
}
 8005c1a:	bf00      	nop
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40023c00 	.word	0x40023c00
 8005c28:	20000b88 	.word	0x20000b88

08005c2c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	460b      	mov	r3, r1
 8005c36:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d102      	bne.n	8005c48 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005c42:	2300      	movs	r3, #0
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	e010      	b.n	8005c6a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005c48:	78fb      	ldrb	r3, [r7, #3]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d103      	bne.n	8005c56 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005c4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	e009      	b.n	8005c6a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005c56:	78fb      	ldrb	r3, [r7, #3]
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d103      	bne.n	8005c64 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	e002      	b.n	8005c6a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005c64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005c68:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005c6a:	4b13      	ldr	r3, [pc, #76]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	4a12      	ldr	r2, [pc, #72]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005c76:	4b10      	ldr	r3, [pc, #64]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c78:	691a      	ldr	r2, [r3, #16]
 8005c7a:	490f      	ldr	r1, [pc, #60]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005c82:	4b0d      	ldr	r3, [pc, #52]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	4a0c      	ldr	r2, [pc, #48]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c88:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005c8c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005c8e:	4b0a      	ldr	r3, [pc, #40]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	4313      	orrs	r3, r2
 8005c98:	4a07      	ldr	r2, [pc, #28]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005c9a:	f043 0302 	orr.w	r3, r3, #2
 8005c9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005ca0:	4b05      	ldr	r3, [pc, #20]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	4a04      	ldr	r2, [pc, #16]	; (8005cb8 <FLASH_Erase_Sector+0x8c>)
 8005ca6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005caa:	6113      	str	r3, [r2, #16]
}
 8005cac:	bf00      	nop
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	40023c00 	.word	0x40023c00

08005cbc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005cc0:	4b20      	ldr	r3, [pc, #128]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d017      	beq.n	8005cfc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005ccc:	4b1d      	ldr	r3, [pc, #116]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1c      	ldr	r2, [pc, #112]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cd2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cd6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005cd8:	4b1a      	ldr	r3, [pc, #104]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a19      	ldr	r2, [pc, #100]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ce2:	6013      	str	r3, [r2, #0]
 8005ce4:	4b17      	ldr	r3, [pc, #92]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a16      	ldr	r2, [pc, #88]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cee:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005cf0:	4b14      	ldr	r3, [pc, #80]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a13      	ldr	r2, [pc, #76]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005cfa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005cfc:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d017      	beq.n	8005d38 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005d08:	4b0e      	ldr	r3, [pc, #56]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a0d      	ldr	r2, [pc, #52]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d12:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005d14:	4b0b      	ldr	r3, [pc, #44]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a0a      	ldr	r2, [pc, #40]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005d1e:	6013      	str	r3, [r2, #0]
 8005d20:	4b08      	ldr	r3, [pc, #32]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a07      	ldr	r2, [pc, #28]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d2a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005d2c:	4b05      	ldr	r3, [pc, #20]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a04      	ldr	r2, [pc, #16]	; (8005d44 <FLASH_FlushCaches+0x88>)
 8005d32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d36:	6013      	str	r3, [r2, #0]
  }
}
 8005d38:	bf00      	nop
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40023c00 	.word	0x40023c00

08005d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b089      	sub	sp, #36	; 0x24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d5e:	2300      	movs	r3, #0
 8005d60:	61fb      	str	r3, [r7, #28]
 8005d62:	e16b      	b.n	800603c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d64:	2201      	movs	r2, #1
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4013      	ands	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	f040 815a 	bne.w	8006036 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d005      	beq.n	8005d9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d130      	bne.n	8005dfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	005b      	lsls	r3, r3, #1
 8005da4:	2203      	movs	r2, #3
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	43db      	mvns	r3, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4013      	ands	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	005b      	lsls	r3, r3, #1
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	69ba      	ldr	r2, [r7, #24]
 8005dc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd8:	43db      	mvns	r3, r3
 8005dda:	69ba      	ldr	r2, [r7, #24]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	091b      	lsrs	r3, r3, #4
 8005de6:	f003 0201 	and.w	r2, r3, #1
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f003 0303 	and.w	r3, r3, #3
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d017      	beq.n	8005e38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	2203      	movs	r2, #3
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	005b      	lsls	r3, r3, #1
 8005e28:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2c:	69ba      	ldr	r2, [r7, #24]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f003 0303 	and.w	r3, r3, #3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d123      	bne.n	8005e8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	08da      	lsrs	r2, r3, #3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	3208      	adds	r2, #8
 8005e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	220f      	movs	r2, #15
 8005e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e60:	43db      	mvns	r3, r3
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	4013      	ands	r3, r2
 8005e66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	691a      	ldr	r2, [r3, #16]
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	f003 0307 	and.w	r3, r3, #7
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	fa02 f303 	lsl.w	r3, r2, r3
 8005e78:	69ba      	ldr	r2, [r7, #24]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	08da      	lsrs	r2, r3, #3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	3208      	adds	r2, #8
 8005e86:	69b9      	ldr	r1, [r7, #24]
 8005e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	2203      	movs	r2, #3
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f003 0203 	and.w	r2, r3, #3
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	005b      	lsls	r3, r3, #1
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 80b4 	beq.w	8006036 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	4b60      	ldr	r3, [pc, #384]	; (8006054 <HAL_GPIO_Init+0x30c>)
 8005ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed6:	4a5f      	ldr	r2, [pc, #380]	; (8006054 <HAL_GPIO_Init+0x30c>)
 8005ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005edc:	6453      	str	r3, [r2, #68]	; 0x44
 8005ede:	4b5d      	ldr	r3, [pc, #372]	; (8006054 <HAL_GPIO_Init+0x30c>)
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ee6:	60fb      	str	r3, [r7, #12]
 8005ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005eea:	4a5b      	ldr	r2, [pc, #364]	; (8006058 <HAL_GPIO_Init+0x310>)
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	089b      	lsrs	r3, r3, #2
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	220f      	movs	r2, #15
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a52      	ldr	r2, [pc, #328]	; (800605c <HAL_GPIO_Init+0x314>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d02b      	beq.n	8005f6e <HAL_GPIO_Init+0x226>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a51      	ldr	r2, [pc, #324]	; (8006060 <HAL_GPIO_Init+0x318>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d025      	beq.n	8005f6a <HAL_GPIO_Init+0x222>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a50      	ldr	r2, [pc, #320]	; (8006064 <HAL_GPIO_Init+0x31c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d01f      	beq.n	8005f66 <HAL_GPIO_Init+0x21e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a4f      	ldr	r2, [pc, #316]	; (8006068 <HAL_GPIO_Init+0x320>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d019      	beq.n	8005f62 <HAL_GPIO_Init+0x21a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a4e      	ldr	r2, [pc, #312]	; (800606c <HAL_GPIO_Init+0x324>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d013      	beq.n	8005f5e <HAL_GPIO_Init+0x216>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a4d      	ldr	r2, [pc, #308]	; (8006070 <HAL_GPIO_Init+0x328>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d00d      	beq.n	8005f5a <HAL_GPIO_Init+0x212>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a4c      	ldr	r2, [pc, #304]	; (8006074 <HAL_GPIO_Init+0x32c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d007      	beq.n	8005f56 <HAL_GPIO_Init+0x20e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a4b      	ldr	r2, [pc, #300]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d101      	bne.n	8005f52 <HAL_GPIO_Init+0x20a>
 8005f4e:	2307      	movs	r3, #7
 8005f50:	e00e      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f52:	2308      	movs	r3, #8
 8005f54:	e00c      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f56:	2306      	movs	r3, #6
 8005f58:	e00a      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f5a:	2305      	movs	r3, #5
 8005f5c:	e008      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f5e:	2304      	movs	r3, #4
 8005f60:	e006      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f62:	2303      	movs	r3, #3
 8005f64:	e004      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f66:	2302      	movs	r3, #2
 8005f68:	e002      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	69fa      	ldr	r2, [r7, #28]
 8005f72:	f002 0203 	and.w	r2, r2, #3
 8005f76:	0092      	lsls	r2, r2, #2
 8005f78:	4093      	lsls	r3, r2
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f80:	4935      	ldr	r1, [pc, #212]	; (8006058 <HAL_GPIO_Init+0x310>)
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	089b      	lsrs	r3, r3, #2
 8005f86:	3302      	adds	r3, #2
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f8e:	4b3b      	ldr	r3, [pc, #236]	; (800607c <HAL_GPIO_Init+0x334>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	43db      	mvns	r3, r3
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005fb2:	4a32      	ldr	r2, [pc, #200]	; (800607c <HAL_GPIO_Init+0x334>)
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005fb8:	4b30      	ldr	r3, [pc, #192]	; (800607c <HAL_GPIO_Init+0x334>)
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005fdc:	4a27      	ldr	r2, [pc, #156]	; (800607c <HAL_GPIO_Init+0x334>)
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005fe2:	4b26      	ldr	r3, [pc, #152]	; (800607c <HAL_GPIO_Init+0x334>)
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	43db      	mvns	r3, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006006:	4a1d      	ldr	r2, [pc, #116]	; (800607c <HAL_GPIO_Init+0x334>)
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800600c:	4b1b      	ldr	r3, [pc, #108]	; (800607c <HAL_GPIO_Init+0x334>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	43db      	mvns	r3, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4013      	ands	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006030:	4a12      	ldr	r2, [pc, #72]	; (800607c <HAL_GPIO_Init+0x334>)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3301      	adds	r3, #1
 800603a:	61fb      	str	r3, [r7, #28]
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b0f      	cmp	r3, #15
 8006040:	f67f ae90 	bls.w	8005d64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	3724      	adds	r7, #36	; 0x24
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	40023800 	.word	0x40023800
 8006058:	40013800 	.word	0x40013800
 800605c:	40020000 	.word	0x40020000
 8006060:	40020400 	.word	0x40020400
 8006064:	40020800 	.word	0x40020800
 8006068:	40020c00 	.word	0x40020c00
 800606c:	40021000 	.word	0x40021000
 8006070:	40021400 	.word	0x40021400
 8006074:	40021800 	.word	0x40021800
 8006078:	40021c00 	.word	0x40021c00
 800607c:	40013c00 	.word	0x40013c00

08006080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	460b      	mov	r3, r1
 800608a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	691a      	ldr	r2, [r3, #16]
 8006090:	887b      	ldrh	r3, [r7, #2]
 8006092:	4013      	ands	r3, r2
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006098:	2301      	movs	r3, #1
 800609a:	73fb      	strb	r3, [r7, #15]
 800609c:	e001      	b.n	80060a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800609e:	2300      	movs	r3, #0
 80060a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	807b      	strh	r3, [r7, #2]
 80060bc:	4613      	mov	r3, r2
 80060be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060c0:	787b      	ldrb	r3, [r7, #1]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060c6:	887a      	ldrh	r2, [r7, #2]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060cc:	e003      	b.n	80060d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060ce:	887b      	ldrh	r3, [r7, #2]
 80060d0:	041a      	lsls	r2, r3, #16
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	619a      	str	r2, [r3, #24]
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	460b      	mov	r3, r1
 80060ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80060f4:	887a      	ldrh	r2, [r7, #2]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	4013      	ands	r3, r2
 80060fa:	041a      	lsls	r2, r3, #16
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	43d9      	mvns	r1, r3
 8006100:	887b      	ldrh	r3, [r7, #2]
 8006102:	400b      	ands	r3, r1
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	619a      	str	r2, [r3, #24]
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e267      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d075      	beq.n	8006222 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006136:	4b88      	ldr	r3, [pc, #544]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b04      	cmp	r3, #4
 8006140:	d00c      	beq.n	800615c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006142:	4b85      	ldr	r3, [pc, #532]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800614a:	2b08      	cmp	r3, #8
 800614c:	d112      	bne.n	8006174 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800614e:	4b82      	ldr	r3, [pc, #520]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006156:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800615a:	d10b      	bne.n	8006174 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800615c:	4b7e      	ldr	r3, [pc, #504]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d05b      	beq.n	8006220 <HAL_RCC_OscConfig+0x108>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d157      	bne.n	8006220 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e242      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800617c:	d106      	bne.n	800618c <HAL_RCC_OscConfig+0x74>
 800617e:	4b76      	ldr	r3, [pc, #472]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a75      	ldr	r2, [pc, #468]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	e01d      	b.n	80061c8 <HAL_RCC_OscConfig+0xb0>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006194:	d10c      	bne.n	80061b0 <HAL_RCC_OscConfig+0x98>
 8006196:	4b70      	ldr	r3, [pc, #448]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a6f      	ldr	r2, [pc, #444]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800619c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	4b6d      	ldr	r3, [pc, #436]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a6c      	ldr	r2, [pc, #432]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061ac:	6013      	str	r3, [r2, #0]
 80061ae:	e00b      	b.n	80061c8 <HAL_RCC_OscConfig+0xb0>
 80061b0:	4b69      	ldr	r3, [pc, #420]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a68      	ldr	r2, [pc, #416]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ba:	6013      	str	r3, [r2, #0]
 80061bc:	4b66      	ldr	r3, [pc, #408]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a65      	ldr	r2, [pc, #404]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d013      	beq.n	80061f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d0:	f7fe f8ac 	bl	800432c <HAL_GetTick>
 80061d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d6:	e008      	b.n	80061ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061d8:	f7fe f8a8 	bl	800432c <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b64      	cmp	r3, #100	; 0x64
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e207      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ea:	4b5b      	ldr	r3, [pc, #364]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0f0      	beq.n	80061d8 <HAL_RCC_OscConfig+0xc0>
 80061f6:	e014      	b.n	8006222 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f8:	f7fe f898 	bl	800432c <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061fe:	e008      	b.n	8006212 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006200:	f7fe f894 	bl	800432c <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b64      	cmp	r3, #100	; 0x64
 800620c:	d901      	bls.n	8006212 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e1f3      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006212:	4b51      	ldr	r3, [pc, #324]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f0      	bne.n	8006200 <HAL_RCC_OscConfig+0xe8>
 800621e:	e000      	b.n	8006222 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006220:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d063      	beq.n	80062f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800622e:	4b4a      	ldr	r3, [pc, #296]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 030c 	and.w	r3, r3, #12
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00b      	beq.n	8006252 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800623a:	4b47      	ldr	r3, [pc, #284]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006242:	2b08      	cmp	r3, #8
 8006244:	d11c      	bne.n	8006280 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006246:	4b44      	ldr	r3, [pc, #272]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d116      	bne.n	8006280 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006252:	4b41      	ldr	r3, [pc, #260]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d005      	beq.n	800626a <HAL_RCC_OscConfig+0x152>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d001      	beq.n	800626a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e1c7      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800626a:	4b3b      	ldr	r3, [pc, #236]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	4937      	ldr	r1, [pc, #220]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800627a:	4313      	orrs	r3, r2
 800627c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800627e:	e03a      	b.n	80062f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d020      	beq.n	80062ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006288:	4b34      	ldr	r3, [pc, #208]	; (800635c <HAL_RCC_OscConfig+0x244>)
 800628a:	2201      	movs	r2, #1
 800628c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800628e:	f7fe f84d 	bl	800432c <HAL_GetTick>
 8006292:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006294:	e008      	b.n	80062a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006296:	f7fe f849 	bl	800432c <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e1a8      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062a8:	4b2b      	ldr	r3, [pc, #172]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0f0      	beq.n	8006296 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062b4:	4b28      	ldr	r3, [pc, #160]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	4925      	ldr	r1, [pc, #148]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	600b      	str	r3, [r1, #0]
 80062c8:	e015      	b.n	80062f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062ca:	4b24      	ldr	r3, [pc, #144]	; (800635c <HAL_RCC_OscConfig+0x244>)
 80062cc:	2200      	movs	r2, #0
 80062ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d0:	f7fe f82c 	bl	800432c <HAL_GetTick>
 80062d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062d6:	e008      	b.n	80062ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062d8:	f7fe f828 	bl	800432c <HAL_GetTick>
 80062dc:	4602      	mov	r2, r0
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e187      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ea:	4b1b      	ldr	r3, [pc, #108]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1f0      	bne.n	80062d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d036      	beq.n	8006370 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d016      	beq.n	8006338 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800630a:	4b15      	ldr	r3, [pc, #84]	; (8006360 <HAL_RCC_OscConfig+0x248>)
 800630c:	2201      	movs	r2, #1
 800630e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006310:	f7fe f80c 	bl	800432c <HAL_GetTick>
 8006314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006316:	e008      	b.n	800632a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006318:	f7fe f808 	bl	800432c <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	2b02      	cmp	r3, #2
 8006324:	d901      	bls.n	800632a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e167      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800632a:	4b0b      	ldr	r3, [pc, #44]	; (8006358 <HAL_RCC_OscConfig+0x240>)
 800632c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b00      	cmp	r3, #0
 8006334:	d0f0      	beq.n	8006318 <HAL_RCC_OscConfig+0x200>
 8006336:	e01b      	b.n	8006370 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006338:	4b09      	ldr	r3, [pc, #36]	; (8006360 <HAL_RCC_OscConfig+0x248>)
 800633a:	2200      	movs	r2, #0
 800633c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800633e:	f7fd fff5 	bl	800432c <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006344:	e00e      	b.n	8006364 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006346:	f7fd fff1 	bl	800432c <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d907      	bls.n	8006364 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e150      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
 8006358:	40023800 	.word	0x40023800
 800635c:	42470000 	.word	0x42470000
 8006360:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006364:	4b88      	ldr	r3, [pc, #544]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006366:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1ea      	bne.n	8006346 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 8097 	beq.w	80064ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800637e:	2300      	movs	r3, #0
 8006380:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006382:	4b81      	ldr	r3, [pc, #516]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10f      	bne.n	80063ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800638e:	2300      	movs	r3, #0
 8006390:	60bb      	str	r3, [r7, #8]
 8006392:	4b7d      	ldr	r3, [pc, #500]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	4a7c      	ldr	r2, [pc, #496]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800639c:	6413      	str	r3, [r2, #64]	; 0x40
 800639e:	4b7a      	ldr	r3, [pc, #488]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80063a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063a6:	60bb      	str	r3, [r7, #8]
 80063a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063aa:	2301      	movs	r3, #1
 80063ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063ae:	4b77      	ldr	r3, [pc, #476]	; (800658c <HAL_RCC_OscConfig+0x474>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d118      	bne.n	80063ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063ba:	4b74      	ldr	r3, [pc, #464]	; (800658c <HAL_RCC_OscConfig+0x474>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a73      	ldr	r2, [pc, #460]	; (800658c <HAL_RCC_OscConfig+0x474>)
 80063c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063c6:	f7fd ffb1 	bl	800432c <HAL_GetTick>
 80063ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063cc:	e008      	b.n	80063e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063ce:	f7fd ffad 	bl	800432c <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d901      	bls.n	80063e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e10c      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e0:	4b6a      	ldr	r3, [pc, #424]	; (800658c <HAL_RCC_OscConfig+0x474>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d0f0      	beq.n	80063ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d106      	bne.n	8006402 <HAL_RCC_OscConfig+0x2ea>
 80063f4:	4b64      	ldr	r3, [pc, #400]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80063f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f8:	4a63      	ldr	r2, [pc, #396]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80063fa:	f043 0301 	orr.w	r3, r3, #1
 80063fe:	6713      	str	r3, [r2, #112]	; 0x70
 8006400:	e01c      	b.n	800643c <HAL_RCC_OscConfig+0x324>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	2b05      	cmp	r3, #5
 8006408:	d10c      	bne.n	8006424 <HAL_RCC_OscConfig+0x30c>
 800640a:	4b5f      	ldr	r3, [pc, #380]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640e:	4a5e      	ldr	r2, [pc, #376]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006410:	f043 0304 	orr.w	r3, r3, #4
 8006414:	6713      	str	r3, [r2, #112]	; 0x70
 8006416:	4b5c      	ldr	r3, [pc, #368]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800641a:	4a5b      	ldr	r2, [pc, #364]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 800641c:	f043 0301 	orr.w	r3, r3, #1
 8006420:	6713      	str	r3, [r2, #112]	; 0x70
 8006422:	e00b      	b.n	800643c <HAL_RCC_OscConfig+0x324>
 8006424:	4b58      	ldr	r3, [pc, #352]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006428:	4a57      	ldr	r2, [pc, #348]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 800642a:	f023 0301 	bic.w	r3, r3, #1
 800642e:	6713      	str	r3, [r2, #112]	; 0x70
 8006430:	4b55      	ldr	r3, [pc, #340]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006434:	4a54      	ldr	r2, [pc, #336]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006436:	f023 0304 	bic.w	r3, r3, #4
 800643a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d015      	beq.n	8006470 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006444:	f7fd ff72 	bl	800432c <HAL_GetTick>
 8006448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644a:	e00a      	b.n	8006462 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800644c:	f7fd ff6e 	bl	800432c <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	f241 3288 	movw	r2, #5000	; 0x1388
 800645a:	4293      	cmp	r3, r2
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e0cb      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006462:	4b49      	ldr	r3, [pc, #292]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0ee      	beq.n	800644c <HAL_RCC_OscConfig+0x334>
 800646e:	e014      	b.n	800649a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006470:	f7fd ff5c 	bl	800432c <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006476:	e00a      	b.n	800648e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006478:	f7fd ff58 	bl	800432c <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	f241 3288 	movw	r2, #5000	; 0x1388
 8006486:	4293      	cmp	r3, r2
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e0b5      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800648e:	4b3e      	ldr	r3, [pc, #248]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1ee      	bne.n	8006478 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800649a:	7dfb      	ldrb	r3, [r7, #23]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d105      	bne.n	80064ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064a0:	4b39      	ldr	r3, [pc, #228]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80064a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a4:	4a38      	ldr	r2, [pc, #224]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80064a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 80a1 	beq.w	80065f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064b6:	4b34      	ldr	r3, [pc, #208]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 030c 	and.w	r3, r3, #12
 80064be:	2b08      	cmp	r3, #8
 80064c0:	d05c      	beq.n	800657c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d141      	bne.n	800654e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064ca:	4b31      	ldr	r3, [pc, #196]	; (8006590 <HAL_RCC_OscConfig+0x478>)
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d0:	f7fd ff2c 	bl	800432c <HAL_GetTick>
 80064d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064d6:	e008      	b.n	80064ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064d8:	f7fd ff28 	bl	800432c <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d901      	bls.n	80064ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064e6:	2303      	movs	r3, #3
 80064e8:	e087      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ea:	4b27      	ldr	r3, [pc, #156]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1f0      	bne.n	80064d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69da      	ldr	r2, [r3, #28]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	431a      	orrs	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006504:	019b      	lsls	r3, r3, #6
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650c:	085b      	lsrs	r3, r3, #1
 800650e:	3b01      	subs	r3, #1
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006518:	061b      	lsls	r3, r3, #24
 800651a:	491b      	ldr	r1, [pc, #108]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 800651c:	4313      	orrs	r3, r2
 800651e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006520:	4b1b      	ldr	r3, [pc, #108]	; (8006590 <HAL_RCC_OscConfig+0x478>)
 8006522:	2201      	movs	r2, #1
 8006524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006526:	f7fd ff01 	bl	800432c <HAL_GetTick>
 800652a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800652c:	e008      	b.n	8006540 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800652e:	f7fd fefd 	bl	800432c <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	2b02      	cmp	r3, #2
 800653a:	d901      	bls.n	8006540 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e05c      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006540:	4b11      	ldr	r3, [pc, #68]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d0f0      	beq.n	800652e <HAL_RCC_OscConfig+0x416>
 800654c:	e054      	b.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800654e:	4b10      	ldr	r3, [pc, #64]	; (8006590 <HAL_RCC_OscConfig+0x478>)
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006554:	f7fd feea 	bl	800432c <HAL_GetTick>
 8006558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800655a:	e008      	b.n	800656e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800655c:	f7fd fee6 	bl	800432c <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	2b02      	cmp	r3, #2
 8006568:	d901      	bls.n	800656e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e045      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800656e:	4b06      	ldr	r3, [pc, #24]	; (8006588 <HAL_RCC_OscConfig+0x470>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1f0      	bne.n	800655c <HAL_RCC_OscConfig+0x444>
 800657a:	e03d      	b.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d107      	bne.n	8006594 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e038      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
 8006588:	40023800 	.word	0x40023800
 800658c:	40007000 	.word	0x40007000
 8006590:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006594:	4b1b      	ldr	r3, [pc, #108]	; (8006604 <HAL_RCC_OscConfig+0x4ec>)
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d028      	beq.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d121      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d11a      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80065c4:	4013      	ands	r3, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80065ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d111      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	3b01      	subs	r3, #1
 80065de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d107      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d001      	beq.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	40023800 	.word	0x40023800

08006608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e0cc      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800661c:	4b68      	ldr	r3, [pc, #416]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0307 	and.w	r3, r3, #7
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d90c      	bls.n	8006644 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800662a:	4b65      	ldr	r3, [pc, #404]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	b2d2      	uxtb	r2, r2
 8006630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006632:	4b63      	ldr	r3, [pc, #396]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0307 	and.w	r3, r3, #7
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d001      	beq.n	8006644 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	e0b8      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d020      	beq.n	8006692 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800665c:	4b59      	ldr	r3, [pc, #356]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	4a58      	ldr	r2, [pc, #352]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006662:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006666:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b00      	cmp	r3, #0
 8006672:	d005      	beq.n	8006680 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006674:	4b53      	ldr	r3, [pc, #332]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	4a52      	ldr	r2, [pc, #328]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800667a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800667e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006680:	4b50      	ldr	r3, [pc, #320]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	494d      	ldr	r1, [pc, #308]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800668e:	4313      	orrs	r3, r2
 8006690:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d044      	beq.n	8006728 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d107      	bne.n	80066b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066a6:	4b47      	ldr	r3, [pc, #284]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d119      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e07f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d003      	beq.n	80066c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066c2:	2b03      	cmp	r3, #3
 80066c4:	d107      	bne.n	80066d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066c6:	4b3f      	ldr	r3, [pc, #252]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d109      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e06f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066d6:	4b3b      	ldr	r3, [pc, #236]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e067      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066e6:	4b37      	ldr	r3, [pc, #220]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f023 0203 	bic.w	r2, r3, #3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	4934      	ldr	r1, [pc, #208]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066f4:	4313      	orrs	r3, r2
 80066f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066f8:	f7fd fe18 	bl	800432c <HAL_GetTick>
 80066fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066fe:	e00a      	b.n	8006716 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006700:	f7fd fe14 	bl	800432c <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	f241 3288 	movw	r2, #5000	; 0x1388
 800670e:	4293      	cmp	r3, r2
 8006710:	d901      	bls.n	8006716 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e04f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006716:	4b2b      	ldr	r3, [pc, #172]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f003 020c 	and.w	r2, r3, #12
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	429a      	cmp	r2, r3
 8006726:	d1eb      	bne.n	8006700 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006728:	4b25      	ldr	r3, [pc, #148]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0307 	and.w	r3, r3, #7
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d20c      	bcs.n	8006750 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006736:	4b22      	ldr	r3, [pc, #136]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	b2d2      	uxtb	r2, r2
 800673c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800673e:	4b20      	ldr	r3, [pc, #128]	; (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0307 	and.w	r3, r3, #7
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	429a      	cmp	r2, r3
 800674a:	d001      	beq.n	8006750 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e032      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800675c:	4b19      	ldr	r3, [pc, #100]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	4916      	ldr	r1, [pc, #88]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800676a:	4313      	orrs	r3, r2
 800676c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0308 	and.w	r3, r3, #8
 8006776:	2b00      	cmp	r3, #0
 8006778:	d009      	beq.n	800678e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800677a:	4b12      	ldr	r3, [pc, #72]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	490e      	ldr	r1, [pc, #56]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800678a:	4313      	orrs	r3, r2
 800678c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800678e:	f000 f821 	bl	80067d4 <HAL_RCC_GetSysClockFreq>
 8006792:	4602      	mov	r2, r0
 8006794:	4b0b      	ldr	r3, [pc, #44]	; (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	091b      	lsrs	r3, r3, #4
 800679a:	f003 030f 	and.w	r3, r3, #15
 800679e:	490a      	ldr	r1, [pc, #40]	; (80067c8 <HAL_RCC_ClockConfig+0x1c0>)
 80067a0:	5ccb      	ldrb	r3, [r1, r3]
 80067a2:	fa22 f303 	lsr.w	r3, r2, r3
 80067a6:	4a09      	ldr	r2, [pc, #36]	; (80067cc <HAL_RCC_ClockConfig+0x1c4>)
 80067a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067aa:	4b09      	ldr	r3, [pc, #36]	; (80067d0 <HAL_RCC_ClockConfig+0x1c8>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7fd f8fc 	bl	80039ac <HAL_InitTick>

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	40023c00 	.word	0x40023c00
 80067c4:	40023800 	.word	0x40023800
 80067c8:	0800d204 	.word	0x0800d204
 80067cc:	20000144 	.word	0x20000144
 80067d0:	20000148 	.word	0x20000148

080067d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067d8:	b090      	sub	sp, #64	; 0x40
 80067da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	637b      	str	r3, [r7, #52]	; 0x34
 80067e0:	2300      	movs	r3, #0
 80067e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067e4:	2300      	movs	r3, #0
 80067e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80067e8:	2300      	movs	r3, #0
 80067ea:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067ec:	4b59      	ldr	r3, [pc, #356]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f003 030c 	and.w	r3, r3, #12
 80067f4:	2b08      	cmp	r3, #8
 80067f6:	d00d      	beq.n	8006814 <HAL_RCC_GetSysClockFreq+0x40>
 80067f8:	2b08      	cmp	r3, #8
 80067fa:	f200 80a1 	bhi.w	8006940 <HAL_RCC_GetSysClockFreq+0x16c>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HAL_RCC_GetSysClockFreq+0x34>
 8006802:	2b04      	cmp	r3, #4
 8006804:	d003      	beq.n	800680e <HAL_RCC_GetSysClockFreq+0x3a>
 8006806:	e09b      	b.n	8006940 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006808:	4b53      	ldr	r3, [pc, #332]	; (8006958 <HAL_RCC_GetSysClockFreq+0x184>)
 800680a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800680c:	e09b      	b.n	8006946 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800680e:	4b53      	ldr	r3, [pc, #332]	; (800695c <HAL_RCC_GetSysClockFreq+0x188>)
 8006810:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006812:	e098      	b.n	8006946 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006814:	4b4f      	ldr	r3, [pc, #316]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800681c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800681e:	4b4d      	ldr	r3, [pc, #308]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d028      	beq.n	800687c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800682a:	4b4a      	ldr	r3, [pc, #296]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	099b      	lsrs	r3, r3, #6
 8006830:	2200      	movs	r2, #0
 8006832:	623b      	str	r3, [r7, #32]
 8006834:	627a      	str	r2, [r7, #36]	; 0x24
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800683c:	2100      	movs	r1, #0
 800683e:	4b47      	ldr	r3, [pc, #284]	; (800695c <HAL_RCC_GetSysClockFreq+0x188>)
 8006840:	fb03 f201 	mul.w	r2, r3, r1
 8006844:	2300      	movs	r3, #0
 8006846:	fb00 f303 	mul.w	r3, r0, r3
 800684a:	4413      	add	r3, r2
 800684c:	4a43      	ldr	r2, [pc, #268]	; (800695c <HAL_RCC_GetSysClockFreq+0x188>)
 800684e:	fba0 1202 	umull	r1, r2, r0, r2
 8006852:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006854:	460a      	mov	r2, r1
 8006856:	62ba      	str	r2, [r7, #40]	; 0x28
 8006858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800685a:	4413      	add	r3, r2
 800685c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800685e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006860:	2200      	movs	r2, #0
 8006862:	61bb      	str	r3, [r7, #24]
 8006864:	61fa      	str	r2, [r7, #28]
 8006866:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800686a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800686e:	f7fa f955 	bl	8000b1c <__aeabi_uldivmod>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4613      	mov	r3, r2
 8006878:	63fb      	str	r3, [r7, #60]	; 0x3c
 800687a:	e053      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800687c:	4b35      	ldr	r3, [pc, #212]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	099b      	lsrs	r3, r3, #6
 8006882:	2200      	movs	r2, #0
 8006884:	613b      	str	r3, [r7, #16]
 8006886:	617a      	str	r2, [r7, #20]
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800688e:	f04f 0b00 	mov.w	fp, #0
 8006892:	4652      	mov	r2, sl
 8006894:	465b      	mov	r3, fp
 8006896:	f04f 0000 	mov.w	r0, #0
 800689a:	f04f 0100 	mov.w	r1, #0
 800689e:	0159      	lsls	r1, r3, #5
 80068a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068a4:	0150      	lsls	r0, r2, #5
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	ebb2 080a 	subs.w	r8, r2, sl
 80068ae:	eb63 090b 	sbc.w	r9, r3, fp
 80068b2:	f04f 0200 	mov.w	r2, #0
 80068b6:	f04f 0300 	mov.w	r3, #0
 80068ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80068be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80068c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80068c6:	ebb2 0408 	subs.w	r4, r2, r8
 80068ca:	eb63 0509 	sbc.w	r5, r3, r9
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	f04f 0300 	mov.w	r3, #0
 80068d6:	00eb      	lsls	r3, r5, #3
 80068d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068dc:	00e2      	lsls	r2, r4, #3
 80068de:	4614      	mov	r4, r2
 80068e0:	461d      	mov	r5, r3
 80068e2:	eb14 030a 	adds.w	r3, r4, sl
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	eb45 030b 	adc.w	r3, r5, fp
 80068ec:	607b      	str	r3, [r7, #4]
 80068ee:	f04f 0200 	mov.w	r2, #0
 80068f2:	f04f 0300 	mov.w	r3, #0
 80068f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068fa:	4629      	mov	r1, r5
 80068fc:	028b      	lsls	r3, r1, #10
 80068fe:	4621      	mov	r1, r4
 8006900:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006904:	4621      	mov	r1, r4
 8006906:	028a      	lsls	r2, r1, #10
 8006908:	4610      	mov	r0, r2
 800690a:	4619      	mov	r1, r3
 800690c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800690e:	2200      	movs	r2, #0
 8006910:	60bb      	str	r3, [r7, #8]
 8006912:	60fa      	str	r2, [r7, #12]
 8006914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006918:	f7fa f900 	bl	8000b1c <__aeabi_uldivmod>
 800691c:	4602      	mov	r2, r0
 800691e:	460b      	mov	r3, r1
 8006920:	4613      	mov	r3, r2
 8006922:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006924:	4b0b      	ldr	r3, [pc, #44]	; (8006954 <HAL_RCC_GetSysClockFreq+0x180>)
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	0c1b      	lsrs	r3, r3, #16
 800692a:	f003 0303 	and.w	r3, r3, #3
 800692e:	3301      	adds	r3, #1
 8006930:	005b      	lsls	r3, r3, #1
 8006932:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006934:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006938:	fbb2 f3f3 	udiv	r3, r2, r3
 800693c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800693e:	e002      	b.n	8006946 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006940:	4b05      	ldr	r3, [pc, #20]	; (8006958 <HAL_RCC_GetSysClockFreq+0x184>)
 8006942:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006944:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006948:	4618      	mov	r0, r3
 800694a:	3740      	adds	r7, #64	; 0x40
 800694c:	46bd      	mov	sp, r7
 800694e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006952:	bf00      	nop
 8006954:	40023800 	.word	0x40023800
 8006958:	00f42400 	.word	0x00f42400
 800695c:	00b71b00 	.word	0x00b71b00

08006960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006964:	4b03      	ldr	r3, [pc, #12]	; (8006974 <HAL_RCC_GetHCLKFreq+0x14>)
 8006966:	681b      	ldr	r3, [r3, #0]
}
 8006968:	4618      	mov	r0, r3
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	20000144 	.word	0x20000144

08006978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800697c:	f7ff fff0 	bl	8006960 <HAL_RCC_GetHCLKFreq>
 8006980:	4602      	mov	r2, r0
 8006982:	4b05      	ldr	r3, [pc, #20]	; (8006998 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	0a9b      	lsrs	r3, r3, #10
 8006988:	f003 0307 	and.w	r3, r3, #7
 800698c:	4903      	ldr	r1, [pc, #12]	; (800699c <HAL_RCC_GetPCLK1Freq+0x24>)
 800698e:	5ccb      	ldrb	r3, [r1, r3]
 8006990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006994:	4618      	mov	r0, r3
 8006996:	bd80      	pop	{r7, pc}
 8006998:	40023800 	.word	0x40023800
 800699c:	0800d214 	.word	0x0800d214

080069a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80069a4:	f7ff ffdc 	bl	8006960 <HAL_RCC_GetHCLKFreq>
 80069a8:	4602      	mov	r2, r0
 80069aa:	4b05      	ldr	r3, [pc, #20]	; (80069c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	0b5b      	lsrs	r3, r3, #13
 80069b0:	f003 0307 	and.w	r3, r3, #7
 80069b4:	4903      	ldr	r1, [pc, #12]	; (80069c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069b6:	5ccb      	ldrb	r3, [r1, r3]
 80069b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069bc:	4618      	mov	r0, r3
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	40023800 	.word	0x40023800
 80069c4:	0800d214 	.word	0x0800d214

080069c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	220f      	movs	r2, #15
 80069d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069d8:	4b12      	ldr	r3, [pc, #72]	; (8006a24 <HAL_RCC_GetClockConfig+0x5c>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f003 0203 	and.w	r2, r3, #3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80069e4:	4b0f      	ldr	r3, [pc, #60]	; (8006a24 <HAL_RCC_GetClockConfig+0x5c>)
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80069f0:	4b0c      	ldr	r3, [pc, #48]	; (8006a24 <HAL_RCC_GetClockConfig+0x5c>)
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80069fc:	4b09      	ldr	r3, [pc, #36]	; (8006a24 <HAL_RCC_GetClockConfig+0x5c>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	08db      	lsrs	r3, r3, #3
 8006a02:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a0a:	4b07      	ldr	r3, [pc, #28]	; (8006a28 <HAL_RCC_GetClockConfig+0x60>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0207 	and.w	r2, r3, #7
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	601a      	str	r2, [r3, #0]
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop
 8006a24:	40023800 	.word	0x40023800
 8006a28:	40023c00 	.word	0x40023c00

08006a2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e07b      	b.n	8006b36 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d108      	bne.n	8006a58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a4e:	d009      	beq.n	8006a64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	61da      	str	r2, [r3, #28]
 8006a56:	e005      	b.n	8006a64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d106      	bne.n	8006a84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fc fee8 	bl	8003854 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006aac:	431a      	orrs	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ab6:	431a      	orrs	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f003 0302 	and.w	r3, r3, #2
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	431a      	orrs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	69db      	ldr	r3, [r3, #28]
 8006ada:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a1b      	ldr	r3, [r3, #32]
 8006ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ae8:	ea42 0103 	orr.w	r1, r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006af0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	0c1b      	lsrs	r3, r3, #16
 8006b02:	f003 0104 	and.w	r1, r3, #4
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0a:	f003 0210 	and.w	r2, r3, #16
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	69da      	ldr	r2, [r3, #28]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b088      	sub	sp, #32
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	60f8      	str	r0, [r7, #12]
 8006b46:	60b9      	str	r1, [r7, #8]
 8006b48:	603b      	str	r3, [r7, #0]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <HAL_SPI_Transmit+0x22>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e126      	b.n	8006dae <HAL_SPI_Transmit+0x270>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b68:	f7fd fbe0 	bl	800432c <HAL_GetTick>
 8006b6c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006b6e:	88fb      	ldrh	r3, [r7, #6]
 8006b70:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d002      	beq.n	8006b84 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006b7e:	2302      	movs	r3, #2
 8006b80:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006b82:	e10b      	b.n	8006d9c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d002      	beq.n	8006b90 <HAL_SPI_Transmit+0x52>
 8006b8a:	88fb      	ldrh	r3, [r7, #6]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d102      	bne.n	8006b96 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006b94:	e102      	b.n	8006d9c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	88fa      	ldrh	r2, [r7, #6]
 8006bae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	88fa      	ldrh	r2, [r7, #6]
 8006bb4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bdc:	d10f      	bne.n	8006bfe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bfc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c08:	2b40      	cmp	r3, #64	; 0x40
 8006c0a:	d007      	beq.n	8006c1c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c24:	d14b      	bne.n	8006cbe <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <HAL_SPI_Transmit+0xf6>
 8006c2e:	8afb      	ldrh	r3, [r7, #22]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d13e      	bne.n	8006cb2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c38:	881a      	ldrh	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c44:	1c9a      	adds	r2, r3, #2
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	3b01      	subs	r3, #1
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c58:	e02b      	b.n	8006cb2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d112      	bne.n	8006c8e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6c:	881a      	ldrh	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c78:	1c9a      	adds	r2, r3, #2
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	3b01      	subs	r3, #1
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	86da      	strh	r2, [r3, #54]	; 0x36
 8006c8c:	e011      	b.n	8006cb2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c8e:	f7fd fb4d 	bl	800432c <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	683a      	ldr	r2, [r7, #0]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d803      	bhi.n	8006ca6 <HAL_SPI_Transmit+0x168>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca4:	d102      	bne.n	8006cac <HAL_SPI_Transmit+0x16e>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d102      	bne.n	8006cb2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006cb0:	e074      	b.n	8006d9c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1ce      	bne.n	8006c5a <HAL_SPI_Transmit+0x11c>
 8006cbc:	e04c      	b.n	8006d58 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <HAL_SPI_Transmit+0x18e>
 8006cc6:	8afb      	ldrh	r3, [r7, #22]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d140      	bne.n	8006d4e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	330c      	adds	r3, #12
 8006cd6:	7812      	ldrb	r2, [r2, #0]
 8006cd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	3b01      	subs	r3, #1
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006cf2:	e02c      	b.n	8006d4e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f003 0302 	and.w	r3, r3, #2
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d113      	bne.n	8006d2a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	7812      	ldrb	r2, [r2, #0]
 8006d0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d28:	e011      	b.n	8006d4e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d2a:	f7fd faff 	bl	800432c <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d803      	bhi.n	8006d42 <HAL_SPI_Transmit+0x204>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d40:	d102      	bne.n	8006d48 <HAL_SPI_Transmit+0x20a>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d102      	bne.n	8006d4e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d4c:	e026      	b.n	8006d9c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1cd      	bne.n	8006cf4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	6839      	ldr	r1, [r7, #0]
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 fcf7 	bl	8007750 <SPI_EndRxTxTransaction>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10a      	bne.n	8006d8c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d76:	2300      	movs	r3, #0
 8006d78:	613b      	str	r3, [r7, #16]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	613b      	str	r3, [r7, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	613b      	str	r3, [r7, #16]
 8006d8a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	77fb      	strb	r3, [r7, #31]
 8006d98:	e000      	b.n	8006d9c <HAL_SPI_Transmit+0x25e>
  }

error:
 8006d9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006dac:	7ffb      	ldrb	r3, [r7, #31]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3720      	adds	r7, #32
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b088      	sub	sp, #32
 8006dba:	af02      	add	r7, sp, #8
 8006dbc:	60f8      	str	r0, [r7, #12]
 8006dbe:	60b9      	str	r1, [r7, #8]
 8006dc0:	603b      	str	r3, [r7, #0]
 8006dc2:	4613      	mov	r3, r2
 8006dc4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dd2:	d112      	bne.n	8006dfa <HAL_SPI_Receive+0x44>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10e      	bne.n	8006dfa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2204      	movs	r2, #4
 8006de0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006de4:	88fa      	ldrh	r2, [r7, #6]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	4613      	mov	r3, r2
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	68b9      	ldr	r1, [r7, #8]
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 f8f1 	bl	8006fd8 <HAL_SPI_TransmitReceive>
 8006df6:	4603      	mov	r3, r0
 8006df8:	e0ea      	b.n	8006fd0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d101      	bne.n	8006e08 <HAL_SPI_Receive+0x52>
 8006e04:	2302      	movs	r3, #2
 8006e06:	e0e3      	b.n	8006fd0 <HAL_SPI_Receive+0x21a>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e10:	f7fd fa8c 	bl	800432c <HAL_GetTick>
 8006e14:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d002      	beq.n	8006e28 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006e22:	2302      	movs	r3, #2
 8006e24:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e26:	e0ca      	b.n	8006fbe <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <HAL_SPI_Receive+0x7e>
 8006e2e:	88fb      	ldrh	r3, [r7, #6]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d102      	bne.n	8006e3a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e38:	e0c1      	b.n	8006fbe <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2204      	movs	r2, #4
 8006e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	68ba      	ldr	r2, [r7, #8]
 8006e4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	88fa      	ldrh	r2, [r7, #6]
 8006e52:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	88fa      	ldrh	r2, [r7, #6]
 8006e58:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e80:	d10f      	bne.n	8006ea2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ea0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eac:	2b40      	cmp	r3, #64	; 0x40
 8006eae:	d007      	beq.n	8006ec0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ebe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d162      	bne.n	8006f8e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ec8:	e02e      	b.n	8006f28 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d115      	bne.n	8006f04 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f103 020c 	add.w	r2, r3, #12
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee4:	7812      	ldrb	r2, [r2, #0]
 8006ee6:	b2d2      	uxtb	r2, r2
 8006ee8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f02:	e011      	b.n	8006f28 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f04:	f7fd fa12 	bl	800432c <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	683a      	ldr	r2, [r7, #0]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d803      	bhi.n	8006f1c <HAL_SPI_Receive+0x166>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1a:	d102      	bne.n	8006f22 <HAL_SPI_Receive+0x16c>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d102      	bne.n	8006f28 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006f26:	e04a      	b.n	8006fbe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1cb      	bne.n	8006eca <HAL_SPI_Receive+0x114>
 8006f32:	e031      	b.n	8006f98 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d113      	bne.n	8006f6a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4c:	b292      	uxth	r2, r2
 8006f4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f54:	1c9a      	adds	r2, r3, #2
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	3b01      	subs	r3, #1
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f68:	e011      	b.n	8006f8e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f6a:	f7fd f9df 	bl	800432c <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d803      	bhi.n	8006f82 <HAL_SPI_Receive+0x1cc>
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f80:	d102      	bne.n	8006f88 <HAL_SPI_Receive+0x1d2>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d102      	bne.n	8006f8e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006f8c:	e017      	b.n	8006fbe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1cd      	bne.n	8006f34 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	6839      	ldr	r1, [r7, #0]
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 fb71 	bl	8007684 <SPI_EndRxTransaction>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2220      	movs	r2, #32
 8006fac:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d002      	beq.n	8006fbc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	75fb      	strb	r3, [r7, #23]
 8006fba:	e000      	b.n	8006fbe <HAL_SPI_Receive+0x208>
  }

error :
 8006fbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08c      	sub	sp, #48	; 0x30
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006fea:	2300      	movs	r3, #0
 8006fec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d101      	bne.n	8006ffe <HAL_SPI_TransmitReceive+0x26>
 8006ffa:	2302      	movs	r3, #2
 8006ffc:	e18a      	b.n	8007314 <HAL_SPI_TransmitReceive+0x33c>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007006:	f7fd f991 	bl	800432c <HAL_GetTick>
 800700a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800701c:	887b      	ldrh	r3, [r7, #2]
 800701e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007020:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007024:	2b01      	cmp	r3, #1
 8007026:	d00f      	beq.n	8007048 <HAL_SPI_TransmitReceive+0x70>
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800702e:	d107      	bne.n	8007040 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d103      	bne.n	8007040 <HAL_SPI_TransmitReceive+0x68>
 8007038:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800703c:	2b04      	cmp	r3, #4
 800703e:	d003      	beq.n	8007048 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007040:	2302      	movs	r3, #2
 8007042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007046:	e15b      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d005      	beq.n	800705a <HAL_SPI_TransmitReceive+0x82>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d002      	beq.n	800705a <HAL_SPI_TransmitReceive+0x82>
 8007054:	887b      	ldrh	r3, [r7, #2]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d103      	bne.n	8007062 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007060:	e14e      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b04      	cmp	r3, #4
 800706c:	d003      	beq.n	8007076 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2205      	movs	r2, #5
 8007072:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	887a      	ldrh	r2, [r7, #2]
 8007086:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	887a      	ldrh	r2, [r7, #2]
 800708c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	887a      	ldrh	r2, [r7, #2]
 8007098:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	887a      	ldrh	r2, [r7, #2]
 800709e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b6:	2b40      	cmp	r3, #64	; 0x40
 80070b8:	d007      	beq.n	80070ca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070d2:	d178      	bne.n	80071c6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d002      	beq.n	80070e2 <HAL_SPI_TransmitReceive+0x10a>
 80070dc:	8b7b      	ldrh	r3, [r7, #26]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d166      	bne.n	80071b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	881a      	ldrh	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f2:	1c9a      	adds	r2, r3, #2
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	3b01      	subs	r3, #1
 8007100:	b29a      	uxth	r2, r3
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007106:	e053      	b.n	80071b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b02      	cmp	r3, #2
 8007114:	d11b      	bne.n	800714e <HAL_SPI_TransmitReceive+0x176>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d016      	beq.n	800714e <HAL_SPI_TransmitReceive+0x176>
 8007120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d113      	bne.n	800714e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712a:	881a      	ldrh	r2, [r3, #0]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007136:	1c9a      	adds	r2, r3, #2
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007140:	b29b      	uxth	r3, r3
 8007142:	3b01      	subs	r3, #1
 8007144:	b29a      	uxth	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800714a:	2300      	movs	r3, #0
 800714c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	2b01      	cmp	r3, #1
 800715a:	d119      	bne.n	8007190 <HAL_SPI_TransmitReceive+0x1b8>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007160:	b29b      	uxth	r3, r3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d014      	beq.n	8007190 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68da      	ldr	r2, [r3, #12]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007170:	b292      	uxth	r2, r2
 8007172:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007178:	1c9a      	adds	r2, r3, #2
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800718c:	2301      	movs	r3, #1
 800718e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007190:	f7fd f8cc 	bl	800432c <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800719c:	429a      	cmp	r2, r3
 800719e:	d807      	bhi.n	80071b0 <HAL_SPI_TransmitReceive+0x1d8>
 80071a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a6:	d003      	beq.n	80071b0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80071ae:	e0a7      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1a6      	bne.n	8007108 <HAL_SPI_TransmitReceive+0x130>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071be:	b29b      	uxth	r3, r3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1a1      	bne.n	8007108 <HAL_SPI_TransmitReceive+0x130>
 80071c4:	e07c      	b.n	80072c0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d002      	beq.n	80071d4 <HAL_SPI_TransmitReceive+0x1fc>
 80071ce:	8b7b      	ldrh	r3, [r7, #26]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d16b      	bne.n	80072ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	330c      	adds	r3, #12
 80071de:	7812      	ldrb	r2, [r2, #0]
 80071e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e6:	1c5a      	adds	r2, r3, #1
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	3b01      	subs	r3, #1
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071fa:	e057      	b.n	80072ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b02      	cmp	r3, #2
 8007208:	d11c      	bne.n	8007244 <HAL_SPI_TransmitReceive+0x26c>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d017      	beq.n	8007244 <HAL_SPI_TransmitReceive+0x26c>
 8007214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007216:	2b01      	cmp	r3, #1
 8007218:	d114      	bne.n	8007244 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	330c      	adds	r3, #12
 8007224:	7812      	ldrb	r2, [r2, #0]
 8007226:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722c:	1c5a      	adds	r2, r3, #1
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007236:	b29b      	uxth	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b01      	cmp	r3, #1
 8007250:	d119      	bne.n	8007286 <HAL_SPI_TransmitReceive+0x2ae>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007256:	b29b      	uxth	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	d014      	beq.n	8007286 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68da      	ldr	r2, [r3, #12]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007266:	b2d2      	uxtb	r2, r2
 8007268:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007278:	b29b      	uxth	r3, r3
 800727a:	3b01      	subs	r3, #1
 800727c:	b29a      	uxth	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007282:	2301      	movs	r3, #1
 8007284:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007286:	f7fd f851 	bl	800432c <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007292:	429a      	cmp	r2, r3
 8007294:	d803      	bhi.n	800729e <HAL_SPI_TransmitReceive+0x2c6>
 8007296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729c:	d102      	bne.n	80072a4 <HAL_SPI_TransmitReceive+0x2cc>
 800729e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80072aa:	e029      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1a2      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x224>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d19d      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f000 fa43 	bl	8007750 <SPI_EndRxTxTransaction>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d006      	beq.n	80072de <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2220      	movs	r2, #32
 80072da:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80072dc:	e010      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10b      	bne.n	80072fe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072e6:	2300      	movs	r3, #0
 80072e8:	617b      	str	r3, [r7, #20]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	617b      	str	r3, [r7, #20]
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	e000      	b.n	8007300 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80072fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007310:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007314:	4618      	mov	r0, r3
 8007316:	3730      	adds	r7, #48	; 0x30
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b088      	sub	sp, #32
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	099b      	lsrs	r3, r3, #6
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10f      	bne.n	8007360 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00a      	beq.n	8007360 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	099b      	lsrs	r3, r3, #6
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d004      	beq.n	8007360 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	4798      	blx	r3
    return;
 800735e:	e0d7      	b.n	8007510 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	085b      	lsrs	r3, r3, #1
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00a      	beq.n	8007382 <HAL_SPI_IRQHandler+0x66>
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	09db      	lsrs	r3, r3, #7
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d004      	beq.n	8007382 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	4798      	blx	r3
    return;
 8007380:	e0c6      	b.n	8007510 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	095b      	lsrs	r3, r3, #5
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10c      	bne.n	80073a8 <HAL_SPI_IRQHandler+0x8c>
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	099b      	lsrs	r3, r3, #6
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	2b00      	cmp	r3, #0
 8007398:	d106      	bne.n	80073a8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	0a1b      	lsrs	r3, r3, #8
 800739e:	f003 0301 	and.w	r3, r3, #1
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80b4 	beq.w	8007510 <HAL_SPI_IRQHandler+0x1f4>
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	095b      	lsrs	r3, r3, #5
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f000 80ad 	beq.w	8007510 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	099b      	lsrs	r3, r3, #6
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d023      	beq.n	800740a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d011      	beq.n	80073f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073d2:	f043 0204 	orr.w	r2, r3, #4
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073da:	2300      	movs	r3, #0
 80073dc:	617b      	str	r3, [r7, #20]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	e00b      	b.n	800740a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073f2:	2300      	movs	r3, #0
 80073f4:	613b      	str	r3, [r7, #16]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	613b      	str	r3, [r7, #16]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	613b      	str	r3, [r7, #16]
 8007406:	693b      	ldr	r3, [r7, #16]
        return;
 8007408:	e082      	b.n	8007510 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	095b      	lsrs	r3, r3, #5
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d014      	beq.n	8007440 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800741a:	f043 0201 	orr.w	r2, r3, #1
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007422:	2300      	movs	r3, #0
 8007424:	60fb      	str	r3, [r7, #12]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	60fb      	str	r3, [r7, #12]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	0a1b      	lsrs	r3, r3, #8
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00c      	beq.n	8007466 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007450:	f043 0208 	orr.w	r2, r3, #8
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007458:	2300      	movs	r3, #0
 800745a:	60bb      	str	r3, [r7, #8]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	60bb      	str	r3, [r7, #8]
 8007464:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800746a:	2b00      	cmp	r3, #0
 800746c:	d04f      	beq.n	800750e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800747c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <HAL_SPI_IRQHandler+0x17e>
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	2b00      	cmp	r3, #0
 8007498:	d034      	beq.n	8007504 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 0203 	bic.w	r2, r2, #3
 80074a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d011      	beq.n	80074d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074b6:	4a18      	ldr	r2, [pc, #96]	; (8007518 <HAL_SPI_IRQHandler+0x1fc>)
 80074b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074be:	4618      	mov	r0, r3
 80074c0:	f7fe f81e 	bl	8005500 <HAL_DMA_Abort_IT>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d005      	beq.n	80074d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d016      	beq.n	800750c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074e2:	4a0d      	ldr	r2, [pc, #52]	; (8007518 <HAL_SPI_IRQHandler+0x1fc>)
 80074e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074ea:	4618      	mov	r0, r3
 80074ec:	f7fe f808 	bl	8005500 <HAL_DMA_Abort_IT>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00a      	beq.n	800750c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007502:	e003      	b.n	800750c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f809 	bl	800751c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800750a:	e000      	b.n	800750e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800750c:	bf00      	nop
    return;
 800750e:	bf00      	nop
  }
}
 8007510:	3720      	adds	r7, #32
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	0800754d 	.word	0x0800754d

0800751c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800753e:	b2db      	uxtb	r3, r3
}
 8007540:	4618      	mov	r0, r3
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7ff ffd8 	bl	800751c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800756c:	bf00      	nop
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b088      	sub	sp, #32
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	603b      	str	r3, [r7, #0]
 8007580:	4613      	mov	r3, r2
 8007582:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007584:	f7fc fed2 	bl	800432c <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758c:	1a9b      	subs	r3, r3, r2
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	4413      	add	r3, r2
 8007592:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007594:	f7fc feca 	bl	800432c <HAL_GetTick>
 8007598:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800759a:	4b39      	ldr	r3, [pc, #228]	; (8007680 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	015b      	lsls	r3, r3, #5
 80075a0:	0d1b      	lsrs	r3, r3, #20
 80075a2:	69fa      	ldr	r2, [r7, #28]
 80075a4:	fb02 f303 	mul.w	r3, r2, r3
 80075a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075aa:	e054      	b.n	8007656 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b2:	d050      	beq.n	8007656 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075b4:	f7fc feba 	bl	800432c <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	69fa      	ldr	r2, [r7, #28]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d902      	bls.n	80075ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d13d      	bne.n	8007646 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	685a      	ldr	r2, [r3, #4]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80075d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075e2:	d111      	bne.n	8007608 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075ec:	d004      	beq.n	80075f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075f6:	d107      	bne.n	8007608 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007606:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800760c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007610:	d10f      	bne.n	8007632 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007620:	601a      	str	r2, [r3, #0]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007630:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2201      	movs	r2, #1
 8007636:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	e017      	b.n	8007676 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800764c:	2300      	movs	r3, #0
 800764e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	3b01      	subs	r3, #1
 8007654:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	4013      	ands	r3, r2
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	429a      	cmp	r2, r3
 8007664:	bf0c      	ite	eq
 8007666:	2301      	moveq	r3, #1
 8007668:	2300      	movne	r3, #0
 800766a:	b2db      	uxtb	r3, r3
 800766c:	461a      	mov	r2, r3
 800766e:	79fb      	ldrb	r3, [r7, #7]
 8007670:	429a      	cmp	r2, r3
 8007672:	d19b      	bne.n	80075ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3720      	adds	r7, #32
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	20000144 	.word	0x20000144

08007684 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af02      	add	r7, sp, #8
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007698:	d111      	bne.n	80076be <SPI_EndRxTransaction+0x3a>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076a2:	d004      	beq.n	80076ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076ac:	d107      	bne.n	80076be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076bc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076c6:	d12a      	bne.n	800771e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076d0:	d012      	beq.n	80076f8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	9300      	str	r3, [sp, #0]
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2200      	movs	r2, #0
 80076da:	2180      	movs	r1, #128	; 0x80
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f7ff ff49 	bl	8007574 <SPI_WaitFlagStateUntilTimeout>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d02d      	beq.n	8007744 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ec:	f043 0220 	orr.w	r2, r3, #32
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e026      	b.n	8007746 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2200      	movs	r2, #0
 8007700:	2101      	movs	r1, #1
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f7ff ff36 	bl	8007574 <SPI_WaitFlagStateUntilTimeout>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d01a      	beq.n	8007744 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007712:	f043 0220 	orr.w	r2, r3, #32
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e013      	b.n	8007746 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	2200      	movs	r2, #0
 8007726:	2101      	movs	r1, #1
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f7ff ff23 	bl	8007574 <SPI_WaitFlagStateUntilTimeout>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d007      	beq.n	8007744 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007738:	f043 0220 	orr.w	r2, r3, #32
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e000      	b.n	8007746 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
	...

08007750 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b088      	sub	sp, #32
 8007754:	af02      	add	r7, sp, #8
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800775c:	4b1b      	ldr	r3, [pc, #108]	; (80077cc <SPI_EndRxTxTransaction+0x7c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a1b      	ldr	r2, [pc, #108]	; (80077d0 <SPI_EndRxTxTransaction+0x80>)
 8007762:	fba2 2303 	umull	r2, r3, r2, r3
 8007766:	0d5b      	lsrs	r3, r3, #21
 8007768:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800776c:	fb02 f303 	mul.w	r3, r2, r3
 8007770:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800777a:	d112      	bne.n	80077a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2200      	movs	r2, #0
 8007784:	2180      	movs	r1, #128	; 0x80
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f7ff fef4 	bl	8007574 <SPI_WaitFlagStateUntilTimeout>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d016      	beq.n	80077c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007796:	f043 0220 	orr.w	r2, r3, #32
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e00f      	b.n	80077c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00a      	beq.n	80077be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077b8:	2b80      	cmp	r3, #128	; 0x80
 80077ba:	d0f2      	beq.n	80077a2 <SPI_EndRxTxTransaction+0x52>
 80077bc:	e000      	b.n	80077c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80077be:	bf00      	nop
  }

  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	20000144 	.word	0x20000144
 80077d0:	165e9f81 	.word	0x165e9f81

080077d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d101      	bne.n	80077e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e041      	b.n	800786a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d106      	bne.n	8007800 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7fc fb42 	bl	8003e84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3304      	adds	r3, #4
 8007810:	4619      	mov	r1, r3
 8007812:	4610      	mov	r0, r2
 8007814:	f000 fce2 	bl	80081dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b01      	cmp	r3, #1
 8007886:	d001      	beq.n	800788c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e046      	b.n	800791a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a23      	ldr	r2, [pc, #140]	; (8007928 <HAL_TIM_Base_Start+0xb4>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d022      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078a6:	d01d      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a1f      	ldr	r2, [pc, #124]	; (800792c <HAL_TIM_Base_Start+0xb8>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d018      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a1e      	ldr	r2, [pc, #120]	; (8007930 <HAL_TIM_Base_Start+0xbc>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a1c      	ldr	r2, [pc, #112]	; (8007934 <HAL_TIM_Base_Start+0xc0>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d00e      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a1b      	ldr	r2, [pc, #108]	; (8007938 <HAL_TIM_Base_Start+0xc4>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d009      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a19      	ldr	r2, [pc, #100]	; (800793c <HAL_TIM_Base_Start+0xc8>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d004      	beq.n	80078e4 <HAL_TIM_Base_Start+0x70>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a18      	ldr	r2, [pc, #96]	; (8007940 <HAL_TIM_Base_Start+0xcc>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d111      	bne.n	8007908 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f003 0307 	and.w	r3, r3, #7
 80078ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2b06      	cmp	r3, #6
 80078f4:	d010      	beq.n	8007918 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f042 0201 	orr.w	r2, r2, #1
 8007904:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007906:	e007      	b.n	8007918 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f042 0201 	orr.w	r2, r2, #1
 8007916:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	40010000 	.word	0x40010000
 800792c:	40000400 	.word	0x40000400
 8007930:	40000800 	.word	0x40000800
 8007934:	40000c00 	.word	0x40000c00
 8007938:	40010400 	.word	0x40010400
 800793c:	40014000 	.word	0x40014000
 8007940:	40001800 	.word	0x40001800

08007944 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b01      	cmp	r3, #1
 8007956:	d001      	beq.n	800795c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e04e      	b.n	80079fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2202      	movs	r2, #2
 8007960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68da      	ldr	r2, [r3, #12]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f042 0201 	orr.w	r2, r2, #1
 8007972:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a23      	ldr	r2, [pc, #140]	; (8007a08 <HAL_TIM_Base_Start_IT+0xc4>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d022      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007986:	d01d      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a1f      	ldr	r2, [pc, #124]	; (8007a0c <HAL_TIM_Base_Start_IT+0xc8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d018      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a1e      	ldr	r2, [pc, #120]	; (8007a10 <HAL_TIM_Base_Start_IT+0xcc>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d013      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a1c      	ldr	r2, [pc, #112]	; (8007a14 <HAL_TIM_Base_Start_IT+0xd0>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d00e      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a1b      	ldr	r2, [pc, #108]	; (8007a18 <HAL_TIM_Base_Start_IT+0xd4>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d009      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a19      	ldr	r2, [pc, #100]	; (8007a1c <HAL_TIM_Base_Start_IT+0xd8>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d004      	beq.n	80079c4 <HAL_TIM_Base_Start_IT+0x80>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a18      	ldr	r2, [pc, #96]	; (8007a20 <HAL_TIM_Base_Start_IT+0xdc>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d111      	bne.n	80079e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	f003 0307 	and.w	r3, r3, #7
 80079ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2b06      	cmp	r3, #6
 80079d4:	d010      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f042 0201 	orr.w	r2, r2, #1
 80079e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079e6:	e007      	b.n	80079f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f042 0201 	orr.w	r2, r2, #1
 80079f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40010000 	.word	0x40010000
 8007a0c:	40000400 	.word	0x40000400
 8007a10:	40000800 	.word	0x40000800
 8007a14:	40000c00 	.word	0x40000c00
 8007a18:	40010400 	.word	0x40010400
 8007a1c:	40014000 	.word	0x40014000
 8007a20:	40001800 	.word	0x40001800

08007a24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e041      	b.n	8007aba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d106      	bne.n	8007a50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f839 	bl	8007ac2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3304      	adds	r3, #4
 8007a60:	4619      	mov	r1, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	f000 fbba 	bl	80081dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}

08007ac2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b083      	sub	sp, #12
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007aca:	bf00      	nop
 8007acc:	370c      	adds	r7, #12
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
	...

08007ad8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d109      	bne.n	8007afc <HAL_TIM_PWM_Start+0x24>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	bf14      	ite	ne
 8007af4:	2301      	movne	r3, #1
 8007af6:	2300      	moveq	r3, #0
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	e022      	b.n	8007b42 <HAL_TIM_PWM_Start+0x6a>
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	2b04      	cmp	r3, #4
 8007b00:	d109      	bne.n	8007b16 <HAL_TIM_PWM_Start+0x3e>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	bf14      	ite	ne
 8007b0e:	2301      	movne	r3, #1
 8007b10:	2300      	moveq	r3, #0
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	e015      	b.n	8007b42 <HAL_TIM_PWM_Start+0x6a>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b08      	cmp	r3, #8
 8007b1a:	d109      	bne.n	8007b30 <HAL_TIM_PWM_Start+0x58>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	bf14      	ite	ne
 8007b28:	2301      	movne	r3, #1
 8007b2a:	2300      	moveq	r3, #0
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	e008      	b.n	8007b42 <HAL_TIM_PWM_Start+0x6a>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	bf14      	ite	ne
 8007b3c:	2301      	movne	r3, #1
 8007b3e:	2300      	moveq	r3, #0
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d001      	beq.n	8007b4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e07c      	b.n	8007c44 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d104      	bne.n	8007b5a <HAL_TIM_PWM_Start+0x82>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b58:	e013      	b.n	8007b82 <HAL_TIM_PWM_Start+0xaa>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	d104      	bne.n	8007b6a <HAL_TIM_PWM_Start+0x92>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b68:	e00b      	b.n	8007b82 <HAL_TIM_PWM_Start+0xaa>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b08      	cmp	r3, #8
 8007b6e:	d104      	bne.n	8007b7a <HAL_TIM_PWM_Start+0xa2>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b78:	e003      	b.n	8007b82 <HAL_TIM_PWM_Start+0xaa>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2201      	movs	r2, #1
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f000 fe10 	bl	80087b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a2d      	ldr	r2, [pc, #180]	; (8007c4c <HAL_TIM_PWM_Start+0x174>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d004      	beq.n	8007ba4 <HAL_TIM_PWM_Start+0xcc>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a2c      	ldr	r2, [pc, #176]	; (8007c50 <HAL_TIM_PWM_Start+0x178>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d101      	bne.n	8007ba8 <HAL_TIM_PWM_Start+0xd0>
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e000      	b.n	8007baa <HAL_TIM_PWM_Start+0xd2>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d007      	beq.n	8007bbe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a22      	ldr	r2, [pc, #136]	; (8007c4c <HAL_TIM_PWM_Start+0x174>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d022      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bd0:	d01d      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a1f      	ldr	r2, [pc, #124]	; (8007c54 <HAL_TIM_PWM_Start+0x17c>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d018      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a1d      	ldr	r2, [pc, #116]	; (8007c58 <HAL_TIM_PWM_Start+0x180>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d013      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a1c      	ldr	r2, [pc, #112]	; (8007c5c <HAL_TIM_PWM_Start+0x184>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d00e      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a16      	ldr	r2, [pc, #88]	; (8007c50 <HAL_TIM_PWM_Start+0x178>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d009      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a18      	ldr	r2, [pc, #96]	; (8007c60 <HAL_TIM_PWM_Start+0x188>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d004      	beq.n	8007c0e <HAL_TIM_PWM_Start+0x136>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a16      	ldr	r2, [pc, #88]	; (8007c64 <HAL_TIM_PWM_Start+0x18c>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d111      	bne.n	8007c32 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f003 0307 	and.w	r3, r3, #7
 8007c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b06      	cmp	r3, #6
 8007c1e:	d010      	beq.n	8007c42 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c30:	e007      	b.n	8007c42 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f042 0201 	orr.w	r2, r2, #1
 8007c40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3710      	adds	r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	40010000 	.word	0x40010000
 8007c50:	40010400 	.word	0x40010400
 8007c54:	40000400 	.word	0x40000400
 8007c58:	40000800 	.word	0x40000800
 8007c5c:	40000c00 	.word	0x40000c00
 8007c60:	40014000 	.word	0x40014000
 8007c64:	40001800 	.word	0x40001800

08007c68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b082      	sub	sp, #8
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	f003 0302 	and.w	r3, r3, #2
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d122      	bne.n	8007cc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d11b      	bne.n	8007cc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f06f 0202 	mvn.w	r2, #2
 8007c94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d003      	beq.n	8007cb2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 fa77 	bl	800819e <HAL_TIM_IC_CaptureCallback>
 8007cb0:	e005      	b.n	8007cbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 fa69 	bl	800818a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 fa7a 	bl	80081b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	f003 0304 	and.w	r3, r3, #4
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d122      	bne.n	8007d18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f003 0304 	and.w	r3, r3, #4
 8007cdc:	2b04      	cmp	r3, #4
 8007cde:	d11b      	bne.n	8007d18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f06f 0204 	mvn.w	r2, #4
 8007ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2202      	movs	r2, #2
 8007cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d003      	beq.n	8007d06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 fa4d 	bl	800819e <HAL_TIM_IC_CaptureCallback>
 8007d04:	e005      	b.n	8007d12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fa3f 	bl	800818a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fa50 	bl	80081b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	f003 0308 	and.w	r3, r3, #8
 8007d22:	2b08      	cmp	r3, #8
 8007d24:	d122      	bne.n	8007d6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f003 0308 	and.w	r3, r3, #8
 8007d30:	2b08      	cmp	r3, #8
 8007d32:	d11b      	bne.n	8007d6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f06f 0208 	mvn.w	r2, #8
 8007d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2204      	movs	r2, #4
 8007d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	f003 0303 	and.w	r3, r3, #3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 fa23 	bl	800819e <HAL_TIM_IC_CaptureCallback>
 8007d58:	e005      	b.n	8007d66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fa15 	bl	800818a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 fa26 	bl	80081b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	f003 0310 	and.w	r3, r3, #16
 8007d76:	2b10      	cmp	r3, #16
 8007d78:	d122      	bne.n	8007dc0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	f003 0310 	and.w	r3, r3, #16
 8007d84:	2b10      	cmp	r3, #16
 8007d86:	d11b      	bne.n	8007dc0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f06f 0210 	mvn.w	r2, #16
 8007d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2208      	movs	r2, #8
 8007d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d003      	beq.n	8007dae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 f9f9 	bl	800819e <HAL_TIM_IC_CaptureCallback>
 8007dac:	e005      	b.n	8007dba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f9eb 	bl	800818a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 f9fc 	bl	80081b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d10e      	bne.n	8007dec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f003 0301 	and.w	r3, r3, #1
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d107      	bne.n	8007dec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f06f 0201 	mvn.w	r2, #1
 8007de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fb f942 	bl	8003070 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007df6:	2b80      	cmp	r3, #128	; 0x80
 8007df8:	d10e      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e04:	2b80      	cmp	r3, #128	; 0x80
 8007e06:	d107      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 fdca 	bl	80089ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e22:	2b40      	cmp	r3, #64	; 0x40
 8007e24:	d10e      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e30:	2b40      	cmp	r3, #64	; 0x40
 8007e32:	d107      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f9c1 	bl	80081c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 0320 	and.w	r3, r3, #32
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d10e      	bne.n	8007e70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f003 0320 	and.w	r3, r3, #32
 8007e5c:	2b20      	cmp	r3, #32
 8007e5e:	d107      	bne.n	8007e70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f06f 0220 	mvn.w	r2, #32
 8007e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 fd94 	bl	8008998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e70:	bf00      	nop
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d101      	bne.n	8007e96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e92:	2302      	movs	r3, #2
 8007e94:	e0ae      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b0c      	cmp	r3, #12
 8007ea2:	f200 809f 	bhi.w	8007fe4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ea6:	a201      	add	r2, pc, #4	; (adr r2, 8007eac <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eac:	08007ee1 	.word	0x08007ee1
 8007eb0:	08007fe5 	.word	0x08007fe5
 8007eb4:	08007fe5 	.word	0x08007fe5
 8007eb8:	08007fe5 	.word	0x08007fe5
 8007ebc:	08007f21 	.word	0x08007f21
 8007ec0:	08007fe5 	.word	0x08007fe5
 8007ec4:	08007fe5 	.word	0x08007fe5
 8007ec8:	08007fe5 	.word	0x08007fe5
 8007ecc:	08007f63 	.word	0x08007f63
 8007ed0:	08007fe5 	.word	0x08007fe5
 8007ed4:	08007fe5 	.word	0x08007fe5
 8007ed8:	08007fe5 	.word	0x08007fe5
 8007edc:	08007fa3 	.word	0x08007fa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68b9      	ldr	r1, [r7, #8]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 fa18 	bl	800831c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699a      	ldr	r2, [r3, #24]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f042 0208 	orr.w	r2, r2, #8
 8007efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699a      	ldr	r2, [r3, #24]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f022 0204 	bic.w	r2, r2, #4
 8007f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6999      	ldr	r1, [r3, #24]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	691a      	ldr	r2, [r3, #16]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	430a      	orrs	r2, r1
 8007f1c:	619a      	str	r2, [r3, #24]
      break;
 8007f1e:	e064      	b.n	8007fea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	68b9      	ldr	r1, [r7, #8]
 8007f26:	4618      	mov	r0, r3
 8007f28:	f000 fa68 	bl	80083fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	699a      	ldr	r2, [r3, #24]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	699a      	ldr	r2, [r3, #24]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6999      	ldr	r1, [r3, #24]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	021a      	lsls	r2, r3, #8
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	619a      	str	r2, [r3, #24]
      break;
 8007f60:	e043      	b.n	8007fea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68b9      	ldr	r1, [r7, #8]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 fabd 	bl	80084e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	69da      	ldr	r2, [r3, #28]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0208 	orr.w	r2, r2, #8
 8007f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	69da      	ldr	r2, [r3, #28]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 0204 	bic.w	r2, r2, #4
 8007f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	69d9      	ldr	r1, [r3, #28]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	691a      	ldr	r2, [r3, #16]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	430a      	orrs	r2, r1
 8007f9e:	61da      	str	r2, [r3, #28]
      break;
 8007fa0:	e023      	b.n	8007fea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68b9      	ldr	r1, [r7, #8]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fb11 	bl	80085d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	69da      	ldr	r2, [r3, #28]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	69da      	ldr	r2, [r3, #28]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69d9      	ldr	r1, [r3, #28]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	691b      	ldr	r3, [r3, #16]
 8007fd8:	021a      	lsls	r2, r3, #8
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	61da      	str	r2, [r3, #28]
      break;
 8007fe2:	e002      	b.n	8007fea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	75fb      	strb	r3, [r7, #23]
      break;
 8007fe8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2200      	movs	r2, #0
 8007fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3718      	adds	r7, #24
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008010:	2b01      	cmp	r3, #1
 8008012:	d101      	bne.n	8008018 <HAL_TIM_ConfigClockSource+0x1c>
 8008014:	2302      	movs	r3, #2
 8008016:	e0b4      	b.n	8008182 <HAL_TIM_ConfigClockSource+0x186>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008036:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800803e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008050:	d03e      	beq.n	80080d0 <HAL_TIM_ConfigClockSource+0xd4>
 8008052:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008056:	f200 8087 	bhi.w	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 800805a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800805e:	f000 8086 	beq.w	800816e <HAL_TIM_ConfigClockSource+0x172>
 8008062:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008066:	d87f      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008068:	2b70      	cmp	r3, #112	; 0x70
 800806a:	d01a      	beq.n	80080a2 <HAL_TIM_ConfigClockSource+0xa6>
 800806c:	2b70      	cmp	r3, #112	; 0x70
 800806e:	d87b      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008070:	2b60      	cmp	r3, #96	; 0x60
 8008072:	d050      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x11a>
 8008074:	2b60      	cmp	r3, #96	; 0x60
 8008076:	d877      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008078:	2b50      	cmp	r3, #80	; 0x50
 800807a:	d03c      	beq.n	80080f6 <HAL_TIM_ConfigClockSource+0xfa>
 800807c:	2b50      	cmp	r3, #80	; 0x50
 800807e:	d873      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008080:	2b40      	cmp	r3, #64	; 0x40
 8008082:	d058      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x13a>
 8008084:	2b40      	cmp	r3, #64	; 0x40
 8008086:	d86f      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008088:	2b30      	cmp	r3, #48	; 0x30
 800808a:	d064      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0x15a>
 800808c:	2b30      	cmp	r3, #48	; 0x30
 800808e:	d86b      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008090:	2b20      	cmp	r3, #32
 8008092:	d060      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0x15a>
 8008094:	2b20      	cmp	r3, #32
 8008096:	d867      	bhi.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d05c      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0x15a>
 800809c:	2b10      	cmp	r3, #16
 800809e:	d05a      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0x15a>
 80080a0:	e062      	b.n	8008168 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6818      	ldr	r0, [r3, #0]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	6899      	ldr	r1, [r3, #8]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	685a      	ldr	r2, [r3, #4]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f000 fb5d 	bl	8008770 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80080c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68ba      	ldr	r2, [r7, #8]
 80080cc:	609a      	str	r2, [r3, #8]
      break;
 80080ce:	e04f      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6818      	ldr	r0, [r3, #0]
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	6899      	ldr	r1, [r3, #8]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	f000 fb46 	bl	8008770 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689a      	ldr	r2, [r3, #8]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080f2:	609a      	str	r2, [r3, #8]
      break;
 80080f4:	e03c      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6818      	ldr	r0, [r3, #0]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	6859      	ldr	r1, [r3, #4]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	461a      	mov	r2, r3
 8008104:	f000 faba 	bl	800867c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2150      	movs	r1, #80	; 0x50
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fb13 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8008114:	e02c      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6818      	ldr	r0, [r3, #0]
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	6859      	ldr	r1, [r3, #4]
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	461a      	mov	r2, r3
 8008124:	f000 fad9 	bl	80086da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2160      	movs	r1, #96	; 0x60
 800812e:	4618      	mov	r0, r3
 8008130:	f000 fb03 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8008134:	e01c      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6818      	ldr	r0, [r3, #0]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	6859      	ldr	r1, [r3, #4]
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	461a      	mov	r2, r3
 8008144:	f000 fa9a 	bl	800867c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2140      	movs	r1, #64	; 0x40
 800814e:	4618      	mov	r0, r3
 8008150:	f000 faf3 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8008154:	e00c      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4619      	mov	r1, r3
 8008160:	4610      	mov	r0, r2
 8008162:	f000 faea 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8008166:	e003      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	73fb      	strb	r3, [r7, #15]
      break;
 800816c:	e000      	b.n	8008170 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800816e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008180:	7bfb      	ldrb	r3, [r7, #15]
}
 8008182:	4618      	mov	r0, r3
 8008184:	3710      	adds	r7, #16
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800818a:	b480      	push	{r7}
 800818c:	b083      	sub	sp, #12
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008192:	bf00      	nop
 8008194:	370c      	adds	r7, #12
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr

0800819e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800819e:	b480      	push	{r7}
 80081a0:	b083      	sub	sp, #12
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081a6:	bf00      	nop
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b083      	sub	sp, #12
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081ba:	bf00      	nop
 80081bc:	370c      	adds	r7, #12
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081c6:	b480      	push	{r7}
 80081c8:	b083      	sub	sp, #12
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081ce:	bf00      	nop
 80081d0:	370c      	adds	r7, #12
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
	...

080081dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a40      	ldr	r2, [pc, #256]	; (80082f0 <TIM_Base_SetConfig+0x114>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d013      	beq.n	800821c <TIM_Base_SetConfig+0x40>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081fa:	d00f      	beq.n	800821c <TIM_Base_SetConfig+0x40>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a3d      	ldr	r2, [pc, #244]	; (80082f4 <TIM_Base_SetConfig+0x118>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d00b      	beq.n	800821c <TIM_Base_SetConfig+0x40>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a3c      	ldr	r2, [pc, #240]	; (80082f8 <TIM_Base_SetConfig+0x11c>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d007      	beq.n	800821c <TIM_Base_SetConfig+0x40>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a3b      	ldr	r2, [pc, #236]	; (80082fc <TIM_Base_SetConfig+0x120>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d003      	beq.n	800821c <TIM_Base_SetConfig+0x40>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a3a      	ldr	r2, [pc, #232]	; (8008300 <TIM_Base_SetConfig+0x124>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d108      	bne.n	800822e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	4313      	orrs	r3, r2
 800822c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a2f      	ldr	r2, [pc, #188]	; (80082f0 <TIM_Base_SetConfig+0x114>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d02b      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800823c:	d027      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a2c      	ldr	r2, [pc, #176]	; (80082f4 <TIM_Base_SetConfig+0x118>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d023      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a2b      	ldr	r2, [pc, #172]	; (80082f8 <TIM_Base_SetConfig+0x11c>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d01f      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a2a      	ldr	r2, [pc, #168]	; (80082fc <TIM_Base_SetConfig+0x120>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d01b      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a29      	ldr	r2, [pc, #164]	; (8008300 <TIM_Base_SetConfig+0x124>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d017      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a28      	ldr	r2, [pc, #160]	; (8008304 <TIM_Base_SetConfig+0x128>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d013      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a27      	ldr	r2, [pc, #156]	; (8008308 <TIM_Base_SetConfig+0x12c>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d00f      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a26      	ldr	r2, [pc, #152]	; (800830c <TIM_Base_SetConfig+0x130>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d00b      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a25      	ldr	r2, [pc, #148]	; (8008310 <TIM_Base_SetConfig+0x134>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d007      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a24      	ldr	r2, [pc, #144]	; (8008314 <TIM_Base_SetConfig+0x138>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d003      	beq.n	800828e <TIM_Base_SetConfig+0xb2>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a23      	ldr	r2, [pc, #140]	; (8008318 <TIM_Base_SetConfig+0x13c>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d108      	bne.n	80082a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	689a      	ldr	r2, [r3, #8]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a0a      	ldr	r2, [pc, #40]	; (80082f0 <TIM_Base_SetConfig+0x114>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d003      	beq.n	80082d4 <TIM_Base_SetConfig+0xf8>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a0c      	ldr	r2, [pc, #48]	; (8008300 <TIM_Base_SetConfig+0x124>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d103      	bne.n	80082dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	691a      	ldr	r2, [r3, #16]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	615a      	str	r2, [r3, #20]
}
 80082e2:	bf00      	nop
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	40010000 	.word	0x40010000
 80082f4:	40000400 	.word	0x40000400
 80082f8:	40000800 	.word	0x40000800
 80082fc:	40000c00 	.word	0x40000c00
 8008300:	40010400 	.word	0x40010400
 8008304:	40014000 	.word	0x40014000
 8008308:	40014400 	.word	0x40014400
 800830c:	40014800 	.word	0x40014800
 8008310:	40001800 	.word	0x40001800
 8008314:	40001c00 	.word	0x40001c00
 8008318:	40002000 	.word	0x40002000

0800831c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800831c:	b480      	push	{r7}
 800831e:	b087      	sub	sp, #28
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a1b      	ldr	r3, [r3, #32]
 800832a:	f023 0201 	bic.w	r2, r3, #1
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a1b      	ldr	r3, [r3, #32]
 8008336:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800834a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0303 	bic.w	r3, r3, #3
 8008352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	4313      	orrs	r3, r2
 800835c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	f023 0302 	bic.w	r3, r3, #2
 8008364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	4313      	orrs	r3, r2
 800836e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a20      	ldr	r2, [pc, #128]	; (80083f4 <TIM_OC1_SetConfig+0xd8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_OC1_SetConfig+0x64>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a1f      	ldr	r2, [pc, #124]	; (80083f8 <TIM_OC1_SetConfig+0xdc>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d10c      	bne.n	800839a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	f023 0308 	bic.w	r3, r3, #8
 8008386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	4313      	orrs	r3, r2
 8008390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f023 0304 	bic.w	r3, r3, #4
 8008398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a15      	ldr	r2, [pc, #84]	; (80083f4 <TIM_OC1_SetConfig+0xd8>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d003      	beq.n	80083aa <TIM_OC1_SetConfig+0x8e>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a14      	ldr	r2, [pc, #80]	; (80083f8 <TIM_OC1_SetConfig+0xdc>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d111      	bne.n	80083ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	693a      	ldr	r2, [r7, #16]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68fa      	ldr	r2, [r7, #12]
 80083d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	685a      	ldr	r2, [r3, #4]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	621a      	str	r2, [r3, #32]
}
 80083e8:	bf00      	nop
 80083ea:	371c      	adds	r7, #28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40010400 	.word	0x40010400

080083fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	f023 0210 	bic.w	r2, r3, #16
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a1b      	ldr	r3, [r3, #32]
 8008416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800842a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f023 0320 	bic.w	r3, r3, #32
 8008446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	011b      	lsls	r3, r3, #4
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a22      	ldr	r2, [pc, #136]	; (80084e0 <TIM_OC2_SetConfig+0xe4>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d003      	beq.n	8008464 <TIM_OC2_SetConfig+0x68>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a21      	ldr	r2, [pc, #132]	; (80084e4 <TIM_OC2_SetConfig+0xe8>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d10d      	bne.n	8008480 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800846a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	4313      	orrs	r3, r2
 8008476:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800847e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a17      	ldr	r2, [pc, #92]	; (80084e0 <TIM_OC2_SetConfig+0xe4>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d003      	beq.n	8008490 <TIM_OC2_SetConfig+0x94>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a16      	ldr	r2, [pc, #88]	; (80084e4 <TIM_OC2_SetConfig+0xe8>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d113      	bne.n	80084b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800849e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	621a      	str	r2, [r3, #32]
}
 80084d2:	bf00      	nop
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40010000 	.word	0x40010000
 80084e4:	40010400 	.word	0x40010400

080084e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	4313      	orrs	r3, r2
 800853c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a21      	ldr	r2, [pc, #132]	; (80085c8 <TIM_OC3_SetConfig+0xe0>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d003      	beq.n	800854e <TIM_OC3_SetConfig+0x66>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a20      	ldr	r2, [pc, #128]	; (80085cc <TIM_OC3_SetConfig+0xe4>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d10d      	bne.n	800856a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	021b      	lsls	r3, r3, #8
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	4313      	orrs	r3, r2
 8008560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a16      	ldr	r2, [pc, #88]	; (80085c8 <TIM_OC3_SetConfig+0xe0>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <TIM_OC3_SetConfig+0x92>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a15      	ldr	r2, [pc, #84]	; (80085cc <TIM_OC3_SetConfig+0xe4>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d113      	bne.n	80085a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	4313      	orrs	r3, r2
 8008594:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4313      	orrs	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	685a      	ldr	r2, [r3, #4]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	621a      	str	r2, [r3, #32]
}
 80085bc:	bf00      	nop
 80085be:	371c      	adds	r7, #28
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40010400 	.word	0x40010400

080085d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800861a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	031b      	lsls	r3, r3, #12
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a12      	ldr	r2, [pc, #72]	; (8008674 <TIM_OC4_SetConfig+0xa4>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d003      	beq.n	8008638 <TIM_OC4_SetConfig+0x68>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a11      	ldr	r2, [pc, #68]	; (8008678 <TIM_OC4_SetConfig+0xa8>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d109      	bne.n	800864c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800863e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	019b      	lsls	r3, r3, #6
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	621a      	str	r2, [r3, #32]
}
 8008666:	bf00      	nop
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	40010000 	.word	0x40010000
 8008678:	40010400 	.word	0x40010400

0800867c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800867c:	b480      	push	{r7}
 800867e:	b087      	sub	sp, #28
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	f023 0201 	bic.w	r2, r3, #1
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	011b      	lsls	r3, r3, #4
 80086ac:	693a      	ldr	r2, [r7, #16]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	f023 030a 	bic.w	r3, r3, #10
 80086b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086ba:	697a      	ldr	r2, [r7, #20]
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	4313      	orrs	r3, r2
 80086c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	621a      	str	r2, [r3, #32]
}
 80086ce:	bf00      	nop
 80086d0:	371c      	adds	r7, #28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086da:	b480      	push	{r7}
 80086dc:	b087      	sub	sp, #28
 80086de:	af00      	add	r7, sp, #0
 80086e0:	60f8      	str	r0, [r7, #12]
 80086e2:	60b9      	str	r1, [r7, #8]
 80086e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	f023 0210 	bic.w	r2, r3, #16
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6a1b      	ldr	r3, [r3, #32]
 80086fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008704:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	031b      	lsls	r3, r3, #12
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	4313      	orrs	r3, r2
 800870e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008716:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	011b      	lsls	r3, r3, #4
 800871c:	693a      	ldr	r2, [r7, #16]
 800871e:	4313      	orrs	r3, r2
 8008720:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	621a      	str	r2, [r3, #32]
}
 800872e:	bf00      	nop
 8008730:	371c      	adds	r7, #28
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	4313      	orrs	r3, r2
 8008758:	f043 0307 	orr.w	r3, r3, #7
 800875c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	609a      	str	r2, [r3, #8]
}
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
 800877c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800878a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	021a      	lsls	r2, r3, #8
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	431a      	orrs	r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	4313      	orrs	r3, r2
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	4313      	orrs	r3, r2
 800879c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	609a      	str	r2, [r3, #8]
}
 80087a4:	bf00      	nop
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	f003 031f 	and.w	r3, r3, #31
 80087c2:	2201      	movs	r2, #1
 80087c4:	fa02 f303 	lsl.w	r3, r2, r3
 80087c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6a1a      	ldr	r2, [r3, #32]
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	43db      	mvns	r3, r3
 80087d2:	401a      	ands	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6a1a      	ldr	r2, [r3, #32]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f003 031f 	and.w	r3, r3, #31
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	fa01 f303 	lsl.w	r3, r1, r3
 80087e8:	431a      	orrs	r2, r3
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	621a      	str	r2, [r3, #32]
}
 80087ee:	bf00      	nop
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
	...

080087fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800880c:	2b01      	cmp	r3, #1
 800880e:	d101      	bne.n	8008814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008810:	2302      	movs	r3, #2
 8008812:	e05a      	b.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2202      	movs	r2, #2
 8008820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800883a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	4313      	orrs	r3, r2
 8008844:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68fa      	ldr	r2, [r7, #12]
 800884c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a21      	ldr	r2, [pc, #132]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d022      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008860:	d01d      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a1d      	ldr	r2, [pc, #116]	; (80088dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d018      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a1b      	ldr	r2, [pc, #108]	; (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d013      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a1a      	ldr	r2, [pc, #104]	; (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d00e      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a18      	ldr	r2, [pc, #96]	; (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d009      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a17      	ldr	r2, [pc, #92]	; (80088ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d004      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a15      	ldr	r2, [pc, #84]	; (80088f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d10c      	bne.n	80088b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	40010000 	.word	0x40010000
 80088dc:	40000400 	.word	0x40000400
 80088e0:	40000800 	.word	0x40000800
 80088e4:	40000c00 	.word	0x40000c00
 80088e8:	40010400 	.word	0x40010400
 80088ec:	40014000 	.word	0x40014000
 80088f0:	40001800 	.word	0x40001800

080088f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b085      	sub	sp, #20
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800890c:	2302      	movs	r3, #2
 800890e:	e03d      	b.n	800898c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	4313      	orrs	r3, r2
 8008924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	4313      	orrs	r3, r2
 8008932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	4313      	orrs	r3, r2
 8008940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4313      	orrs	r3, r2
 800894e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	4313      	orrs	r3, r2
 800896a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	69db      	ldr	r3, [r3, #28]
 8008976:	4313      	orrs	r3, r2
 8008978:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d101      	bne.n	80089d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e03f      	b.n	8008a52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d106      	bne.n	80089ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7fb fb64 	bl	80040b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2224      	movs	r2, #36	; 0x24
 80089f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68da      	ldr	r2, [r3, #12]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 ff69 	bl	80098dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	691a      	ldr	r2, [r3, #16]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	695a      	ldr	r2, [r3, #20]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68da      	ldr	r2, [r3, #12]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2220      	movs	r2, #32
 8008a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b08a      	sub	sp, #40	; 0x28
 8008a5e:	af02      	add	r7, sp, #8
 8008a60:	60f8      	str	r0, [r7, #12]
 8008a62:	60b9      	str	r1, [r7, #8]
 8008a64:	603b      	str	r3, [r7, #0]
 8008a66:	4613      	mov	r3, r2
 8008a68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b20      	cmp	r3, #32
 8008a78:	d17c      	bne.n	8008b74 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d002      	beq.n	8008a86 <HAL_UART_Transmit+0x2c>
 8008a80:	88fb      	ldrh	r3, [r7, #6]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d101      	bne.n	8008a8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e075      	b.n	8008b76 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d101      	bne.n	8008a98 <HAL_UART_Transmit+0x3e>
 8008a94:	2302      	movs	r3, #2
 8008a96:	e06e      	b.n	8008b76 <HAL_UART_Transmit+0x11c>
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2221      	movs	r2, #33	; 0x21
 8008aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008aae:	f7fb fc3d 	bl	800432c <HAL_GetTick>
 8008ab2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	88fa      	ldrh	r2, [r7, #6]
 8008ab8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	88fa      	ldrh	r2, [r7, #6]
 8008abe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ac8:	d108      	bne.n	8008adc <HAL_UART_Transmit+0x82>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d104      	bne.n	8008adc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	61bb      	str	r3, [r7, #24]
 8008ada:	e003      	b.n	8008ae4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008aec:	e02a      	b.n	8008b44 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	2200      	movs	r2, #0
 8008af6:	2180      	movs	r1, #128	; 0x80
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 fc21 	bl	8009340 <UART_WaitOnFlagUntilTimeout>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e036      	b.n	8008b76 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d10b      	bne.n	8008b26 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	881b      	ldrh	r3, [r3, #0]
 8008b12:	461a      	mov	r2, r3
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	3302      	adds	r3, #2
 8008b22:	61bb      	str	r3, [r7, #24]
 8008b24:	e007      	b.n	8008b36 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	781a      	ldrb	r2, [r3, #0]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	3301      	adds	r3, #1
 8008b34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1cf      	bne.n	8008aee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	2200      	movs	r2, #0
 8008b56:	2140      	movs	r1, #64	; 0x40
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f000 fbf1 	bl	8009340 <UART_WaitOnFlagUntilTimeout>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d001      	beq.n	8008b68 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e006      	b.n	8008b76 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	e000      	b.n	8008b76 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008b74:	2302      	movs	r3, #2
  }
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3720      	adds	r7, #32
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b084      	sub	sp, #16
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b20      	cmp	r3, #32
 8008b96:	d11d      	bne.n	8008bd4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d002      	beq.n	8008ba4 <HAL_UART_Receive_DMA+0x26>
 8008b9e:	88fb      	ldrh	r3, [r7, #6]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	e016      	b.n	8008bd6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d101      	bne.n	8008bb6 <HAL_UART_Receive_DMA+0x38>
 8008bb2:	2302      	movs	r3, #2
 8008bb4:	e00f      	b.n	8008bd6 <HAL_UART_Receive_DMA+0x58>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008bc4:	88fb      	ldrh	r3, [r7, #6]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	68b9      	ldr	r1, [r7, #8]
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 fc26 	bl	800941c <UART_Start_Receive_DMA>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	e000      	b.n	8008bd6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008bd4:	2302      	movs	r3, #2
  }
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
	...

08008be0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b0ba      	sub	sp, #232	; 0xe8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008c06:	2300      	movs	r3, #0
 8008c08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c16:	f003 030f 	and.w	r3, r3, #15
 8008c1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008c1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d10f      	bne.n	8008c46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c2a:	f003 0320 	and.w	r3, r3, #32
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d009      	beq.n	8008c46 <HAL_UART_IRQHandler+0x66>
 8008c32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c36:	f003 0320 	and.w	r3, r3, #32
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d003      	beq.n	8008c46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fd91 	bl	8009766 <UART_Receive_IT>
      return;
 8008c44:	e256      	b.n	80090f4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f000 80de 	beq.w	8008e0c <HAL_UART_IRQHandler+0x22c>
 8008c50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c54:	f003 0301 	and.w	r3, r3, #1
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d106      	bne.n	8008c6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c60:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f000 80d1 	beq.w	8008e0c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c6e:	f003 0301 	and.w	r3, r3, #1
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00b      	beq.n	8008c8e <HAL_UART_IRQHandler+0xae>
 8008c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d005      	beq.n	8008c8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c86:	f043 0201 	orr.w	r2, r3, #1
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c92:	f003 0304 	and.w	r3, r3, #4
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d00b      	beq.n	8008cb2 <HAL_UART_IRQHandler+0xd2>
 8008c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d005      	beq.n	8008cb2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008caa:	f043 0202 	orr.w	r2, r3, #2
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cb6:	f003 0302 	and.w	r3, r3, #2
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00b      	beq.n	8008cd6 <HAL_UART_IRQHandler+0xf6>
 8008cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008cc2:	f003 0301 	and.w	r3, r3, #1
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d005      	beq.n	8008cd6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cce:	f043 0204 	orr.w	r2, r3, #4
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cda:	f003 0308 	and.w	r3, r3, #8
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d011      	beq.n	8008d06 <HAL_UART_IRQHandler+0x126>
 8008ce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ce6:	f003 0320 	and.w	r3, r3, #32
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d105      	bne.n	8008cfa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008cee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008cf2:	f003 0301 	and.w	r3, r3, #1
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d005      	beq.n	8008d06 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfe:	f043 0208 	orr.w	r2, r3, #8
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 81ed 	beq.w	80090ea <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d14:	f003 0320 	and.w	r3, r3, #32
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d008      	beq.n	8008d2e <HAL_UART_IRQHandler+0x14e>
 8008d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d20:	f003 0320 	and.w	r3, r3, #32
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d002      	beq.n	8008d2e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fd1c 	bl	8009766 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	695b      	ldr	r3, [r3, #20]
 8008d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d38:	2b40      	cmp	r3, #64	; 0x40
 8008d3a:	bf0c      	ite	eq
 8008d3c:	2301      	moveq	r3, #1
 8008d3e:	2300      	movne	r3, #0
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4a:	f003 0308 	and.w	r3, r3, #8
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d103      	bne.n	8008d5a <HAL_UART_IRQHandler+0x17a>
 8008d52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d04f      	beq.n	8008dfa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f000 fc24 	bl	80095a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	695b      	ldr	r3, [r3, #20]
 8008d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d6a:	2b40      	cmp	r3, #64	; 0x40
 8008d6c:	d141      	bne.n	8008df2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3314      	adds	r3, #20
 8008d74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008d84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008d88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	3314      	adds	r3, #20
 8008d96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008d9a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008da6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008daa:	e841 2300 	strex	r3, r2, [r1]
 8008dae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008db2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1d9      	bne.n	8008d6e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d013      	beq.n	8008dea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc6:	4a7d      	ldr	r2, [pc, #500]	; (8008fbc <HAL_UART_IRQHandler+0x3dc>)
 8008dc8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7fc fb96 	bl	8005500 <HAL_DMA_Abort_IT>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d016      	beq.n	8008e08 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008de4:	4610      	mov	r0, r2
 8008de6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008de8:	e00e      	b.n	8008e08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 f99a 	bl	8009124 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008df0:	e00a      	b.n	8008e08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f996 	bl	8009124 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008df8:	e006      	b.n	8008e08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 f992 	bl	8009124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008e06:	e170      	b.n	80090ea <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e08:	bf00      	nop
    return;
 8008e0a:	e16e      	b.n	80090ea <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	f040 814a 	bne.w	80090aa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e1a:	f003 0310 	and.w	r3, r3, #16
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 8143 	beq.w	80090aa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e28:	f003 0310 	and.w	r3, r3, #16
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f000 813c 	beq.w	80090aa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e32:	2300      	movs	r3, #0
 8008e34:	60bb      	str	r3, [r7, #8]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	60bb      	str	r3, [r7, #8]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	60bb      	str	r3, [r7, #8]
 8008e46:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e52:	2b40      	cmp	r3, #64	; 0x40
 8008e54:	f040 80b4 	bne.w	8008fc0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 8140 	beq.w	80090ee <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e76:	429a      	cmp	r2, r3
 8008e78:	f080 8139 	bcs.w	80090ee <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e82:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e8e:	f000 8088 	beq.w	8008fa2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	330c      	adds	r3, #12
 8008e98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008ea0:	e853 3f00 	ldrex	r3, [r3]
 8008ea4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008ea8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008eac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008eb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	330c      	adds	r3, #12
 8008eba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008ebe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008ec2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008eca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008ece:	e841 2300 	strex	r3, r2, [r1]
 8008ed2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008ed6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d1d9      	bne.n	8008e92 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3314      	adds	r3, #20
 8008ee4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008eee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ef0:	f023 0301 	bic.w	r3, r3, #1
 8008ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3314      	adds	r3, #20
 8008efe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008f02:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008f06:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f08:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008f0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008f0e:	e841 2300 	strex	r3, r2, [r1]
 8008f12:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008f14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1e1      	bne.n	8008ede <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	3314      	adds	r3, #20
 8008f20:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008f24:	e853 3f00 	ldrex	r3, [r3]
 8008f28:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008f2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3314      	adds	r3, #20
 8008f3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008f3e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008f40:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008f44:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008f4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e3      	bne.n	8008f1a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	330c      	adds	r3, #12
 8008f66:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f6a:	e853 3f00 	ldrex	r3, [r3]
 8008f6e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008f70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f72:	f023 0310 	bic.w	r3, r3, #16
 8008f76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	330c      	adds	r3, #12
 8008f80:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008f84:	65ba      	str	r2, [r7, #88]	; 0x58
 8008f86:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f88:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008f8a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f8c:	e841 2300 	strex	r3, r2, [r1]
 8008f90:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008f92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d1e3      	bne.n	8008f60 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fc fa3f 	bl	8005420 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f8c0 	bl	8009138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fb8:	e099      	b.n	80090ee <HAL_UART_IRQHandler+0x50e>
 8008fba:	bf00      	nop
 8008fbc:	0800966f 	.word	0x0800966f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f000 808b 	beq.w	80090f2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008fdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f000 8086 	beq.w	80090f2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	330c      	adds	r3, #12
 8008fec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff0:	e853 3f00 	ldrex	r3, [r3]
 8008ff4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ff8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ffc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	330c      	adds	r3, #12
 8009006:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800900a:	647a      	str	r2, [r7, #68]	; 0x44
 800900c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009010:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009012:	e841 2300 	strex	r3, r2, [r1]
 8009016:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1e3      	bne.n	8008fe6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	3314      	adds	r3, #20
 8009024:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	e853 3f00 	ldrex	r3, [r3]
 800902c:	623b      	str	r3, [r7, #32]
   return(result);
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	f023 0301 	bic.w	r3, r3, #1
 8009034:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	3314      	adds	r3, #20
 800903e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009042:	633a      	str	r2, [r7, #48]	; 0x30
 8009044:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009048:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e3      	bne.n	800901e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2220      	movs	r2, #32
 800905a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	330c      	adds	r3, #12
 800906a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	e853 3f00 	ldrex	r3, [r3]
 8009072:	60fb      	str	r3, [r7, #12]
   return(result);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f023 0310 	bic.w	r3, r3, #16
 800907a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	330c      	adds	r3, #12
 8009084:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009088:	61fa      	str	r2, [r7, #28]
 800908a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908c:	69b9      	ldr	r1, [r7, #24]
 800908e:	69fa      	ldr	r2, [r7, #28]
 8009090:	e841 2300 	strex	r3, r2, [r1]
 8009094:	617b      	str	r3, [r7, #20]
   return(result);
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1e3      	bne.n	8009064 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800909c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80090a0:	4619      	mov	r1, r3
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 f848 	bl	8009138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090a8:	e023      	b.n	80090f2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80090aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d009      	beq.n	80090ca <HAL_UART_IRQHandler+0x4ea>
 80090b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d003      	beq.n	80090ca <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 fae7 	bl	8009696 <UART_Transmit_IT>
    return;
 80090c8:	e014      	b.n	80090f4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80090ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d00e      	beq.n	80090f4 <HAL_UART_IRQHandler+0x514>
 80090d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d008      	beq.n	80090f4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 fb27 	bl	8009736 <UART_EndTransmit_IT>
    return;
 80090e8:	e004      	b.n	80090f4 <HAL_UART_IRQHandler+0x514>
    return;
 80090ea:	bf00      	nop
 80090ec:	e002      	b.n	80090f4 <HAL_UART_IRQHandler+0x514>
      return;
 80090ee:	bf00      	nop
 80090f0:	e000      	b.n	80090f4 <HAL_UART_IRQHandler+0x514>
      return;
 80090f2:	bf00      	nop
  }
}
 80090f4:	37e8      	adds	r7, #232	; 0xe8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop

080090fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009118:	bf00      	nop
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	460b      	mov	r3, r1
 8009142:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b09c      	sub	sp, #112	; 0x70
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800915c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009168:	2b00      	cmp	r3, #0
 800916a:	d172      	bne.n	8009252 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800916c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800916e:	2200      	movs	r2, #0
 8009170:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	330c      	adds	r3, #12
 8009178:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800917c:	e853 3f00 	ldrex	r3, [r3]
 8009180:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009184:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009188:	66bb      	str	r3, [r7, #104]	; 0x68
 800918a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	330c      	adds	r3, #12
 8009190:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009192:	65ba      	str	r2, [r7, #88]	; 0x58
 8009194:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009196:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009198:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800919a:	e841 2300 	strex	r3, r2, [r1]
 800919e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80091a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1e5      	bne.n	8009172 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	3314      	adds	r3, #20
 80091ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b0:	e853 3f00 	ldrex	r3, [r3]
 80091b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80091b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091b8:	f023 0301 	bic.w	r3, r3, #1
 80091bc:	667b      	str	r3, [r7, #100]	; 0x64
 80091be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	3314      	adds	r3, #20
 80091c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80091c6:	647a      	str	r2, [r7, #68]	; 0x44
 80091c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80091cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091ce:	e841 2300 	strex	r3, r2, [r1]
 80091d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80091d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1e5      	bne.n	80091a6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3314      	adds	r3, #20
 80091e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e4:	e853 3f00 	ldrex	r3, [r3]
 80091e8:	623b      	str	r3, [r7, #32]
   return(result);
 80091ea:	6a3b      	ldr	r3, [r7, #32]
 80091ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091f0:	663b      	str	r3, [r7, #96]	; 0x60
 80091f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	3314      	adds	r3, #20
 80091f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80091fa:	633a      	str	r2, [r7, #48]	; 0x30
 80091fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009202:	e841 2300 	strex	r3, r2, [r1]
 8009206:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1e5      	bne.n	80091da <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800920e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009210:	2220      	movs	r2, #32
 8009212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921a:	2b01      	cmp	r3, #1
 800921c:	d119      	bne.n	8009252 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800921e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	330c      	adds	r3, #12
 8009224:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	e853 3f00 	ldrex	r3, [r3]
 800922c:	60fb      	str	r3, [r7, #12]
   return(result);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f023 0310 	bic.w	r3, r3, #16
 8009234:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	330c      	adds	r3, #12
 800923c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800923e:	61fa      	str	r2, [r7, #28]
 8009240:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009242:	69b9      	ldr	r1, [r7, #24]
 8009244:	69fa      	ldr	r2, [r7, #28]
 8009246:	e841 2300 	strex	r3, r2, [r1]
 800924a:	617b      	str	r3, [r7, #20]
   return(result);
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d1e5      	bne.n	800921e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009256:	2b01      	cmp	r3, #1
 8009258:	d106      	bne.n	8009268 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800925a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800925c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800925e:	4619      	mov	r1, r3
 8009260:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009262:	f7ff ff69 	bl	8009138 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009266:	e002      	b.n	800926e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009268:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800926a:	f7fa f96b 	bl	8003544 <HAL_UART_RxCpltCallback>
}
 800926e:	bf00      	nop
 8009270:	3770      	adds	r7, #112	; 0x70
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b084      	sub	sp, #16
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009282:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009288:	2b01      	cmp	r3, #1
 800928a:	d108      	bne.n	800929e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009290:	085b      	lsrs	r3, r3, #1
 8009292:	b29b      	uxth	r3, r3
 8009294:	4619      	mov	r1, r3
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f7ff ff4e 	bl	8009138 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800929c:	e002      	b.n	80092a4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f7ff ff36 	bl	8009110 <HAL_UART_RxHalfCpltCallback>
}
 80092a4:	bf00      	nop
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80092b4:	2300      	movs	r3, #0
 80092b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	695b      	ldr	r3, [r3, #20]
 80092c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092c8:	2b80      	cmp	r3, #128	; 0x80
 80092ca:	bf0c      	ite	eq
 80092cc:	2301      	moveq	r3, #1
 80092ce:	2300      	movne	r3, #0
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	2b21      	cmp	r3, #33	; 0x21
 80092de:	d108      	bne.n	80092f2 <UART_DMAError+0x46>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d005      	beq.n	80092f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	2200      	movs	r2, #0
 80092ea:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80092ec:	68b8      	ldr	r0, [r7, #8]
 80092ee:	f000 f933 	bl	8009558 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	695b      	ldr	r3, [r3, #20]
 80092f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fc:	2b40      	cmp	r3, #64	; 0x40
 80092fe:	bf0c      	ite	eq
 8009300:	2301      	moveq	r3, #1
 8009302:	2300      	movne	r3, #0
 8009304:	b2db      	uxtb	r3, r3
 8009306:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b22      	cmp	r3, #34	; 0x22
 8009312:	d108      	bne.n	8009326 <UART_DMAError+0x7a>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d005      	beq.n	8009326 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	2200      	movs	r2, #0
 800931e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009320:	68b8      	ldr	r0, [r7, #8]
 8009322:	f000 f941 	bl	80095a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932a:	f043 0210 	orr.w	r2, r3, #16
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009332:	68b8      	ldr	r0, [r7, #8]
 8009334:	f7ff fef6 	bl	8009124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009338:	bf00      	nop
 800933a:	3710      	adds	r7, #16
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b090      	sub	sp, #64	; 0x40
 8009344:	af00      	add	r7, sp, #0
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	603b      	str	r3, [r7, #0]
 800934c:	4613      	mov	r3, r2
 800934e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009350:	e050      	b.n	80093f4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009352:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009358:	d04c      	beq.n	80093f4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800935a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800935c:	2b00      	cmp	r3, #0
 800935e:	d007      	beq.n	8009370 <UART_WaitOnFlagUntilTimeout+0x30>
 8009360:	f7fa ffe4 	bl	800432c <HAL_GetTick>
 8009364:	4602      	mov	r2, r0
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800936c:	429a      	cmp	r2, r3
 800936e:	d241      	bcs.n	80093f4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	330c      	adds	r3, #12
 8009376:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800937a:	e853 3f00 	ldrex	r3, [r3]
 800937e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009382:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	330c      	adds	r3, #12
 800938e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009390:	637a      	str	r2, [r7, #52]	; 0x34
 8009392:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009394:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009396:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009398:	e841 2300 	strex	r3, r2, [r1]
 800939c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800939e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1e5      	bne.n	8009370 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	3314      	adds	r3, #20
 80093aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	e853 3f00 	ldrex	r3, [r3]
 80093b2:	613b      	str	r3, [r7, #16]
   return(result);
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	f023 0301 	bic.w	r3, r3, #1
 80093ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	3314      	adds	r3, #20
 80093c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093c4:	623a      	str	r2, [r7, #32]
 80093c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	69f9      	ldr	r1, [r7, #28]
 80093ca:	6a3a      	ldr	r2, [r7, #32]
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e5      	bne.n	80093a4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2220      	movs	r2, #32
 80093dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2220      	movs	r2, #32
 80093e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80093f0:	2303      	movs	r3, #3
 80093f2:	e00f      	b.n	8009414 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	4013      	ands	r3, r2
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	429a      	cmp	r2, r3
 8009402:	bf0c      	ite	eq
 8009404:	2301      	moveq	r3, #1
 8009406:	2300      	movne	r3, #0
 8009408:	b2db      	uxtb	r3, r3
 800940a:	461a      	mov	r2, r3
 800940c:	79fb      	ldrb	r3, [r7, #7]
 800940e:	429a      	cmp	r2, r3
 8009410:	d09f      	beq.n	8009352 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3740      	adds	r7, #64	; 0x40
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b098      	sub	sp, #96	; 0x60
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	4613      	mov	r3, r2
 8009428:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	88fa      	ldrh	r2, [r7, #6]
 8009434:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2222      	movs	r2, #34	; 0x22
 8009440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009448:	4a40      	ldr	r2, [pc, #256]	; (800954c <UART_Start_Receive_DMA+0x130>)
 800944a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009450:	4a3f      	ldr	r2, [pc, #252]	; (8009550 <UART_Start_Receive_DMA+0x134>)
 8009452:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009458:	4a3e      	ldr	r2, [pc, #248]	; (8009554 <UART_Start_Receive_DMA+0x138>)
 800945a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009460:	2200      	movs	r2, #0
 8009462:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009464:	f107 0308 	add.w	r3, r7, #8
 8009468:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	3304      	adds	r3, #4
 8009474:	4619      	mov	r1, r3
 8009476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	88fb      	ldrh	r3, [r7, #6]
 800947c:	f7fb ff78 	bl	8005370 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009480:	2300      	movs	r3, #0
 8009482:	613b      	str	r3, [r7, #16]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	613b      	str	r3, [r7, #16]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	613b      	str	r3, [r7, #16]
 8009494:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d019      	beq.n	80094da <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	330c      	adds	r3, #12
 80094ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094b0:	e853 3f00 	ldrex	r3, [r3]
 80094b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	330c      	adds	r3, #12
 80094c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80094c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80094c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80094cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094ce:	e841 2300 	strex	r3, r2, [r1]
 80094d2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80094d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1e5      	bne.n	80094a6 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3314      	adds	r3, #20
 80094e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094e4:	e853 3f00 	ldrex	r3, [r3]
 80094e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80094ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ec:	f043 0301 	orr.w	r3, r3, #1
 80094f0:	657b      	str	r3, [r7, #84]	; 0x54
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3314      	adds	r3, #20
 80094f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80094fa:	63ba      	str	r2, [r7, #56]	; 0x38
 80094fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009502:	e841 2300 	strex	r3, r2, [r1]
 8009506:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1e5      	bne.n	80094da <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	3314      	adds	r3, #20
 8009514:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	e853 3f00 	ldrex	r3, [r3]
 800951c:	617b      	str	r3, [r7, #20]
   return(result);
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009524:	653b      	str	r3, [r7, #80]	; 0x50
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	3314      	adds	r3, #20
 800952c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800952e:	627a      	str	r2, [r7, #36]	; 0x24
 8009530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009532:	6a39      	ldr	r1, [r7, #32]
 8009534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009536:	e841 2300 	strex	r3, r2, [r1]
 800953a:	61fb      	str	r3, [r7, #28]
   return(result);
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1e5      	bne.n	800950e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3760      	adds	r7, #96	; 0x60
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	08009151 	.word	0x08009151
 8009550:	08009277 	.word	0x08009277
 8009554:	080092ad 	.word	0x080092ad

08009558 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009558:	b480      	push	{r7}
 800955a:	b089      	sub	sp, #36	; 0x24
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	330c      	adds	r3, #12
 8009566:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	e853 3f00 	ldrex	r3, [r3]
 800956e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009576:	61fb      	str	r3, [r7, #28]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	330c      	adds	r3, #12
 800957e:	69fa      	ldr	r2, [r7, #28]
 8009580:	61ba      	str	r2, [r7, #24]
 8009582:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009584:	6979      	ldr	r1, [r7, #20]
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	e841 2300 	strex	r3, r2, [r1]
 800958c:	613b      	str	r3, [r7, #16]
   return(result);
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e5      	bne.n	8009560 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800959c:	bf00      	nop
 800959e:	3724      	adds	r7, #36	; 0x24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b095      	sub	sp, #84	; 0x54
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	330c      	adds	r3, #12
 80095b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095ba:	e853 3f00 	ldrex	r3, [r3]
 80095be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80095c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80095c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	330c      	adds	r3, #12
 80095ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80095d0:	643a      	str	r2, [r7, #64]	; 0x40
 80095d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80095d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80095d8:	e841 2300 	strex	r3, r2, [r1]
 80095dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80095de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d1e5      	bne.n	80095b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	3314      	adds	r3, #20
 80095ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ec:	6a3b      	ldr	r3, [r7, #32]
 80095ee:	e853 3f00 	ldrex	r3, [r3]
 80095f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	f023 0301 	bic.w	r3, r3, #1
 80095fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	3314      	adds	r3, #20
 8009602:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009604:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009606:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009608:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800960a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800960c:	e841 2300 	strex	r3, r2, [r1]
 8009610:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1e5      	bne.n	80095e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800961c:	2b01      	cmp	r3, #1
 800961e:	d119      	bne.n	8009654 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	330c      	adds	r3, #12
 8009626:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	e853 3f00 	ldrex	r3, [r3]
 800962e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	f023 0310 	bic.w	r3, r3, #16
 8009636:	647b      	str	r3, [r7, #68]	; 0x44
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	330c      	adds	r3, #12
 800963e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009640:	61ba      	str	r2, [r7, #24]
 8009642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009644:	6979      	ldr	r1, [r7, #20]
 8009646:	69ba      	ldr	r2, [r7, #24]
 8009648:	e841 2300 	strex	r3, r2, [r1]
 800964c:	613b      	str	r3, [r7, #16]
   return(result);
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d1e5      	bne.n	8009620 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2220      	movs	r2, #32
 8009658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009662:	bf00      	nop
 8009664:	3754      	adds	r7, #84	; 0x54
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr

0800966e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b084      	sub	sp, #16
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2200      	movs	r2, #0
 8009680:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2200      	movs	r2, #0
 8009686:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f7ff fd4b 	bl	8009124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800968e:	bf00      	nop
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009696:	b480      	push	{r7}
 8009698:	b085      	sub	sp, #20
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	2b21      	cmp	r3, #33	; 0x21
 80096a8:	d13e      	bne.n	8009728 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096b2:	d114      	bne.n	80096de <UART_Transmit_IT+0x48>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d110      	bne.n	80096de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6a1b      	ldr	r3, [r3, #32]
 80096c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	461a      	mov	r2, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a1b      	ldr	r3, [r3, #32]
 80096d6:	1c9a      	adds	r2, r3, #2
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	621a      	str	r2, [r3, #32]
 80096dc:	e008      	b.n	80096f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a1b      	ldr	r3, [r3, #32]
 80096e2:	1c59      	adds	r1, r3, #1
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6211      	str	r1, [r2, #32]
 80096e8:	781a      	ldrb	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	3b01      	subs	r3, #1
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	4619      	mov	r1, r3
 80096fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10f      	bne.n	8009724 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68da      	ldr	r2, [r3, #12]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009712:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	68da      	ldr	r2, [r3, #12]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009722:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009724:	2300      	movs	r3, #0
 8009726:	e000      	b.n	800972a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009728:	2302      	movs	r3, #2
  }
}
 800972a:	4618      	mov	r0, r3
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr

08009736 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b082      	sub	sp, #8
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68da      	ldr	r2, [r3, #12]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800974c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2220      	movs	r2, #32
 8009752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f7ff fcd0 	bl	80090fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3708      	adds	r7, #8
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b08c      	sub	sp, #48	; 0x30
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b22      	cmp	r3, #34	; 0x22
 8009778:	f040 80ab 	bne.w	80098d2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009784:	d117      	bne.n	80097b6 <UART_Receive_IT+0x50>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	691b      	ldr	r3, [r3, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d113      	bne.n	80097b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800978e:	2300      	movs	r3, #0
 8009790:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009796:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	b29b      	uxth	r3, r3
 80097a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097ae:	1c9a      	adds	r2, r3, #2
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	629a      	str	r2, [r3, #40]	; 0x28
 80097b4:	e026      	b.n	8009804 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80097bc:	2300      	movs	r3, #0
 80097be:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	689b      	ldr	r3, [r3, #8]
 80097c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097c8:	d007      	beq.n	80097da <UART_Receive_IT+0x74>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10a      	bne.n	80097e8 <UART_Receive_IT+0x82>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d106      	bne.n	80097e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e4:	701a      	strb	r2, [r3, #0]
 80097e6:	e008      	b.n	80097fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097f4:	b2da      	uxtb	r2, r3
 80097f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097fe:	1c5a      	adds	r2, r3, #1
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009808:	b29b      	uxth	r3, r3
 800980a:	3b01      	subs	r3, #1
 800980c:	b29b      	uxth	r3, r3
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	4619      	mov	r1, r3
 8009812:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009814:	2b00      	cmp	r3, #0
 8009816:	d15a      	bne.n	80098ce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68da      	ldr	r2, [r3, #12]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f022 0220 	bic.w	r2, r2, #32
 8009826:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68da      	ldr	r2, [r3, #12]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009836:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	695a      	ldr	r2, [r3, #20]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f022 0201 	bic.w	r2, r2, #1
 8009846:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2220      	movs	r2, #32
 800984c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009854:	2b01      	cmp	r3, #1
 8009856:	d135      	bne.n	80098c4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	613b      	str	r3, [r7, #16]
   return(result);
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	f023 0310 	bic.w	r3, r3, #16
 8009874:	627b      	str	r3, [r7, #36]	; 0x24
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	330c      	adds	r3, #12
 800987c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800987e:	623a      	str	r2, [r7, #32]
 8009880:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009882:	69f9      	ldr	r1, [r7, #28]
 8009884:	6a3a      	ldr	r2, [r7, #32]
 8009886:	e841 2300 	strex	r3, r2, [r1]
 800988a:	61bb      	str	r3, [r7, #24]
   return(result);
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1e5      	bne.n	800985e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b10      	cmp	r3, #16
 800989e:	d10a      	bne.n	80098b6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80098a0:	2300      	movs	r3, #0
 80098a2:	60fb      	str	r3, [r7, #12]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80098ba:	4619      	mov	r1, r3
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f7ff fc3b 	bl	8009138 <HAL_UARTEx_RxEventCallback>
 80098c2:	e002      	b.n	80098ca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f7f9 fe3d 	bl	8003544 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	e002      	b.n	80098d4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80098ce:	2300      	movs	r3, #0
 80098d0:	e000      	b.n	80098d4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80098d2:	2302      	movs	r3, #2
  }
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3730      	adds	r7, #48	; 0x30
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098e0:	b0c0      	sub	sp, #256	; 0x100
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80098f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098f8:	68d9      	ldr	r1, [r3, #12]
 80098fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	ea40 0301 	orr.w	r3, r0, r1
 8009904:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800990a:	689a      	ldr	r2, [r3, #8]
 800990c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	431a      	orrs	r2, r3
 8009914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	431a      	orrs	r2, r3
 800991c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009920:	69db      	ldr	r3, [r3, #28]
 8009922:	4313      	orrs	r3, r2
 8009924:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009934:	f021 010c 	bic.w	r1, r1, #12
 8009938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009942:	430b      	orrs	r3, r1
 8009944:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	695b      	ldr	r3, [r3, #20]
 800994e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009956:	6999      	ldr	r1, [r3, #24]
 8009958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	ea40 0301 	orr.w	r3, r0, r1
 8009962:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	4b8f      	ldr	r3, [pc, #572]	; (8009ba8 <UART_SetConfig+0x2cc>)
 800996c:	429a      	cmp	r2, r3
 800996e:	d005      	beq.n	800997c <UART_SetConfig+0xa0>
 8009970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	4b8d      	ldr	r3, [pc, #564]	; (8009bac <UART_SetConfig+0x2d0>)
 8009978:	429a      	cmp	r2, r3
 800997a:	d104      	bne.n	8009986 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800997c:	f7fd f810 	bl	80069a0 <HAL_RCC_GetPCLK2Freq>
 8009980:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009984:	e003      	b.n	800998e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009986:	f7fc fff7 	bl	8006978 <HAL_RCC_GetPCLK1Freq>
 800998a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800998e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009992:	69db      	ldr	r3, [r3, #28]
 8009994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009998:	f040 810c 	bne.w	8009bb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800999c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099a0:	2200      	movs	r2, #0
 80099a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80099a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80099aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80099ae:	4622      	mov	r2, r4
 80099b0:	462b      	mov	r3, r5
 80099b2:	1891      	adds	r1, r2, r2
 80099b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80099b6:	415b      	adcs	r3, r3
 80099b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80099ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80099be:	4621      	mov	r1, r4
 80099c0:	eb12 0801 	adds.w	r8, r2, r1
 80099c4:	4629      	mov	r1, r5
 80099c6:	eb43 0901 	adc.w	r9, r3, r1
 80099ca:	f04f 0200 	mov.w	r2, #0
 80099ce:	f04f 0300 	mov.w	r3, #0
 80099d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80099d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80099da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80099de:	4690      	mov	r8, r2
 80099e0:	4699      	mov	r9, r3
 80099e2:	4623      	mov	r3, r4
 80099e4:	eb18 0303 	adds.w	r3, r8, r3
 80099e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80099ec:	462b      	mov	r3, r5
 80099ee:	eb49 0303 	adc.w	r3, r9, r3
 80099f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80099f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a02:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009a06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	18db      	adds	r3, r3, r3
 8009a0e:	653b      	str	r3, [r7, #80]	; 0x50
 8009a10:	4613      	mov	r3, r2
 8009a12:	eb42 0303 	adc.w	r3, r2, r3
 8009a16:	657b      	str	r3, [r7, #84]	; 0x54
 8009a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009a1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009a20:	f7f7 f87c 	bl	8000b1c <__aeabi_uldivmod>
 8009a24:	4602      	mov	r2, r0
 8009a26:	460b      	mov	r3, r1
 8009a28:	4b61      	ldr	r3, [pc, #388]	; (8009bb0 <UART_SetConfig+0x2d4>)
 8009a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a2e:	095b      	lsrs	r3, r3, #5
 8009a30:	011c      	lsls	r4, r3, #4
 8009a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a36:	2200      	movs	r2, #0
 8009a38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009a3c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009a40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009a44:	4642      	mov	r2, r8
 8009a46:	464b      	mov	r3, r9
 8009a48:	1891      	adds	r1, r2, r2
 8009a4a:	64b9      	str	r1, [r7, #72]	; 0x48
 8009a4c:	415b      	adcs	r3, r3
 8009a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009a54:	4641      	mov	r1, r8
 8009a56:	eb12 0a01 	adds.w	sl, r2, r1
 8009a5a:	4649      	mov	r1, r9
 8009a5c:	eb43 0b01 	adc.w	fp, r3, r1
 8009a60:	f04f 0200 	mov.w	r2, #0
 8009a64:	f04f 0300 	mov.w	r3, #0
 8009a68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a74:	4692      	mov	sl, r2
 8009a76:	469b      	mov	fp, r3
 8009a78:	4643      	mov	r3, r8
 8009a7a:	eb1a 0303 	adds.w	r3, sl, r3
 8009a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a82:	464b      	mov	r3, r9
 8009a84:	eb4b 0303 	adc.w	r3, fp, r3
 8009a88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a98:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009a9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	18db      	adds	r3, r3, r3
 8009aa4:	643b      	str	r3, [r7, #64]	; 0x40
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	eb42 0303 	adc.w	r3, r2, r3
 8009aac:	647b      	str	r3, [r7, #68]	; 0x44
 8009aae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009ab2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009ab6:	f7f7 f831 	bl	8000b1c <__aeabi_uldivmod>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	4611      	mov	r1, r2
 8009ac0:	4b3b      	ldr	r3, [pc, #236]	; (8009bb0 <UART_SetConfig+0x2d4>)
 8009ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8009ac6:	095b      	lsrs	r3, r3, #5
 8009ac8:	2264      	movs	r2, #100	; 0x64
 8009aca:	fb02 f303 	mul.w	r3, r2, r3
 8009ace:	1acb      	subs	r3, r1, r3
 8009ad0:	00db      	lsls	r3, r3, #3
 8009ad2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009ad6:	4b36      	ldr	r3, [pc, #216]	; (8009bb0 <UART_SetConfig+0x2d4>)
 8009ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8009adc:	095b      	lsrs	r3, r3, #5
 8009ade:	005b      	lsls	r3, r3, #1
 8009ae0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009ae4:	441c      	add	r4, r3
 8009ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009aea:	2200      	movs	r2, #0
 8009aec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009af0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009af4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009af8:	4642      	mov	r2, r8
 8009afa:	464b      	mov	r3, r9
 8009afc:	1891      	adds	r1, r2, r2
 8009afe:	63b9      	str	r1, [r7, #56]	; 0x38
 8009b00:	415b      	adcs	r3, r3
 8009b02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009b08:	4641      	mov	r1, r8
 8009b0a:	1851      	adds	r1, r2, r1
 8009b0c:	6339      	str	r1, [r7, #48]	; 0x30
 8009b0e:	4649      	mov	r1, r9
 8009b10:	414b      	adcs	r3, r1
 8009b12:	637b      	str	r3, [r7, #52]	; 0x34
 8009b14:	f04f 0200 	mov.w	r2, #0
 8009b18:	f04f 0300 	mov.w	r3, #0
 8009b1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009b20:	4659      	mov	r1, fp
 8009b22:	00cb      	lsls	r3, r1, #3
 8009b24:	4651      	mov	r1, sl
 8009b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b2a:	4651      	mov	r1, sl
 8009b2c:	00ca      	lsls	r2, r1, #3
 8009b2e:	4610      	mov	r0, r2
 8009b30:	4619      	mov	r1, r3
 8009b32:	4603      	mov	r3, r0
 8009b34:	4642      	mov	r2, r8
 8009b36:	189b      	adds	r3, r3, r2
 8009b38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b3c:	464b      	mov	r3, r9
 8009b3e:	460a      	mov	r2, r1
 8009b40:	eb42 0303 	adc.w	r3, r2, r3
 8009b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009b54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	18db      	adds	r3, r3, r3
 8009b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b62:	4613      	mov	r3, r2
 8009b64:	eb42 0303 	adc.w	r3, r2, r3
 8009b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009b6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009b72:	f7f6 ffd3 	bl	8000b1c <__aeabi_uldivmod>
 8009b76:	4602      	mov	r2, r0
 8009b78:	460b      	mov	r3, r1
 8009b7a:	4b0d      	ldr	r3, [pc, #52]	; (8009bb0 <UART_SetConfig+0x2d4>)
 8009b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8009b80:	095b      	lsrs	r3, r3, #5
 8009b82:	2164      	movs	r1, #100	; 0x64
 8009b84:	fb01 f303 	mul.w	r3, r1, r3
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	00db      	lsls	r3, r3, #3
 8009b8c:	3332      	adds	r3, #50	; 0x32
 8009b8e:	4a08      	ldr	r2, [pc, #32]	; (8009bb0 <UART_SetConfig+0x2d4>)
 8009b90:	fba2 2303 	umull	r2, r3, r2, r3
 8009b94:	095b      	lsrs	r3, r3, #5
 8009b96:	f003 0207 	and.w	r2, r3, #7
 8009b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4422      	add	r2, r4
 8009ba2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009ba4:	e105      	b.n	8009db2 <UART_SetConfig+0x4d6>
 8009ba6:	bf00      	nop
 8009ba8:	40011000 	.word	0x40011000
 8009bac:	40011400 	.word	0x40011400
 8009bb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009bbe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009bc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009bc6:	4642      	mov	r2, r8
 8009bc8:	464b      	mov	r3, r9
 8009bca:	1891      	adds	r1, r2, r2
 8009bcc:	6239      	str	r1, [r7, #32]
 8009bce:	415b      	adcs	r3, r3
 8009bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8009bd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009bd6:	4641      	mov	r1, r8
 8009bd8:	1854      	adds	r4, r2, r1
 8009bda:	4649      	mov	r1, r9
 8009bdc:	eb43 0501 	adc.w	r5, r3, r1
 8009be0:	f04f 0200 	mov.w	r2, #0
 8009be4:	f04f 0300 	mov.w	r3, #0
 8009be8:	00eb      	lsls	r3, r5, #3
 8009bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bee:	00e2      	lsls	r2, r4, #3
 8009bf0:	4614      	mov	r4, r2
 8009bf2:	461d      	mov	r5, r3
 8009bf4:	4643      	mov	r3, r8
 8009bf6:	18e3      	adds	r3, r4, r3
 8009bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009bfc:	464b      	mov	r3, r9
 8009bfe:	eb45 0303 	adc.w	r3, r5, r3
 8009c02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009c12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009c16:	f04f 0200 	mov.w	r2, #0
 8009c1a:	f04f 0300 	mov.w	r3, #0
 8009c1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009c22:	4629      	mov	r1, r5
 8009c24:	008b      	lsls	r3, r1, #2
 8009c26:	4621      	mov	r1, r4
 8009c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c2c:	4621      	mov	r1, r4
 8009c2e:	008a      	lsls	r2, r1, #2
 8009c30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009c34:	f7f6 ff72 	bl	8000b1c <__aeabi_uldivmod>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	4b60      	ldr	r3, [pc, #384]	; (8009dc0 <UART_SetConfig+0x4e4>)
 8009c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c42:	095b      	lsrs	r3, r3, #5
 8009c44:	011c      	lsls	r4, r3, #4
 8009c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009c50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009c54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009c58:	4642      	mov	r2, r8
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	1891      	adds	r1, r2, r2
 8009c5e:	61b9      	str	r1, [r7, #24]
 8009c60:	415b      	adcs	r3, r3
 8009c62:	61fb      	str	r3, [r7, #28]
 8009c64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c68:	4641      	mov	r1, r8
 8009c6a:	1851      	adds	r1, r2, r1
 8009c6c:	6139      	str	r1, [r7, #16]
 8009c6e:	4649      	mov	r1, r9
 8009c70:	414b      	adcs	r3, r1
 8009c72:	617b      	str	r3, [r7, #20]
 8009c74:	f04f 0200 	mov.w	r2, #0
 8009c78:	f04f 0300 	mov.w	r3, #0
 8009c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c80:	4659      	mov	r1, fp
 8009c82:	00cb      	lsls	r3, r1, #3
 8009c84:	4651      	mov	r1, sl
 8009c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c8a:	4651      	mov	r1, sl
 8009c8c:	00ca      	lsls	r2, r1, #3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	4619      	mov	r1, r3
 8009c92:	4603      	mov	r3, r0
 8009c94:	4642      	mov	r2, r8
 8009c96:	189b      	adds	r3, r3, r2
 8009c98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009c9c:	464b      	mov	r3, r9
 8009c9e:	460a      	mov	r2, r1
 8009ca0:	eb42 0303 	adc.w	r3, r2, r3
 8009ca4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8009cb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009cb4:	f04f 0200 	mov.w	r2, #0
 8009cb8:	f04f 0300 	mov.w	r3, #0
 8009cbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009cc0:	4649      	mov	r1, r9
 8009cc2:	008b      	lsls	r3, r1, #2
 8009cc4:	4641      	mov	r1, r8
 8009cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cca:	4641      	mov	r1, r8
 8009ccc:	008a      	lsls	r2, r1, #2
 8009cce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009cd2:	f7f6 ff23 	bl	8000b1c <__aeabi_uldivmod>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	460b      	mov	r3, r1
 8009cda:	4b39      	ldr	r3, [pc, #228]	; (8009dc0 <UART_SetConfig+0x4e4>)
 8009cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8009ce0:	095b      	lsrs	r3, r3, #5
 8009ce2:	2164      	movs	r1, #100	; 0x64
 8009ce4:	fb01 f303 	mul.w	r3, r1, r3
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	011b      	lsls	r3, r3, #4
 8009cec:	3332      	adds	r3, #50	; 0x32
 8009cee:	4a34      	ldr	r2, [pc, #208]	; (8009dc0 <UART_SetConfig+0x4e4>)
 8009cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf4:	095b      	lsrs	r3, r3, #5
 8009cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009cfa:	441c      	add	r4, r3
 8009cfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d00:	2200      	movs	r2, #0
 8009d02:	673b      	str	r3, [r7, #112]	; 0x70
 8009d04:	677a      	str	r2, [r7, #116]	; 0x74
 8009d06:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009d0a:	4642      	mov	r2, r8
 8009d0c:	464b      	mov	r3, r9
 8009d0e:	1891      	adds	r1, r2, r2
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	415b      	adcs	r3, r3
 8009d14:	60fb      	str	r3, [r7, #12]
 8009d16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d1a:	4641      	mov	r1, r8
 8009d1c:	1851      	adds	r1, r2, r1
 8009d1e:	6039      	str	r1, [r7, #0]
 8009d20:	4649      	mov	r1, r9
 8009d22:	414b      	adcs	r3, r1
 8009d24:	607b      	str	r3, [r7, #4]
 8009d26:	f04f 0200 	mov.w	r2, #0
 8009d2a:	f04f 0300 	mov.w	r3, #0
 8009d2e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d32:	4659      	mov	r1, fp
 8009d34:	00cb      	lsls	r3, r1, #3
 8009d36:	4651      	mov	r1, sl
 8009d38:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d3c:	4651      	mov	r1, sl
 8009d3e:	00ca      	lsls	r2, r1, #3
 8009d40:	4610      	mov	r0, r2
 8009d42:	4619      	mov	r1, r3
 8009d44:	4603      	mov	r3, r0
 8009d46:	4642      	mov	r2, r8
 8009d48:	189b      	adds	r3, r3, r2
 8009d4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8009d4c:	464b      	mov	r3, r9
 8009d4e:	460a      	mov	r2, r1
 8009d50:	eb42 0303 	adc.w	r3, r2, r3
 8009d54:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	663b      	str	r3, [r7, #96]	; 0x60
 8009d60:	667a      	str	r2, [r7, #100]	; 0x64
 8009d62:	f04f 0200 	mov.w	r2, #0
 8009d66:	f04f 0300 	mov.w	r3, #0
 8009d6a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009d6e:	4649      	mov	r1, r9
 8009d70:	008b      	lsls	r3, r1, #2
 8009d72:	4641      	mov	r1, r8
 8009d74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d78:	4641      	mov	r1, r8
 8009d7a:	008a      	lsls	r2, r1, #2
 8009d7c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009d80:	f7f6 fecc 	bl	8000b1c <__aeabi_uldivmod>
 8009d84:	4602      	mov	r2, r0
 8009d86:	460b      	mov	r3, r1
 8009d88:	4b0d      	ldr	r3, [pc, #52]	; (8009dc0 <UART_SetConfig+0x4e4>)
 8009d8a:	fba3 1302 	umull	r1, r3, r3, r2
 8009d8e:	095b      	lsrs	r3, r3, #5
 8009d90:	2164      	movs	r1, #100	; 0x64
 8009d92:	fb01 f303 	mul.w	r3, r1, r3
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	011b      	lsls	r3, r3, #4
 8009d9a:	3332      	adds	r3, #50	; 0x32
 8009d9c:	4a08      	ldr	r2, [pc, #32]	; (8009dc0 <UART_SetConfig+0x4e4>)
 8009d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8009da2:	095b      	lsrs	r3, r3, #5
 8009da4:	f003 020f 	and.w	r2, r3, #15
 8009da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4422      	add	r2, r4
 8009db0:	609a      	str	r2, [r3, #8]
}
 8009db2:	bf00      	nop
 8009db4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009db8:	46bd      	mov	sp, r7
 8009dba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009dbe:	bf00      	nop
 8009dc0:	51eb851f 	.word	0x51eb851f

08009dc4 <__NVIC_SetPriority>:
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	6039      	str	r1, [r7, #0]
 8009dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	db0a      	blt.n	8009dee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	490c      	ldr	r1, [pc, #48]	; (8009e10 <__NVIC_SetPriority+0x4c>)
 8009dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009de2:	0112      	lsls	r2, r2, #4
 8009de4:	b2d2      	uxtb	r2, r2
 8009de6:	440b      	add	r3, r1
 8009de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009dec:	e00a      	b.n	8009e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	4908      	ldr	r1, [pc, #32]	; (8009e14 <__NVIC_SetPriority+0x50>)
 8009df4:	79fb      	ldrb	r3, [r7, #7]
 8009df6:	f003 030f 	and.w	r3, r3, #15
 8009dfa:	3b04      	subs	r3, #4
 8009dfc:	0112      	lsls	r2, r2, #4
 8009dfe:	b2d2      	uxtb	r2, r2
 8009e00:	440b      	add	r3, r1
 8009e02:	761a      	strb	r2, [r3, #24]
}
 8009e04:	bf00      	nop
 8009e06:	370c      	adds	r7, #12
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr
 8009e10:	e000e100 	.word	0xe000e100
 8009e14:	e000ed00 	.word	0xe000ed00

08009e18 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009e1c:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <SysTick_Handler+0x1c>)
 8009e1e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009e20:	f001 fd28 	bl	800b874 <xTaskGetSchedulerState>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d001      	beq.n	8009e2e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009e2a:	f002 fb0d 	bl	800c448 <xPortSysTickHandler>
  }
}
 8009e2e:	bf00      	nop
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	bf00      	nop
 8009e34:	e000e010 	.word	0xe000e010

08009e38 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	f06f 0004 	mvn.w	r0, #4
 8009e42:	f7ff ffbf 	bl	8009dc4 <__NVIC_SetPriority>
#endif
}
 8009e46:	bf00      	nop
 8009e48:	bd80      	pop	{r7, pc}
	...

08009e4c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e52:	f3ef 8305 	mrs	r3, IPSR
 8009e56:	603b      	str	r3, [r7, #0]
  return(result);
 8009e58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d003      	beq.n	8009e66 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009e5e:	f06f 0305 	mvn.w	r3, #5
 8009e62:	607b      	str	r3, [r7, #4]
 8009e64:	e00c      	b.n	8009e80 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009e66:	4b0a      	ldr	r3, [pc, #40]	; (8009e90 <osKernelInitialize+0x44>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d105      	bne.n	8009e7a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009e6e:	4b08      	ldr	r3, [pc, #32]	; (8009e90 <osKernelInitialize+0x44>)
 8009e70:	2201      	movs	r2, #1
 8009e72:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009e74:	2300      	movs	r3, #0
 8009e76:	607b      	str	r3, [r7, #4]
 8009e78:	e002      	b.n	8009e80 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e80:	687b      	ldr	r3, [r7, #4]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	370c      	adds	r7, #12
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr
 8009e8e:	bf00      	nop
 8009e90:	20000ba8 	.word	0x20000ba8

08009e94 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e9a:	f3ef 8305 	mrs	r3, IPSR
 8009e9e:	603b      	str	r3, [r7, #0]
  return(result);
 8009ea0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d003      	beq.n	8009eae <osKernelStart+0x1a>
    stat = osErrorISR;
 8009ea6:	f06f 0305 	mvn.w	r3, #5
 8009eaa:	607b      	str	r3, [r7, #4]
 8009eac:	e010      	b.n	8009ed0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009eae:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <osKernelStart+0x48>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d109      	bne.n	8009eca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009eb6:	f7ff ffbf 	bl	8009e38 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009eba:	4b08      	ldr	r3, [pc, #32]	; (8009edc <osKernelStart+0x48>)
 8009ebc:	2202      	movs	r2, #2
 8009ebe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009ec0:	f001 f87c 	bl	800afbc <vTaskStartScheduler>
      stat = osOK;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	607b      	str	r3, [r7, #4]
 8009ec8:	e002      	b.n	8009ed0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009eca:	f04f 33ff 	mov.w	r3, #4294967295
 8009ece:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ed0:	687b      	ldr	r3, [r7, #4]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3708      	adds	r7, #8
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
 8009eda:	bf00      	nop
 8009edc:	20000ba8 	.word	0x20000ba8

08009ee0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b08e      	sub	sp, #56	; 0x38
 8009ee4:	af04      	add	r7, sp, #16
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009eec:	2300      	movs	r3, #0
 8009eee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ef0:	f3ef 8305 	mrs	r3, IPSR
 8009ef4:	617b      	str	r3, [r7, #20]
  return(result);
 8009ef6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d17e      	bne.n	8009ffa <osThreadNew+0x11a>
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d07b      	beq.n	8009ffa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009f02:	2380      	movs	r3, #128	; 0x80
 8009f04:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009f06:	2318      	movs	r3, #24
 8009f08:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f12:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d045      	beq.n	8009fa6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d002      	beq.n	8009f28 <osThreadNew+0x48>
        name = attr->name;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	699b      	ldr	r3, [r3, #24]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d002      	beq.n	8009f36 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	699b      	ldr	r3, [r3, #24]
 8009f34:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d008      	beq.n	8009f4e <osThreadNew+0x6e>
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	2b38      	cmp	r3, #56	; 0x38
 8009f40:	d805      	bhi.n	8009f4e <osThreadNew+0x6e>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d001      	beq.n	8009f52 <osThreadNew+0x72>
        return (NULL);
 8009f4e:	2300      	movs	r3, #0
 8009f50:	e054      	b.n	8009ffc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d003      	beq.n	8009f62 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	695b      	ldr	r3, [r3, #20]
 8009f5e:	089b      	lsrs	r3, r3, #2
 8009f60:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00e      	beq.n	8009f88 <osThreadNew+0xa8>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	2bbb      	cmp	r3, #187	; 0xbb
 8009f70:	d90a      	bls.n	8009f88 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d006      	beq.n	8009f88 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d002      	beq.n	8009f88 <osThreadNew+0xa8>
        mem = 1;
 8009f82:	2301      	movs	r3, #1
 8009f84:	61bb      	str	r3, [r7, #24]
 8009f86:	e010      	b.n	8009faa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d10c      	bne.n	8009faa <osThreadNew+0xca>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d108      	bne.n	8009faa <osThreadNew+0xca>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	691b      	ldr	r3, [r3, #16]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d104      	bne.n	8009faa <osThreadNew+0xca>
          mem = 0;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	61bb      	str	r3, [r7, #24]
 8009fa4:	e001      	b.n	8009faa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d110      	bne.n	8009fd2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009fb8:	9202      	str	r2, [sp, #8]
 8009fba:	9301      	str	r3, [sp, #4]
 8009fbc:	69fb      	ldr	r3, [r7, #28]
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	6a3a      	ldr	r2, [r7, #32]
 8009fc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 fe0c 	bl	800abe4 <xTaskCreateStatic>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	613b      	str	r3, [r7, #16]
 8009fd0:	e013      	b.n	8009ffa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009fd2:	69bb      	ldr	r3, [r7, #24]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d110      	bne.n	8009ffa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009fd8:	6a3b      	ldr	r3, [r7, #32]
 8009fda:	b29a      	uxth	r2, r3
 8009fdc:	f107 0310 	add.w	r3, r7, #16
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f000 fe57 	bl	800ac9e <xTaskCreate>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d001      	beq.n	8009ffa <osThreadNew+0x11a>
            hTask = NULL;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009ffa:	693b      	ldr	r3, [r7, #16]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3728      	adds	r7, #40	; 0x28
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a00c:	f3ef 8305 	mrs	r3, IPSR
 800a010:	60bb      	str	r3, [r7, #8]
  return(result);
 800a012:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a014:	2b00      	cmp	r3, #0
 800a016:	d003      	beq.n	800a020 <osDelay+0x1c>
    stat = osErrorISR;
 800a018:	f06f 0305 	mvn.w	r3, #5
 800a01c:	60fb      	str	r3, [r7, #12]
 800a01e:	e007      	b.n	800a030 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a020:	2300      	movs	r3, #0
 800a022:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d002      	beq.n	800a030 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 ff92 	bl	800af54 <vTaskDelay>
    }
  }

  return (stat);
 800a030:	68fb      	ldr	r3, [r7, #12]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
	...

0800a03c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	60f8      	str	r0, [r7, #12]
 800a044:	60b9      	str	r1, [r7, #8]
 800a046:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	4a07      	ldr	r2, [pc, #28]	; (800a068 <vApplicationGetIdleTaskMemory+0x2c>)
 800a04c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	4a06      	ldr	r2, [pc, #24]	; (800a06c <vApplicationGetIdleTaskMemory+0x30>)
 800a052:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2280      	movs	r2, #128	; 0x80
 800a058:	601a      	str	r2, [r3, #0]
}
 800a05a:	bf00      	nop
 800a05c:	3714      	adds	r7, #20
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	20000bac 	.word	0x20000bac
 800a06c:	20000c68 	.word	0x20000c68

0800a070 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	4a07      	ldr	r2, [pc, #28]	; (800a09c <vApplicationGetTimerTaskMemory+0x2c>)
 800a080:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	4a06      	ldr	r2, [pc, #24]	; (800a0a0 <vApplicationGetTimerTaskMemory+0x30>)
 800a086:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a08e:	601a      	str	r2, [r3, #0]
}
 800a090:	bf00      	nop
 800a092:	3714      	adds	r7, #20
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr
 800a09c:	20000e68 	.word	0x20000e68
 800a0a0:	20000f24 	.word	0x20000f24

0800a0a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b083      	sub	sp, #12
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f103 0208 	add.w	r2, r3, #8
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f103 0208 	add.w	r2, r3, #8
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f103 0208 	add.w	r2, r3, #8
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a0d8:	bf00      	nop
 800a0da:	370c      	adds	r7, #12
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a0f2:	bf00      	nop
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr

0800a0fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0fe:	b480      	push	{r7}
 800a100:	b085      	sub	sp, #20
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
 800a106:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	689a      	ldr	r2, [r3, #8]
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	689b      	ldr	r3, [r3, #8]
 800a120:	683a      	ldr	r2, [r7, #0]
 800a122:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	1c5a      	adds	r2, r3, #1
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	601a      	str	r2, [r3, #0]
}
 800a13a:	bf00      	nop
 800a13c:	3714      	adds	r7, #20
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a146:	b480      	push	{r7}
 800a148:	b085      	sub	sp, #20
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15c:	d103      	bne.n	800a166 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	60fb      	str	r3, [r7, #12]
 800a164:	e00c      	b.n	800a180 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	3308      	adds	r3, #8
 800a16a:	60fb      	str	r3, [r7, #12]
 800a16c:	e002      	b.n	800a174 <vListInsert+0x2e>
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	60fb      	str	r3, [r7, #12]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68ba      	ldr	r2, [r7, #8]
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d2f6      	bcs.n	800a16e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	685a      	ldr	r2, [r3, #4]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	683a      	ldr	r2, [r7, #0]
 800a18e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	1c5a      	adds	r2, r3, #1
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	601a      	str	r2, [r3, #0]
}
 800a1ac:	bf00      	nop
 800a1ae:	3714      	adds	r7, #20
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b085      	sub	sp, #20
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	6892      	ldr	r2, [r2, #8]
 800a1ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	6852      	ldr	r2, [r2, #4]
 800a1d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d103      	bne.n	800a1ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	689a      	ldr	r2, [r3, #8]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	1e5a      	subs	r2, r3, #1
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3714      	adds	r7, #20
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr

0800a20c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
 800a214:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d10a      	bne.n	800a236 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a224:	f383 8811 	msr	BASEPRI, r3
 800a228:	f3bf 8f6f 	isb	sy
 800a22c:	f3bf 8f4f 	dsb	sy
 800a230:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a232:	bf00      	nop
 800a234:	e7fe      	b.n	800a234 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a236:	f002 f875 	bl	800c324 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a242:	68f9      	ldr	r1, [r7, #12]
 800a244:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a246:	fb01 f303 	mul.w	r3, r1, r3
 800a24a:	441a      	add	r2, r3
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2200      	movs	r2, #0
 800a254:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a266:	3b01      	subs	r3, #1
 800a268:	68f9      	ldr	r1, [r7, #12]
 800a26a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a26c:	fb01 f303 	mul.w	r3, r1, r3
 800a270:	441a      	add	r2, r3
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	22ff      	movs	r2, #255	; 0xff
 800a27a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	22ff      	movs	r2, #255	; 0xff
 800a282:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d114      	bne.n	800a2b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	691b      	ldr	r3, [r3, #16]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d01a      	beq.n	800a2ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	3310      	adds	r3, #16
 800a298:	4618      	mov	r0, r3
 800a29a:	f001 f929 	bl	800b4f0 <xTaskRemoveFromEventList>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d012      	beq.n	800a2ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a2a4:	4b0c      	ldr	r3, [pc, #48]	; (800a2d8 <xQueueGenericReset+0xcc>)
 800a2a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2aa:	601a      	str	r2, [r3, #0]
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	f3bf 8f6f 	isb	sy
 800a2b4:	e009      	b.n	800a2ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3310      	adds	r3, #16
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7ff fef2 	bl	800a0a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3324      	adds	r3, #36	; 0x24
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f7ff feed 	bl	800a0a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a2ca:	f002 f85b 	bl	800c384 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a2ce:	2301      	movs	r3, #1
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3710      	adds	r7, #16
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}
 800a2d8:	e000ed04 	.word	0xe000ed04

0800a2dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b08e      	sub	sp, #56	; 0x38
 800a2e0:	af02      	add	r7, sp, #8
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	607a      	str	r2, [r7, #4]
 800a2e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d10a      	bne.n	800a306 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a302:	bf00      	nop
 800a304:	e7fe      	b.n	800a304 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10a      	bne.n	800a322 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a31e:	bf00      	nop
 800a320:	e7fe      	b.n	800a320 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d002      	beq.n	800a32e <xQueueGenericCreateStatic+0x52>
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d001      	beq.n	800a332 <xQueueGenericCreateStatic+0x56>
 800a32e:	2301      	movs	r3, #1
 800a330:	e000      	b.n	800a334 <xQueueGenericCreateStatic+0x58>
 800a332:	2300      	movs	r3, #0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10a      	bne.n	800a34e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33c:	f383 8811 	msr	BASEPRI, r3
 800a340:	f3bf 8f6f 	isb	sy
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	623b      	str	r3, [r7, #32]
}
 800a34a:	bf00      	nop
 800a34c:	e7fe      	b.n	800a34c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d102      	bne.n	800a35a <xQueueGenericCreateStatic+0x7e>
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d101      	bne.n	800a35e <xQueueGenericCreateStatic+0x82>
 800a35a:	2301      	movs	r3, #1
 800a35c:	e000      	b.n	800a360 <xQueueGenericCreateStatic+0x84>
 800a35e:	2300      	movs	r3, #0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10a      	bne.n	800a37a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	61fb      	str	r3, [r7, #28]
}
 800a376:	bf00      	nop
 800a378:	e7fe      	b.n	800a378 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a37a:	2350      	movs	r3, #80	; 0x50
 800a37c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2b50      	cmp	r3, #80	; 0x50
 800a382:	d00a      	beq.n	800a39a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a384:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a388:	f383 8811 	msr	BASEPRI, r3
 800a38c:	f3bf 8f6f 	isb	sy
 800a390:	f3bf 8f4f 	dsb	sy
 800a394:	61bb      	str	r3, [r7, #24]
}
 800a396:	bf00      	nop
 800a398:	e7fe      	b.n	800a398 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a39a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a3a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d00d      	beq.n	800a3c2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a3a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a3ae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	4613      	mov	r3, r2
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	68b9      	ldr	r1, [r7, #8]
 800a3bc:	68f8      	ldr	r0, [r7, #12]
 800a3be:	f000 f805 	bl	800a3cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3730      	adds	r7, #48	; 0x30
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b084      	sub	sp, #16
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
 800a3d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d103      	bne.n	800a3e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	69ba      	ldr	r2, [r7, #24]
 800a3e4:	601a      	str	r2, [r3, #0]
 800a3e6:	e002      	b.n	800a3ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a3fa:	2101      	movs	r1, #1
 800a3fc:	69b8      	ldr	r0, [r7, #24]
 800a3fe:	f7ff ff05 	bl	800a20c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a402:	69bb      	ldr	r3, [r7, #24]
 800a404:	78fa      	ldrb	r2, [r7, #3]
 800a406:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a40a:	bf00      	nop
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
	...

0800a414 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b08e      	sub	sp, #56	; 0x38
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
 800a420:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a422:	2300      	movs	r3, #0
 800a424:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a42a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d10a      	bne.n	800a446 <xQueueGenericSend+0x32>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a442:	bf00      	nop
 800a444:	e7fe      	b.n	800a444 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d103      	bne.n	800a454 <xQueueGenericSend+0x40>
 800a44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a450:	2b00      	cmp	r3, #0
 800a452:	d101      	bne.n	800a458 <xQueueGenericSend+0x44>
 800a454:	2301      	movs	r3, #1
 800a456:	e000      	b.n	800a45a <xQueueGenericSend+0x46>
 800a458:	2300      	movs	r3, #0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10a      	bne.n	800a474 <xQueueGenericSend+0x60>
	__asm volatile
 800a45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a462:	f383 8811 	msr	BASEPRI, r3
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a470:	bf00      	nop
 800a472:	e7fe      	b.n	800a472 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2b02      	cmp	r3, #2
 800a478:	d103      	bne.n	800a482 <xQueueGenericSend+0x6e>
 800a47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a47c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d101      	bne.n	800a486 <xQueueGenericSend+0x72>
 800a482:	2301      	movs	r3, #1
 800a484:	e000      	b.n	800a488 <xQueueGenericSend+0x74>
 800a486:	2300      	movs	r3, #0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10a      	bne.n	800a4a2 <xQueueGenericSend+0x8e>
	__asm volatile
 800a48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	623b      	str	r3, [r7, #32]
}
 800a49e:	bf00      	nop
 800a4a0:	e7fe      	b.n	800a4a0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a4a2:	f001 f9e7 	bl	800b874 <xTaskGetSchedulerState>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d102      	bne.n	800a4b2 <xQueueGenericSend+0x9e>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d101      	bne.n	800a4b6 <xQueueGenericSend+0xa2>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e000      	b.n	800a4b8 <xQueueGenericSend+0xa4>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d10a      	bne.n	800a4d2 <xQueueGenericSend+0xbe>
	__asm volatile
 800a4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c0:	f383 8811 	msr	BASEPRI, r3
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	f3bf 8f4f 	dsb	sy
 800a4cc:	61fb      	str	r3, [r7, #28]
}
 800a4ce:	bf00      	nop
 800a4d0:	e7fe      	b.n	800a4d0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a4d2:	f001 ff27 	bl	800c324 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d302      	bcc.n	800a4e8 <xQueueGenericSend+0xd4>
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	2b02      	cmp	r3, #2
 800a4e6:	d129      	bne.n	800a53c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4e8:	683a      	ldr	r2, [r7, #0]
 800a4ea:	68b9      	ldr	r1, [r7, #8]
 800a4ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4ee:	f000 fa0b 	bl	800a908 <prvCopyDataToQueue>
 800a4f2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d010      	beq.n	800a51e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4fe:	3324      	adds	r3, #36	; 0x24
 800a500:	4618      	mov	r0, r3
 800a502:	f000 fff5 	bl	800b4f0 <xTaskRemoveFromEventList>
 800a506:	4603      	mov	r3, r0
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d013      	beq.n	800a534 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a50c:	4b3f      	ldr	r3, [pc, #252]	; (800a60c <xQueueGenericSend+0x1f8>)
 800a50e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a512:	601a      	str	r2, [r3, #0]
 800a514:	f3bf 8f4f 	dsb	sy
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	e00a      	b.n	800a534 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a51e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a520:	2b00      	cmp	r3, #0
 800a522:	d007      	beq.n	800a534 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a524:	4b39      	ldr	r3, [pc, #228]	; (800a60c <xQueueGenericSend+0x1f8>)
 800a526:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a52a:	601a      	str	r2, [r3, #0]
 800a52c:	f3bf 8f4f 	dsb	sy
 800a530:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a534:	f001 ff26 	bl	800c384 <vPortExitCritical>
				return pdPASS;
 800a538:	2301      	movs	r3, #1
 800a53a:	e063      	b.n	800a604 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d103      	bne.n	800a54a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a542:	f001 ff1f 	bl	800c384 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a546:	2300      	movs	r3, #0
 800a548:	e05c      	b.n	800a604 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a54a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d106      	bne.n	800a55e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a550:	f107 0314 	add.w	r3, r7, #20
 800a554:	4618      	mov	r0, r3
 800a556:	f001 f82f 	bl	800b5b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a55a:	2301      	movs	r3, #1
 800a55c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a55e:	f001 ff11 	bl	800c384 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a562:	f000 fd9b 	bl	800b09c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a566:	f001 fedd 	bl	800c324 <vPortEnterCritical>
 800a56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a56c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a570:	b25b      	sxtb	r3, r3
 800a572:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a576:	d103      	bne.n	800a580 <xQueueGenericSend+0x16c>
 800a578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a57a:	2200      	movs	r2, #0
 800a57c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a582:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a586:	b25b      	sxtb	r3, r3
 800a588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a58c:	d103      	bne.n	800a596 <xQueueGenericSend+0x182>
 800a58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a590:	2200      	movs	r2, #0
 800a592:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a596:	f001 fef5 	bl	800c384 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a59a:	1d3a      	adds	r2, r7, #4
 800a59c:	f107 0314 	add.w	r3, r7, #20
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f001 f81e 	bl	800b5e4 <xTaskCheckForTimeOut>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d124      	bne.n	800a5f8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a5ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5b0:	f000 faa2 	bl	800aaf8 <prvIsQueueFull>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d018      	beq.n	800a5ec <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5bc:	3310      	adds	r3, #16
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	4611      	mov	r1, r2
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f000 ff44 	bl	800b450 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a5c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5ca:	f000 fa2d 	bl	800aa28 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a5ce:	f000 fd73 	bl	800b0b8 <xTaskResumeAll>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	f47f af7c 	bne.w	800a4d2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a5da:	4b0c      	ldr	r3, [pc, #48]	; (800a60c <xQueueGenericSend+0x1f8>)
 800a5dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5e0:	601a      	str	r2, [r3, #0]
 800a5e2:	f3bf 8f4f 	dsb	sy
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	e772      	b.n	800a4d2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a5ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5ee:	f000 fa1b 	bl	800aa28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5f2:	f000 fd61 	bl	800b0b8 <xTaskResumeAll>
 800a5f6:	e76c      	b.n	800a4d2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a5f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5fa:	f000 fa15 	bl	800aa28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5fe:	f000 fd5b 	bl	800b0b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a602:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a604:	4618      	mov	r0, r3
 800a606:	3738      	adds	r7, #56	; 0x38
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	e000ed04 	.word	0xe000ed04

0800a610 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b090      	sub	sp, #64	; 0x40
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a624:	2b00      	cmp	r3, #0
 800a626:	d10a      	bne.n	800a63e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a63a:	bf00      	nop
 800a63c:	e7fe      	b.n	800a63c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d103      	bne.n	800a64c <xQueueGenericSendFromISR+0x3c>
 800a644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d101      	bne.n	800a650 <xQueueGenericSendFromISR+0x40>
 800a64c:	2301      	movs	r3, #1
 800a64e:	e000      	b.n	800a652 <xQueueGenericSendFromISR+0x42>
 800a650:	2300      	movs	r3, #0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d10a      	bne.n	800a66c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65a:	f383 8811 	msr	BASEPRI, r3
 800a65e:	f3bf 8f6f 	isb	sy
 800a662:	f3bf 8f4f 	dsb	sy
 800a666:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a668:	bf00      	nop
 800a66a:	e7fe      	b.n	800a66a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	2b02      	cmp	r3, #2
 800a670:	d103      	bne.n	800a67a <xQueueGenericSendFromISR+0x6a>
 800a672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a676:	2b01      	cmp	r3, #1
 800a678:	d101      	bne.n	800a67e <xQueueGenericSendFromISR+0x6e>
 800a67a:	2301      	movs	r3, #1
 800a67c:	e000      	b.n	800a680 <xQueueGenericSendFromISR+0x70>
 800a67e:	2300      	movs	r3, #0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d10a      	bne.n	800a69a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a688:	f383 8811 	msr	BASEPRI, r3
 800a68c:	f3bf 8f6f 	isb	sy
 800a690:	f3bf 8f4f 	dsb	sy
 800a694:	623b      	str	r3, [r7, #32]
}
 800a696:	bf00      	nop
 800a698:	e7fe      	b.n	800a698 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a69a:	f001 ff25 	bl	800c4e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a69e:	f3ef 8211 	mrs	r2, BASEPRI
 800a6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	61fa      	str	r2, [r7, #28]
 800a6b4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a6b6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a6b8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d302      	bcc.n	800a6cc <xQueueGenericSendFromISR+0xbc>
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	2b02      	cmp	r3, #2
 800a6ca:	d12f      	bne.n	800a72c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6da:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6dc:	683a      	ldr	r2, [r7, #0]
 800a6de:	68b9      	ldr	r1, [r7, #8]
 800a6e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a6e2:	f000 f911 	bl	800a908 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6e6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a6ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ee:	d112      	bne.n	800a716 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d016      	beq.n	800a726 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fa:	3324      	adds	r3, #36	; 0x24
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 fef7 	bl	800b4f0 <xTaskRemoveFromEventList>
 800a702:	4603      	mov	r3, r0
 800a704:	2b00      	cmp	r3, #0
 800a706:	d00e      	beq.n	800a726 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00b      	beq.n	800a726 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2201      	movs	r2, #1
 800a712:	601a      	str	r2, [r3, #0]
 800a714:	e007      	b.n	800a726 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a716:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a71a:	3301      	adds	r3, #1
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	b25a      	sxtb	r2, r3
 800a720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a726:	2301      	movs	r3, #1
 800a728:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a72a:	e001      	b.n	800a730 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a72c:	2300      	movs	r3, #0
 800a72e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a732:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a73a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a73c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3740      	adds	r7, #64	; 0x40
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
	...

0800a748 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b08c      	sub	sp, #48	; 0x30
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a754:	2300      	movs	r3, #0
 800a756:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d10a      	bne.n	800a778 <xQueueReceive+0x30>
	__asm volatile
 800a762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a766:	f383 8811 	msr	BASEPRI, r3
 800a76a:	f3bf 8f6f 	isb	sy
 800a76e:	f3bf 8f4f 	dsb	sy
 800a772:	623b      	str	r3, [r7, #32]
}
 800a774:	bf00      	nop
 800a776:	e7fe      	b.n	800a776 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d103      	bne.n	800a786 <xQueueReceive+0x3e>
 800a77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a782:	2b00      	cmp	r3, #0
 800a784:	d101      	bne.n	800a78a <xQueueReceive+0x42>
 800a786:	2301      	movs	r3, #1
 800a788:	e000      	b.n	800a78c <xQueueReceive+0x44>
 800a78a:	2300      	movs	r3, #0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d10a      	bne.n	800a7a6 <xQueueReceive+0x5e>
	__asm volatile
 800a790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a794:	f383 8811 	msr	BASEPRI, r3
 800a798:	f3bf 8f6f 	isb	sy
 800a79c:	f3bf 8f4f 	dsb	sy
 800a7a0:	61fb      	str	r3, [r7, #28]
}
 800a7a2:	bf00      	nop
 800a7a4:	e7fe      	b.n	800a7a4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7a6:	f001 f865 	bl	800b874 <xTaskGetSchedulerState>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d102      	bne.n	800a7b6 <xQueueReceive+0x6e>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d101      	bne.n	800a7ba <xQueueReceive+0x72>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e000      	b.n	800a7bc <xQueueReceive+0x74>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d10a      	bne.n	800a7d6 <xQueueReceive+0x8e>
	__asm volatile
 800a7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	61bb      	str	r3, [r7, #24]
}
 800a7d2:	bf00      	nop
 800a7d4:	e7fe      	b.n	800a7d4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a7d6:	f001 fda5 	bl	800c324 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7de:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d01f      	beq.n	800a826 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7e6:	68b9      	ldr	r1, [r7, #8]
 800a7e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7ea:	f000 f8f7 	bl	800a9dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f0:	1e5a      	subs	r2, r3, #1
 800a7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00f      	beq.n	800a81e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a800:	3310      	adds	r3, #16
 800a802:	4618      	mov	r0, r3
 800a804:	f000 fe74 	bl	800b4f0 <xTaskRemoveFromEventList>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d007      	beq.n	800a81e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a80e:	4b3d      	ldr	r3, [pc, #244]	; (800a904 <xQueueReceive+0x1bc>)
 800a810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a814:	601a      	str	r2, [r3, #0]
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a81e:	f001 fdb1 	bl	800c384 <vPortExitCritical>
				return pdPASS;
 800a822:	2301      	movs	r3, #1
 800a824:	e069      	b.n	800a8fa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d103      	bne.n	800a834 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a82c:	f001 fdaa 	bl	800c384 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a830:	2300      	movs	r3, #0
 800a832:	e062      	b.n	800a8fa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a836:	2b00      	cmp	r3, #0
 800a838:	d106      	bne.n	800a848 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a83a:	f107 0310 	add.w	r3, r7, #16
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 feba 	bl	800b5b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a844:	2301      	movs	r3, #1
 800a846:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a848:	f001 fd9c 	bl	800c384 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a84c:	f000 fc26 	bl	800b09c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a850:	f001 fd68 	bl	800c324 <vPortEnterCritical>
 800a854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a856:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a85a:	b25b      	sxtb	r3, r3
 800a85c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a860:	d103      	bne.n	800a86a <xQueueReceive+0x122>
 800a862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a864:	2200      	movs	r2, #0
 800a866:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a86c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a870:	b25b      	sxtb	r3, r3
 800a872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a876:	d103      	bne.n	800a880 <xQueueReceive+0x138>
 800a878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a87a:	2200      	movs	r2, #0
 800a87c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a880:	f001 fd80 	bl	800c384 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a884:	1d3a      	adds	r2, r7, #4
 800a886:	f107 0310 	add.w	r3, r7, #16
 800a88a:	4611      	mov	r1, r2
 800a88c:	4618      	mov	r0, r3
 800a88e:	f000 fea9 	bl	800b5e4 <xTaskCheckForTimeOut>
 800a892:	4603      	mov	r3, r0
 800a894:	2b00      	cmp	r3, #0
 800a896:	d123      	bne.n	800a8e0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a898:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a89a:	f000 f917 	bl	800aacc <prvIsQueueEmpty>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d017      	beq.n	800a8d4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a6:	3324      	adds	r3, #36	; 0x24
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	4611      	mov	r1, r2
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	f000 fdcf 	bl	800b450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a8b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8b4:	f000 f8b8 	bl	800aa28 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a8b8:	f000 fbfe 	bl	800b0b8 <xTaskResumeAll>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d189      	bne.n	800a7d6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a8c2:	4b10      	ldr	r3, [pc, #64]	; (800a904 <xQueueReceive+0x1bc>)
 800a8c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8c8:	601a      	str	r2, [r3, #0]
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	f3bf 8f6f 	isb	sy
 800a8d2:	e780      	b.n	800a7d6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a8d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8d6:	f000 f8a7 	bl	800aa28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8da:	f000 fbed 	bl	800b0b8 <xTaskResumeAll>
 800a8de:	e77a      	b.n	800a7d6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a8e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8e2:	f000 f8a1 	bl	800aa28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8e6:	f000 fbe7 	bl	800b0b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8ec:	f000 f8ee 	bl	800aacc <prvIsQueueEmpty>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	f43f af6f 	beq.w	800a7d6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a8f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3730      	adds	r7, #48	; 0x30
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	e000ed04 	.word	0xe000ed04

0800a908 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b086      	sub	sp, #24
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a914:	2300      	movs	r3, #0
 800a916:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a91c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a922:	2b00      	cmp	r3, #0
 800a924:	d10d      	bne.n	800a942 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d14d      	bne.n	800a9ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	4618      	mov	r0, r3
 800a934:	f000 ffbc 	bl	800b8b0 <xTaskPriorityDisinherit>
 800a938:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2200      	movs	r2, #0
 800a93e:	609a      	str	r2, [r3, #8]
 800a940:	e043      	b.n	800a9ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d119      	bne.n	800a97c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6858      	ldr	r0, [r3, #4]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a950:	461a      	mov	r2, r3
 800a952:	68b9      	ldr	r1, [r7, #8]
 800a954:	f002 f81e 	bl	800c994 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	685a      	ldr	r2, [r3, #4]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a960:	441a      	add	r2, r3
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	685a      	ldr	r2, [r3, #4]
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	429a      	cmp	r2, r3
 800a970:	d32b      	bcc.n	800a9ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	605a      	str	r2, [r3, #4]
 800a97a:	e026      	b.n	800a9ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	68d8      	ldr	r0, [r3, #12]
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a984:	461a      	mov	r2, r3
 800a986:	68b9      	ldr	r1, [r7, #8]
 800a988:	f002 f804 	bl	800c994 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	68da      	ldr	r2, [r3, #12]
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a994:	425b      	negs	r3, r3
 800a996:	441a      	add	r2, r3
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	68da      	ldr	r2, [r3, #12]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d207      	bcs.n	800a9b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	689a      	ldr	r2, [r3, #8]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9b0:	425b      	negs	r3, r3
 800a9b2:	441a      	add	r2, r3
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d105      	bne.n	800a9ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d002      	beq.n	800a9ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	1c5a      	adds	r2, r3, #1
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a9d2:	697b      	ldr	r3, [r7, #20]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3718      	adds	r7, #24
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d018      	beq.n	800aa20 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	68da      	ldr	r2, [r3, #12]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9f6:	441a      	add	r2, r3
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	68da      	ldr	r2, [r3, #12]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d303      	bcc.n	800aa10 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	68d9      	ldr	r1, [r3, #12]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa18:	461a      	mov	r2, r3
 800aa1a:	6838      	ldr	r0, [r7, #0]
 800aa1c:	f001 ffba 	bl	800c994 <memcpy>
	}
}
 800aa20:	bf00      	nop
 800aa22:	3708      	adds	r7, #8
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b084      	sub	sp, #16
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aa30:	f001 fc78 	bl	800c324 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa3a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa3c:	e011      	b.n	800aa62 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d012      	beq.n	800aa6c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	3324      	adds	r3, #36	; 0x24
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 fd50 	bl	800b4f0 <xTaskRemoveFromEventList>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d001      	beq.n	800aa5a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aa56:	f000 fe27 	bl	800b6a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aa5a:	7bfb      	ldrb	r3, [r7, #15]
 800aa5c:	3b01      	subs	r3, #1
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	dce9      	bgt.n	800aa3e <prvUnlockQueue+0x16>
 800aa6a:	e000      	b.n	800aa6e <prvUnlockQueue+0x46>
					break;
 800aa6c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	22ff      	movs	r2, #255	; 0xff
 800aa72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800aa76:	f001 fc85 	bl	800c384 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800aa7a:	f001 fc53 	bl	800c324 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa84:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aa86:	e011      	b.n	800aaac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	691b      	ldr	r3, [r3, #16]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d012      	beq.n	800aab6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	3310      	adds	r3, #16
 800aa94:	4618      	mov	r0, r3
 800aa96:	f000 fd2b 	bl	800b4f0 <xTaskRemoveFromEventList>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aaa0:	f000 fe02 	bl	800b6a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aaa4:	7bbb      	ldrb	r3, [r7, #14]
 800aaa6:	3b01      	subs	r3, #1
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aaac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	dce9      	bgt.n	800aa88 <prvUnlockQueue+0x60>
 800aab4:	e000      	b.n	800aab8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aab6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	22ff      	movs	r2, #255	; 0xff
 800aabc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800aac0:	f001 fc60 	bl	800c384 <vPortExitCritical>
}
 800aac4:	bf00      	nop
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aad4:	f001 fc26 	bl	800c324 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d102      	bne.n	800aae6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aae0:	2301      	movs	r3, #1
 800aae2:	60fb      	str	r3, [r7, #12]
 800aae4:	e001      	b.n	800aaea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800aae6:	2300      	movs	r3, #0
 800aae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aaea:	f001 fc4b 	bl	800c384 <vPortExitCritical>

	return xReturn;
 800aaee:	68fb      	ldr	r3, [r7, #12]
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ab00:	f001 fc10 	bl	800c324 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d102      	bne.n	800ab16 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ab10:	2301      	movs	r3, #1
 800ab12:	60fb      	str	r3, [r7, #12]
 800ab14:	e001      	b.n	800ab1a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ab16:	2300      	movs	r3, #0
 800ab18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ab1a:	f001 fc33 	bl	800c384 <vPortExitCritical>

	return xReturn;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3710      	adds	r7, #16
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ab32:	2300      	movs	r3, #0
 800ab34:	60fb      	str	r3, [r7, #12]
 800ab36:	e014      	b.n	800ab62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ab38:	4a0f      	ldr	r2, [pc, #60]	; (800ab78 <vQueueAddToRegistry+0x50>)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d10b      	bne.n	800ab5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ab44:	490c      	ldr	r1, [pc, #48]	; (800ab78 <vQueueAddToRegistry+0x50>)
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	683a      	ldr	r2, [r7, #0]
 800ab4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ab4e:	4a0a      	ldr	r2, [pc, #40]	; (800ab78 <vQueueAddToRegistry+0x50>)
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	00db      	lsls	r3, r3, #3
 800ab54:	4413      	add	r3, r2
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ab5a:	e006      	b.n	800ab6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	60fb      	str	r3, [r7, #12]
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2b07      	cmp	r3, #7
 800ab66:	d9e7      	bls.n	800ab38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab68:	bf00      	nop
 800ab6a:	bf00      	nop
 800ab6c:	3714      	adds	r7, #20
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab74:	4770      	bx	lr
 800ab76:	bf00      	nop
 800ab78:	20001324 	.word	0x20001324

0800ab7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b086      	sub	sp, #24
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ab8c:	f001 fbca 	bl	800c324 <vPortEnterCritical>
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab96:	b25b      	sxtb	r3, r3
 800ab98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab9c:	d103      	bne.n	800aba6 <vQueueWaitForMessageRestricted+0x2a>
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	2200      	movs	r2, #0
 800aba2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abac:	b25b      	sxtb	r3, r3
 800abae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb2:	d103      	bne.n	800abbc <vQueueWaitForMessageRestricted+0x40>
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	2200      	movs	r2, #0
 800abb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abbc:	f001 fbe2 	bl	800c384 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d106      	bne.n	800abd6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	3324      	adds	r3, #36	; 0x24
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	68b9      	ldr	r1, [r7, #8]
 800abd0:	4618      	mov	r0, r3
 800abd2:	f000 fc61 	bl	800b498 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800abd6:	6978      	ldr	r0, [r7, #20]
 800abd8:	f7ff ff26 	bl	800aa28 <prvUnlockQueue>
	}
 800abdc:	bf00      	nop
 800abde:	3718      	adds	r7, #24
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b08e      	sub	sp, #56	; 0x38
 800abe8:	af04      	add	r7, sp, #16
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	607a      	str	r2, [r7, #4]
 800abf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800abf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d10a      	bne.n	800ac0e <xTaskCreateStatic+0x2a>
	__asm volatile
 800abf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfc:	f383 8811 	msr	BASEPRI, r3
 800ac00:	f3bf 8f6f 	isb	sy
 800ac04:	f3bf 8f4f 	dsb	sy
 800ac08:	623b      	str	r3, [r7, #32]
}
 800ac0a:	bf00      	nop
 800ac0c:	e7fe      	b.n	800ac0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ac0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d10a      	bne.n	800ac2a <xTaskCreateStatic+0x46>
	__asm volatile
 800ac14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac18:	f383 8811 	msr	BASEPRI, r3
 800ac1c:	f3bf 8f6f 	isb	sy
 800ac20:	f3bf 8f4f 	dsb	sy
 800ac24:	61fb      	str	r3, [r7, #28]
}
 800ac26:	bf00      	nop
 800ac28:	e7fe      	b.n	800ac28 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ac2a:	23bc      	movs	r3, #188	; 0xbc
 800ac2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	2bbc      	cmp	r3, #188	; 0xbc
 800ac32:	d00a      	beq.n	800ac4a <xTaskCreateStatic+0x66>
	__asm volatile
 800ac34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac38:	f383 8811 	msr	BASEPRI, r3
 800ac3c:	f3bf 8f6f 	isb	sy
 800ac40:	f3bf 8f4f 	dsb	sy
 800ac44:	61bb      	str	r3, [r7, #24]
}
 800ac46:	bf00      	nop
 800ac48:	e7fe      	b.n	800ac48 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ac4a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ac4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d01e      	beq.n	800ac90 <xTaskCreateStatic+0xac>
 800ac52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d01b      	beq.n	800ac90 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ac58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac5a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ac5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ac62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac64:	2202      	movs	r2, #2
 800ac66:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	9303      	str	r3, [sp, #12]
 800ac6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac70:	9302      	str	r3, [sp, #8]
 800ac72:	f107 0314 	add.w	r3, r7, #20
 800ac76:	9301      	str	r3, [sp, #4]
 800ac78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac7a:	9300      	str	r3, [sp, #0]
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	68b9      	ldr	r1, [r7, #8]
 800ac82:	68f8      	ldr	r0, [r7, #12]
 800ac84:	f000 f850 	bl	800ad28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac8a:	f000 f8f3 	bl	800ae74 <prvAddNewTaskToReadyList>
 800ac8e:	e001      	b.n	800ac94 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ac90:	2300      	movs	r3, #0
 800ac92:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ac94:	697b      	ldr	r3, [r7, #20]
	}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3728      	adds	r7, #40	; 0x28
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b08c      	sub	sp, #48	; 0x30
 800aca2:	af04      	add	r7, sp, #16
 800aca4:	60f8      	str	r0, [r7, #12]
 800aca6:	60b9      	str	r1, [r7, #8]
 800aca8:	603b      	str	r3, [r7, #0]
 800acaa:	4613      	mov	r3, r2
 800acac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800acae:	88fb      	ldrh	r3, [r7, #6]
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4618      	mov	r0, r3
 800acb4:	f001 fc58 	bl	800c568 <pvPortMalloc>
 800acb8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00e      	beq.n	800acde <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800acc0:	20bc      	movs	r0, #188	; 0xbc
 800acc2:	f001 fc51 	bl	800c568 <pvPortMalloc>
 800acc6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800acc8:	69fb      	ldr	r3, [r7, #28]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d003      	beq.n	800acd6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800acce:	69fb      	ldr	r3, [r7, #28]
 800acd0:	697a      	ldr	r2, [r7, #20]
 800acd2:	631a      	str	r2, [r3, #48]	; 0x30
 800acd4:	e005      	b.n	800ace2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800acd6:	6978      	ldr	r0, [r7, #20]
 800acd8:	f001 fd12 	bl	800c700 <vPortFree>
 800acdc:	e001      	b.n	800ace2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800acde:	2300      	movs	r3, #0
 800ace0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d017      	beq.n	800ad18 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	2200      	movs	r2, #0
 800acec:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800acf0:	88fa      	ldrh	r2, [r7, #6]
 800acf2:	2300      	movs	r3, #0
 800acf4:	9303      	str	r3, [sp, #12]
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	9302      	str	r3, [sp, #8]
 800acfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acfc:	9301      	str	r3, [sp, #4]
 800acfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	68b9      	ldr	r1, [r7, #8]
 800ad06:	68f8      	ldr	r0, [r7, #12]
 800ad08:	f000 f80e 	bl	800ad28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ad0c:	69f8      	ldr	r0, [r7, #28]
 800ad0e:	f000 f8b1 	bl	800ae74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ad12:	2301      	movs	r3, #1
 800ad14:	61bb      	str	r3, [r7, #24]
 800ad16:	e002      	b.n	800ad1e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ad18:	f04f 33ff 	mov.w	r3, #4294967295
 800ad1c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ad1e:	69bb      	ldr	r3, [r7, #24]
	}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3720      	adds	r7, #32
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b088      	sub	sp, #32
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	60f8      	str	r0, [r7, #12]
 800ad30:	60b9      	str	r1, [r7, #8]
 800ad32:	607a      	str	r2, [r7, #4]
 800ad34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ad36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad38:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	461a      	mov	r2, r3
 800ad40:	21a5      	movs	r1, #165	; 0xa5
 800ad42:	f001 fe35 	bl	800c9b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ad46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ad50:	3b01      	subs	r3, #1
 800ad52:	009b      	lsls	r3, r3, #2
 800ad54:	4413      	add	r3, r2
 800ad56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ad58:	69bb      	ldr	r3, [r7, #24]
 800ad5a:	f023 0307 	bic.w	r3, r3, #7
 800ad5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	f003 0307 	and.w	r3, r3, #7
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00a      	beq.n	800ad80 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ad6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	617b      	str	r3, [r7, #20]
}
 800ad7c:	bf00      	nop
 800ad7e:	e7fe      	b.n	800ad7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d01f      	beq.n	800adc6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad86:	2300      	movs	r3, #0
 800ad88:	61fb      	str	r3, [r7, #28]
 800ad8a:	e012      	b.n	800adb2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	4413      	add	r3, r2
 800ad92:	7819      	ldrb	r1, [r3, #0]
 800ad94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	4413      	add	r3, r2
 800ad9a:	3334      	adds	r3, #52	; 0x34
 800ad9c:	460a      	mov	r2, r1
 800ad9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ada0:	68ba      	ldr	r2, [r7, #8]
 800ada2:	69fb      	ldr	r3, [r7, #28]
 800ada4:	4413      	add	r3, r2
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d006      	beq.n	800adba <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	3301      	adds	r3, #1
 800adb0:	61fb      	str	r3, [r7, #28]
 800adb2:	69fb      	ldr	r3, [r7, #28]
 800adb4:	2b0f      	cmp	r3, #15
 800adb6:	d9e9      	bls.n	800ad8c <prvInitialiseNewTask+0x64>
 800adb8:	e000      	b.n	800adbc <prvInitialiseNewTask+0x94>
			{
				break;
 800adba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800adbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adbe:	2200      	movs	r2, #0
 800adc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800adc4:	e003      	b.n	800adce <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800adc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800adce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add0:	2b37      	cmp	r3, #55	; 0x37
 800add2:	d901      	bls.n	800add8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800add4:	2337      	movs	r3, #55	; 0x37
 800add6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800add8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800addc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800adde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ade2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ade4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade6:	2200      	movs	r2, #0
 800ade8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800adea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adec:	3304      	adds	r3, #4
 800adee:	4618      	mov	r0, r3
 800adf0:	f7ff f978 	bl	800a0e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800adf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf6:	3318      	adds	r3, #24
 800adf8:	4618      	mov	r0, r3
 800adfa:	f7ff f973 	bl	800a0e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800adfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ae0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ae14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae16:	2200      	movs	r2, #0
 800ae18:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ae1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1e:	2200      	movs	r2, #0
 800ae20:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ae24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae26:	3354      	adds	r3, #84	; 0x54
 800ae28:	2260      	movs	r2, #96	; 0x60
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f001 fdbf 	bl	800c9b0 <memset>
 800ae32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae34:	4a0c      	ldr	r2, [pc, #48]	; (800ae68 <prvInitialiseNewTask+0x140>)
 800ae36:	659a      	str	r2, [r3, #88]	; 0x58
 800ae38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3a:	4a0c      	ldr	r2, [pc, #48]	; (800ae6c <prvInitialiseNewTask+0x144>)
 800ae3c:	65da      	str	r2, [r3, #92]	; 0x5c
 800ae3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae40:	4a0b      	ldr	r2, [pc, #44]	; (800ae70 <prvInitialiseNewTask+0x148>)
 800ae42:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ae44:	683a      	ldr	r2, [r7, #0]
 800ae46:	68f9      	ldr	r1, [r7, #12]
 800ae48:	69b8      	ldr	r0, [r7, #24]
 800ae4a:	f001 f941 	bl	800c0d0 <pxPortInitialiseStack>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ae54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d002      	beq.n	800ae60 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ae5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae5e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae60:	bf00      	nop
 800ae62:	3720      	adds	r7, #32
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	0800d244 	.word	0x0800d244
 800ae6c:	0800d264 	.word	0x0800d264
 800ae70:	0800d224 	.word	0x0800d224

0800ae74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ae7c:	f001 fa52 	bl	800c324 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ae80:	4b2d      	ldr	r3, [pc, #180]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	3301      	adds	r3, #1
 800ae86:	4a2c      	ldr	r2, [pc, #176]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800ae88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ae8a:	4b2c      	ldr	r3, [pc, #176]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d109      	bne.n	800aea6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ae92:	4a2a      	ldr	r2, [pc, #168]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ae98:	4b27      	ldr	r3, [pc, #156]	; (800af38 <prvAddNewTaskToReadyList+0xc4>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d110      	bne.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aea0:	f000 fc26 	bl	800b6f0 <prvInitialiseTaskLists>
 800aea4:	e00d      	b.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aea6:	4b26      	ldr	r3, [pc, #152]	; (800af40 <prvAddNewTaskToReadyList+0xcc>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d109      	bne.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aeae:	4b23      	ldr	r3, [pc, #140]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d802      	bhi.n	800aec2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aebc:	4a1f      	ldr	r2, [pc, #124]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aec2:	4b20      	ldr	r3, [pc, #128]	; (800af44 <prvAddNewTaskToReadyList+0xd0>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	3301      	adds	r3, #1
 800aec8:	4a1e      	ldr	r2, [pc, #120]	; (800af44 <prvAddNewTaskToReadyList+0xd0>)
 800aeca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800aecc:	4b1d      	ldr	r3, [pc, #116]	; (800af44 <prvAddNewTaskToReadyList+0xd0>)
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aed8:	4b1b      	ldr	r3, [pc, #108]	; (800af48 <prvAddNewTaskToReadyList+0xd4>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d903      	bls.n	800aee8 <prvAddNewTaskToReadyList+0x74>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee4:	4a18      	ldr	r2, [pc, #96]	; (800af48 <prvAddNewTaskToReadyList+0xd4>)
 800aee6:	6013      	str	r3, [r2, #0]
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeec:	4613      	mov	r3, r2
 800aeee:	009b      	lsls	r3, r3, #2
 800aef0:	4413      	add	r3, r2
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	4a15      	ldr	r2, [pc, #84]	; (800af4c <prvAddNewTaskToReadyList+0xd8>)
 800aef6:	441a      	add	r2, r3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	3304      	adds	r3, #4
 800aefc:	4619      	mov	r1, r3
 800aefe:	4610      	mov	r0, r2
 800af00:	f7ff f8fd 	bl	800a0fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800af04:	f001 fa3e 	bl	800c384 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800af08:	4b0d      	ldr	r3, [pc, #52]	; (800af40 <prvAddNewTaskToReadyList+0xcc>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d00e      	beq.n	800af2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800af10:	4b0a      	ldr	r3, [pc, #40]	; (800af3c <prvAddNewTaskToReadyList+0xc8>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d207      	bcs.n	800af2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800af1e:	4b0c      	ldr	r3, [pc, #48]	; (800af50 <prvAddNewTaskToReadyList+0xdc>)
 800af20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af24:	601a      	str	r2, [r3, #0]
 800af26:	f3bf 8f4f 	dsb	sy
 800af2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	20001838 	.word	0x20001838
 800af3c:	20001364 	.word	0x20001364
 800af40:	20001844 	.word	0x20001844
 800af44:	20001854 	.word	0x20001854
 800af48:	20001840 	.word	0x20001840
 800af4c:	20001368 	.word	0x20001368
 800af50:	e000ed04 	.word	0xe000ed04

0800af54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800af54:	b580      	push	{r7, lr}
 800af56:	b084      	sub	sp, #16
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800af5c:	2300      	movs	r3, #0
 800af5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d017      	beq.n	800af96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800af66:	4b13      	ldr	r3, [pc, #76]	; (800afb4 <vTaskDelay+0x60>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00a      	beq.n	800af84 <vTaskDelay+0x30>
	__asm volatile
 800af6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	60bb      	str	r3, [r7, #8]
}
 800af80:	bf00      	nop
 800af82:	e7fe      	b.n	800af82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800af84:	f000 f88a 	bl	800b09c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800af88:	2100      	movs	r1, #0
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fcfe 	bl	800b98c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800af90:	f000 f892 	bl	800b0b8 <xTaskResumeAll>
 800af94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d107      	bne.n	800afac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800af9c:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <vTaskDelay+0x64>)
 800af9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afa2:	601a      	str	r2, [r3, #0]
 800afa4:	f3bf 8f4f 	dsb	sy
 800afa8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afac:	bf00      	nop
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	20001860 	.word	0x20001860
 800afb8:	e000ed04 	.word	0xe000ed04

0800afbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b08a      	sub	sp, #40	; 0x28
 800afc0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800afc2:	2300      	movs	r3, #0
 800afc4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800afc6:	2300      	movs	r3, #0
 800afc8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800afca:	463a      	mov	r2, r7
 800afcc:	1d39      	adds	r1, r7, #4
 800afce:	f107 0308 	add.w	r3, r7, #8
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7ff f832 	bl	800a03c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	9202      	str	r2, [sp, #8]
 800afe0:	9301      	str	r3, [sp, #4]
 800afe2:	2300      	movs	r3, #0
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	2300      	movs	r3, #0
 800afe8:	460a      	mov	r2, r1
 800afea:	4924      	ldr	r1, [pc, #144]	; (800b07c <vTaskStartScheduler+0xc0>)
 800afec:	4824      	ldr	r0, [pc, #144]	; (800b080 <vTaskStartScheduler+0xc4>)
 800afee:	f7ff fdf9 	bl	800abe4 <xTaskCreateStatic>
 800aff2:	4603      	mov	r3, r0
 800aff4:	4a23      	ldr	r2, [pc, #140]	; (800b084 <vTaskStartScheduler+0xc8>)
 800aff6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aff8:	4b22      	ldr	r3, [pc, #136]	; (800b084 <vTaskStartScheduler+0xc8>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d002      	beq.n	800b006 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b000:	2301      	movs	r3, #1
 800b002:	617b      	str	r3, [r7, #20]
 800b004:	e001      	b.n	800b00a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b006:	2300      	movs	r3, #0
 800b008:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d102      	bne.n	800b016 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b010:	f000 fd10 	bl	800ba34 <xTimerCreateTimerTask>
 800b014:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d11b      	bne.n	800b054 <vTaskStartScheduler+0x98>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	613b      	str	r3, [r7, #16]
}
 800b02e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b030:	4b15      	ldr	r3, [pc, #84]	; (800b088 <vTaskStartScheduler+0xcc>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	3354      	adds	r3, #84	; 0x54
 800b036:	4a15      	ldr	r2, [pc, #84]	; (800b08c <vTaskStartScheduler+0xd0>)
 800b038:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b03a:	4b15      	ldr	r3, [pc, #84]	; (800b090 <vTaskStartScheduler+0xd4>)
 800b03c:	f04f 32ff 	mov.w	r2, #4294967295
 800b040:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b042:	4b14      	ldr	r3, [pc, #80]	; (800b094 <vTaskStartScheduler+0xd8>)
 800b044:	2201      	movs	r2, #1
 800b046:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b048:	4b13      	ldr	r3, [pc, #76]	; (800b098 <vTaskStartScheduler+0xdc>)
 800b04a:	2200      	movs	r2, #0
 800b04c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b04e:	f001 f8c7 	bl	800c1e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b052:	e00e      	b.n	800b072 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b05a:	d10a      	bne.n	800b072 <vTaskStartScheduler+0xb6>
	__asm volatile
 800b05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b060:	f383 8811 	msr	BASEPRI, r3
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	f3bf 8f4f 	dsb	sy
 800b06c:	60fb      	str	r3, [r7, #12]
}
 800b06e:	bf00      	nop
 800b070:	e7fe      	b.n	800b070 <vTaskStartScheduler+0xb4>
}
 800b072:	bf00      	nop
 800b074:	3718      	adds	r7, #24
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	0800d0f0 	.word	0x0800d0f0
 800b080:	0800b6c1 	.word	0x0800b6c1
 800b084:	2000185c 	.word	0x2000185c
 800b088:	20001364 	.word	0x20001364
 800b08c:	20000154 	.word	0x20000154
 800b090:	20001858 	.word	0x20001858
 800b094:	20001844 	.word	0x20001844
 800b098:	2000183c 	.word	0x2000183c

0800b09c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b09c:	b480      	push	{r7}
 800b09e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b0a0:	4b04      	ldr	r3, [pc, #16]	; (800b0b4 <vTaskSuspendAll+0x18>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	4a03      	ldr	r2, [pc, #12]	; (800b0b4 <vTaskSuspendAll+0x18>)
 800b0a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b0aa:	bf00      	nop
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr
 800b0b4:	20001860 	.word	0x20001860

0800b0b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b0c6:	4b42      	ldr	r3, [pc, #264]	; (800b1d0 <xTaskResumeAll+0x118>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d10a      	bne.n	800b0e4 <xTaskResumeAll+0x2c>
	__asm volatile
 800b0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0d2:	f383 8811 	msr	BASEPRI, r3
 800b0d6:	f3bf 8f6f 	isb	sy
 800b0da:	f3bf 8f4f 	dsb	sy
 800b0de:	603b      	str	r3, [r7, #0]
}
 800b0e0:	bf00      	nop
 800b0e2:	e7fe      	b.n	800b0e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b0e4:	f001 f91e 	bl	800c324 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b0e8:	4b39      	ldr	r3, [pc, #228]	; (800b1d0 <xTaskResumeAll+0x118>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	4a38      	ldr	r2, [pc, #224]	; (800b1d0 <xTaskResumeAll+0x118>)
 800b0f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0f2:	4b37      	ldr	r3, [pc, #220]	; (800b1d0 <xTaskResumeAll+0x118>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d162      	bne.n	800b1c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b0fa:	4b36      	ldr	r3, [pc, #216]	; (800b1d4 <xTaskResumeAll+0x11c>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d05e      	beq.n	800b1c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b102:	e02f      	b.n	800b164 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b104:	4b34      	ldr	r3, [pc, #208]	; (800b1d8 <xTaskResumeAll+0x120>)
 800b106:	68db      	ldr	r3, [r3, #12]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	3318      	adds	r3, #24
 800b110:	4618      	mov	r0, r3
 800b112:	f7ff f851 	bl	800a1b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	3304      	adds	r3, #4
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7ff f84c 	bl	800a1b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b124:	4b2d      	ldr	r3, [pc, #180]	; (800b1dc <xTaskResumeAll+0x124>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d903      	bls.n	800b134 <xTaskResumeAll+0x7c>
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b130:	4a2a      	ldr	r2, [pc, #168]	; (800b1dc <xTaskResumeAll+0x124>)
 800b132:	6013      	str	r3, [r2, #0]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b138:	4613      	mov	r3, r2
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	4413      	add	r3, r2
 800b13e:	009b      	lsls	r3, r3, #2
 800b140:	4a27      	ldr	r2, [pc, #156]	; (800b1e0 <xTaskResumeAll+0x128>)
 800b142:	441a      	add	r2, r3
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	3304      	adds	r3, #4
 800b148:	4619      	mov	r1, r3
 800b14a:	4610      	mov	r0, r2
 800b14c:	f7fe ffd7 	bl	800a0fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b154:	4b23      	ldr	r3, [pc, #140]	; (800b1e4 <xTaskResumeAll+0x12c>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b15a:	429a      	cmp	r2, r3
 800b15c:	d302      	bcc.n	800b164 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b15e:	4b22      	ldr	r3, [pc, #136]	; (800b1e8 <xTaskResumeAll+0x130>)
 800b160:	2201      	movs	r2, #1
 800b162:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b164:	4b1c      	ldr	r3, [pc, #112]	; (800b1d8 <xTaskResumeAll+0x120>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1cb      	bne.n	800b104 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d001      	beq.n	800b176 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b172:	f000 fb5f 	bl	800b834 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b176:	4b1d      	ldr	r3, [pc, #116]	; (800b1ec <xTaskResumeAll+0x134>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d010      	beq.n	800b1a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b182:	f000 f847 	bl	800b214 <xTaskIncrementTick>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d002      	beq.n	800b192 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b18c:	4b16      	ldr	r3, [pc, #88]	; (800b1e8 <xTaskResumeAll+0x130>)
 800b18e:	2201      	movs	r2, #1
 800b190:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	3b01      	subs	r3, #1
 800b196:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1f1      	bne.n	800b182 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b19e:	4b13      	ldr	r3, [pc, #76]	; (800b1ec <xTaskResumeAll+0x134>)
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b1a4:	4b10      	ldr	r3, [pc, #64]	; (800b1e8 <xTaskResumeAll+0x130>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d009      	beq.n	800b1c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b1b0:	4b0f      	ldr	r3, [pc, #60]	; (800b1f0 <xTaskResumeAll+0x138>)
 800b1b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1b6:	601a      	str	r2, [r3, #0]
 800b1b8:	f3bf 8f4f 	dsb	sy
 800b1bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b1c0:	f001 f8e0 	bl	800c384 <vPortExitCritical>

	return xAlreadyYielded;
 800b1c4:	68bb      	ldr	r3, [r7, #8]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20001860 	.word	0x20001860
 800b1d4:	20001838 	.word	0x20001838
 800b1d8:	200017f8 	.word	0x200017f8
 800b1dc:	20001840 	.word	0x20001840
 800b1e0:	20001368 	.word	0x20001368
 800b1e4:	20001364 	.word	0x20001364
 800b1e8:	2000184c 	.word	0x2000184c
 800b1ec:	20001848 	.word	0x20001848
 800b1f0:	e000ed04 	.word	0xe000ed04

0800b1f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b083      	sub	sp, #12
 800b1f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b1fa:	4b05      	ldr	r3, [pc, #20]	; (800b210 <xTaskGetTickCount+0x1c>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b200:	687b      	ldr	r3, [r7, #4]
}
 800b202:	4618      	mov	r0, r3
 800b204:	370c      	adds	r7, #12
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	2000183c 	.word	0x2000183c

0800b214 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b086      	sub	sp, #24
 800b218:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b21a:	2300      	movs	r3, #0
 800b21c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b21e:	4b4f      	ldr	r3, [pc, #316]	; (800b35c <xTaskIncrementTick+0x148>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	2b00      	cmp	r3, #0
 800b224:	f040 808f 	bne.w	800b346 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b228:	4b4d      	ldr	r3, [pc, #308]	; (800b360 <xTaskIncrementTick+0x14c>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	3301      	adds	r3, #1
 800b22e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b230:	4a4b      	ldr	r2, [pc, #300]	; (800b360 <xTaskIncrementTick+0x14c>)
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d120      	bne.n	800b27e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b23c:	4b49      	ldr	r3, [pc, #292]	; (800b364 <xTaskIncrementTick+0x150>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00a      	beq.n	800b25c <xTaskIncrementTick+0x48>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	603b      	str	r3, [r7, #0]
}
 800b258:	bf00      	nop
 800b25a:	e7fe      	b.n	800b25a <xTaskIncrementTick+0x46>
 800b25c:	4b41      	ldr	r3, [pc, #260]	; (800b364 <xTaskIncrementTick+0x150>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	60fb      	str	r3, [r7, #12]
 800b262:	4b41      	ldr	r3, [pc, #260]	; (800b368 <xTaskIncrementTick+0x154>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4a3f      	ldr	r2, [pc, #252]	; (800b364 <xTaskIncrementTick+0x150>)
 800b268:	6013      	str	r3, [r2, #0]
 800b26a:	4a3f      	ldr	r2, [pc, #252]	; (800b368 <xTaskIncrementTick+0x154>)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6013      	str	r3, [r2, #0]
 800b270:	4b3e      	ldr	r3, [pc, #248]	; (800b36c <xTaskIncrementTick+0x158>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	3301      	adds	r3, #1
 800b276:	4a3d      	ldr	r2, [pc, #244]	; (800b36c <xTaskIncrementTick+0x158>)
 800b278:	6013      	str	r3, [r2, #0]
 800b27a:	f000 fadb 	bl	800b834 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b27e:	4b3c      	ldr	r3, [pc, #240]	; (800b370 <xTaskIncrementTick+0x15c>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	693a      	ldr	r2, [r7, #16]
 800b284:	429a      	cmp	r2, r3
 800b286:	d349      	bcc.n	800b31c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b288:	4b36      	ldr	r3, [pc, #216]	; (800b364 <xTaskIncrementTick+0x150>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d104      	bne.n	800b29c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b292:	4b37      	ldr	r3, [pc, #220]	; (800b370 <xTaskIncrementTick+0x15c>)
 800b294:	f04f 32ff 	mov.w	r2, #4294967295
 800b298:	601a      	str	r2, [r3, #0]
					break;
 800b29a:	e03f      	b.n	800b31c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b29c:	4b31      	ldr	r3, [pc, #196]	; (800b364 <xTaskIncrementTick+0x150>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	68db      	ldr	r3, [r3, #12]
 800b2a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b2ac:	693a      	ldr	r2, [r7, #16]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d203      	bcs.n	800b2bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b2b4:	4a2e      	ldr	r2, [pc, #184]	; (800b370 <xTaskIncrementTick+0x15c>)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b2ba:	e02f      	b.n	800b31c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	3304      	adds	r3, #4
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	f7fe ff79 	bl	800a1b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d004      	beq.n	800b2d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	3318      	adds	r3, #24
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7fe ff70 	bl	800a1b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2dc:	4b25      	ldr	r3, [pc, #148]	; (800b374 <xTaskIncrementTick+0x160>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d903      	bls.n	800b2ec <xTaskIncrementTick+0xd8>
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2e8:	4a22      	ldr	r2, [pc, #136]	; (800b374 <xTaskIncrementTick+0x160>)
 800b2ea:	6013      	str	r3, [r2, #0]
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2f0:	4613      	mov	r3, r2
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	4413      	add	r3, r2
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	4a1f      	ldr	r2, [pc, #124]	; (800b378 <xTaskIncrementTick+0x164>)
 800b2fa:	441a      	add	r2, r3
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	3304      	adds	r3, #4
 800b300:	4619      	mov	r1, r3
 800b302:	4610      	mov	r0, r2
 800b304:	f7fe fefb 	bl	800a0fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b30c:	4b1b      	ldr	r3, [pc, #108]	; (800b37c <xTaskIncrementTick+0x168>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b312:	429a      	cmp	r2, r3
 800b314:	d3b8      	bcc.n	800b288 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b316:	2301      	movs	r3, #1
 800b318:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b31a:	e7b5      	b.n	800b288 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b31c:	4b17      	ldr	r3, [pc, #92]	; (800b37c <xTaskIncrementTick+0x168>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b322:	4915      	ldr	r1, [pc, #84]	; (800b378 <xTaskIncrementTick+0x164>)
 800b324:	4613      	mov	r3, r2
 800b326:	009b      	lsls	r3, r3, #2
 800b328:	4413      	add	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	440b      	add	r3, r1
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b01      	cmp	r3, #1
 800b332:	d901      	bls.n	800b338 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b334:	2301      	movs	r3, #1
 800b336:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b338:	4b11      	ldr	r3, [pc, #68]	; (800b380 <xTaskIncrementTick+0x16c>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d007      	beq.n	800b350 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b340:	2301      	movs	r3, #1
 800b342:	617b      	str	r3, [r7, #20]
 800b344:	e004      	b.n	800b350 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b346:	4b0f      	ldr	r3, [pc, #60]	; (800b384 <xTaskIncrementTick+0x170>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	3301      	adds	r3, #1
 800b34c:	4a0d      	ldr	r2, [pc, #52]	; (800b384 <xTaskIncrementTick+0x170>)
 800b34e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b350:	697b      	ldr	r3, [r7, #20]
}
 800b352:	4618      	mov	r0, r3
 800b354:	3718      	adds	r7, #24
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}
 800b35a:	bf00      	nop
 800b35c:	20001860 	.word	0x20001860
 800b360:	2000183c 	.word	0x2000183c
 800b364:	200017f0 	.word	0x200017f0
 800b368:	200017f4 	.word	0x200017f4
 800b36c:	20001850 	.word	0x20001850
 800b370:	20001858 	.word	0x20001858
 800b374:	20001840 	.word	0x20001840
 800b378:	20001368 	.word	0x20001368
 800b37c:	20001364 	.word	0x20001364
 800b380:	2000184c 	.word	0x2000184c
 800b384:	20001848 	.word	0x20001848

0800b388 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b388:	b480      	push	{r7}
 800b38a:	b085      	sub	sp, #20
 800b38c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b38e:	4b2a      	ldr	r3, [pc, #168]	; (800b438 <vTaskSwitchContext+0xb0>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d003      	beq.n	800b39e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b396:	4b29      	ldr	r3, [pc, #164]	; (800b43c <vTaskSwitchContext+0xb4>)
 800b398:	2201      	movs	r2, #1
 800b39a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b39c:	e046      	b.n	800b42c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b39e:	4b27      	ldr	r3, [pc, #156]	; (800b43c <vTaskSwitchContext+0xb4>)
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3a4:	4b26      	ldr	r3, [pc, #152]	; (800b440 <vTaskSwitchContext+0xb8>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	60fb      	str	r3, [r7, #12]
 800b3aa:	e010      	b.n	800b3ce <vTaskSwitchContext+0x46>
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d10a      	bne.n	800b3c8 <vTaskSwitchContext+0x40>
	__asm volatile
 800b3b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b6:	f383 8811 	msr	BASEPRI, r3
 800b3ba:	f3bf 8f6f 	isb	sy
 800b3be:	f3bf 8f4f 	dsb	sy
 800b3c2:	607b      	str	r3, [r7, #4]
}
 800b3c4:	bf00      	nop
 800b3c6:	e7fe      	b.n	800b3c6 <vTaskSwitchContext+0x3e>
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	60fb      	str	r3, [r7, #12]
 800b3ce:	491d      	ldr	r1, [pc, #116]	; (800b444 <vTaskSwitchContext+0xbc>)
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	4613      	mov	r3, r2
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	4413      	add	r3, r2
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	440b      	add	r3, r1
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d0e4      	beq.n	800b3ac <vTaskSwitchContext+0x24>
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4413      	add	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4a15      	ldr	r2, [pc, #84]	; (800b444 <vTaskSwitchContext+0xbc>)
 800b3ee:	4413      	add	r3, r2
 800b3f0:	60bb      	str	r3, [r7, #8]
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	685b      	ldr	r3, [r3, #4]
 800b3f6:	685a      	ldr	r2, [r3, #4]
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	605a      	str	r2, [r3, #4]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	685a      	ldr	r2, [r3, #4]
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	3308      	adds	r3, #8
 800b404:	429a      	cmp	r2, r3
 800b406:	d104      	bne.n	800b412 <vTaskSwitchContext+0x8a>
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	685a      	ldr	r2, [r3, #4]
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	605a      	str	r2, [r3, #4]
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	68db      	ldr	r3, [r3, #12]
 800b418:	4a0b      	ldr	r2, [pc, #44]	; (800b448 <vTaskSwitchContext+0xc0>)
 800b41a:	6013      	str	r3, [r2, #0]
 800b41c:	4a08      	ldr	r2, [pc, #32]	; (800b440 <vTaskSwitchContext+0xb8>)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b422:	4b09      	ldr	r3, [pc, #36]	; (800b448 <vTaskSwitchContext+0xc0>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	3354      	adds	r3, #84	; 0x54
 800b428:	4a08      	ldr	r2, [pc, #32]	; (800b44c <vTaskSwitchContext+0xc4>)
 800b42a:	6013      	str	r3, [r2, #0]
}
 800b42c:	bf00      	nop
 800b42e:	3714      	adds	r7, #20
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr
 800b438:	20001860 	.word	0x20001860
 800b43c:	2000184c 	.word	0x2000184c
 800b440:	20001840 	.word	0x20001840
 800b444:	20001368 	.word	0x20001368
 800b448:	20001364 	.word	0x20001364
 800b44c:	20000154 	.word	0x20000154

0800b450 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
 800b458:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d10a      	bne.n	800b476 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b460:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b464:	f383 8811 	msr	BASEPRI, r3
 800b468:	f3bf 8f6f 	isb	sy
 800b46c:	f3bf 8f4f 	dsb	sy
 800b470:	60fb      	str	r3, [r7, #12]
}
 800b472:	bf00      	nop
 800b474:	e7fe      	b.n	800b474 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b476:	4b07      	ldr	r3, [pc, #28]	; (800b494 <vTaskPlaceOnEventList+0x44>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	3318      	adds	r3, #24
 800b47c:	4619      	mov	r1, r3
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f7fe fe61 	bl	800a146 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b484:	2101      	movs	r1, #1
 800b486:	6838      	ldr	r0, [r7, #0]
 800b488:	f000 fa80 	bl	800b98c <prvAddCurrentTaskToDelayedList>
}
 800b48c:	bf00      	nop
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	20001364 	.word	0x20001364

0800b498 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d10a      	bne.n	800b4c0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ae:	f383 8811 	msr	BASEPRI, r3
 800b4b2:	f3bf 8f6f 	isb	sy
 800b4b6:	f3bf 8f4f 	dsb	sy
 800b4ba:	617b      	str	r3, [r7, #20]
}
 800b4bc:	bf00      	nop
 800b4be:	e7fe      	b.n	800b4be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b4c0:	4b0a      	ldr	r3, [pc, #40]	; (800b4ec <vTaskPlaceOnEventListRestricted+0x54>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	3318      	adds	r3, #24
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	68f8      	ldr	r0, [r7, #12]
 800b4ca:	f7fe fe18 	bl	800a0fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d002      	beq.n	800b4da <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b4d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b4d8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b4da:	6879      	ldr	r1, [r7, #4]
 800b4dc:	68b8      	ldr	r0, [r7, #8]
 800b4de:	f000 fa55 	bl	800b98c <prvAddCurrentTaskToDelayedList>
	}
 800b4e2:	bf00      	nop
 800b4e4:	3718      	adds	r7, #24
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	20001364 	.word	0x20001364

0800b4f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b086      	sub	sp, #24
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	68db      	ldr	r3, [r3, #12]
 800b4fc:	68db      	ldr	r3, [r3, #12]
 800b4fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d10a      	bne.n	800b51c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b50a:	f383 8811 	msr	BASEPRI, r3
 800b50e:	f3bf 8f6f 	isb	sy
 800b512:	f3bf 8f4f 	dsb	sy
 800b516:	60fb      	str	r3, [r7, #12]
}
 800b518:	bf00      	nop
 800b51a:	e7fe      	b.n	800b51a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	3318      	adds	r3, #24
 800b520:	4618      	mov	r0, r3
 800b522:	f7fe fe49 	bl	800a1b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b526:	4b1e      	ldr	r3, [pc, #120]	; (800b5a0 <xTaskRemoveFromEventList+0xb0>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d11d      	bne.n	800b56a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	3304      	adds	r3, #4
 800b532:	4618      	mov	r0, r3
 800b534:	f7fe fe40 	bl	800a1b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b53c:	4b19      	ldr	r3, [pc, #100]	; (800b5a4 <xTaskRemoveFromEventList+0xb4>)
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	429a      	cmp	r2, r3
 800b542:	d903      	bls.n	800b54c <xTaskRemoveFromEventList+0x5c>
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b548:	4a16      	ldr	r2, [pc, #88]	; (800b5a4 <xTaskRemoveFromEventList+0xb4>)
 800b54a:	6013      	str	r3, [r2, #0]
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b550:	4613      	mov	r3, r2
 800b552:	009b      	lsls	r3, r3, #2
 800b554:	4413      	add	r3, r2
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4a13      	ldr	r2, [pc, #76]	; (800b5a8 <xTaskRemoveFromEventList+0xb8>)
 800b55a:	441a      	add	r2, r3
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	3304      	adds	r3, #4
 800b560:	4619      	mov	r1, r3
 800b562:	4610      	mov	r0, r2
 800b564:	f7fe fdcb 	bl	800a0fe <vListInsertEnd>
 800b568:	e005      	b.n	800b576 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	3318      	adds	r3, #24
 800b56e:	4619      	mov	r1, r3
 800b570:	480e      	ldr	r0, [pc, #56]	; (800b5ac <xTaskRemoveFromEventList+0xbc>)
 800b572:	f7fe fdc4 	bl	800a0fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b57a:	4b0d      	ldr	r3, [pc, #52]	; (800b5b0 <xTaskRemoveFromEventList+0xc0>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b580:	429a      	cmp	r2, r3
 800b582:	d905      	bls.n	800b590 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b584:	2301      	movs	r3, #1
 800b586:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b588:	4b0a      	ldr	r3, [pc, #40]	; (800b5b4 <xTaskRemoveFromEventList+0xc4>)
 800b58a:	2201      	movs	r2, #1
 800b58c:	601a      	str	r2, [r3, #0]
 800b58e:	e001      	b.n	800b594 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b590:	2300      	movs	r3, #0
 800b592:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b594:	697b      	ldr	r3, [r7, #20]
}
 800b596:	4618      	mov	r0, r3
 800b598:	3718      	adds	r7, #24
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	20001860 	.word	0x20001860
 800b5a4:	20001840 	.word	0x20001840
 800b5a8:	20001368 	.word	0x20001368
 800b5ac:	200017f8 	.word	0x200017f8
 800b5b0:	20001364 	.word	0x20001364
 800b5b4:	2000184c 	.word	0x2000184c

0800b5b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b083      	sub	sp, #12
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b5c0:	4b06      	ldr	r3, [pc, #24]	; (800b5dc <vTaskInternalSetTimeOutState+0x24>)
 800b5c2:	681a      	ldr	r2, [r3, #0]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b5c8:	4b05      	ldr	r3, [pc, #20]	; (800b5e0 <vTaskInternalSetTimeOutState+0x28>)
 800b5ca:	681a      	ldr	r2, [r3, #0]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	605a      	str	r2, [r3, #4]
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr
 800b5dc:	20001850 	.word	0x20001850
 800b5e0:	2000183c 	.word	0x2000183c

0800b5e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b088      	sub	sp, #32
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d10a      	bne.n	800b60a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f8:	f383 8811 	msr	BASEPRI, r3
 800b5fc:	f3bf 8f6f 	isb	sy
 800b600:	f3bf 8f4f 	dsb	sy
 800b604:	613b      	str	r3, [r7, #16]
}
 800b606:	bf00      	nop
 800b608:	e7fe      	b.n	800b608 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10a      	bne.n	800b626 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b614:	f383 8811 	msr	BASEPRI, r3
 800b618:	f3bf 8f6f 	isb	sy
 800b61c:	f3bf 8f4f 	dsb	sy
 800b620:	60fb      	str	r3, [r7, #12]
}
 800b622:	bf00      	nop
 800b624:	e7fe      	b.n	800b624 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b626:	f000 fe7d 	bl	800c324 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b62a:	4b1d      	ldr	r3, [pc, #116]	; (800b6a0 <xTaskCheckForTimeOut+0xbc>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	69ba      	ldr	r2, [r7, #24]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b642:	d102      	bne.n	800b64a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b644:	2300      	movs	r3, #0
 800b646:	61fb      	str	r3, [r7, #28]
 800b648:	e023      	b.n	800b692 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	4b15      	ldr	r3, [pc, #84]	; (800b6a4 <xTaskCheckForTimeOut+0xc0>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	429a      	cmp	r2, r3
 800b654:	d007      	beq.n	800b666 <xTaskCheckForTimeOut+0x82>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	69ba      	ldr	r2, [r7, #24]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d302      	bcc.n	800b666 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b660:	2301      	movs	r3, #1
 800b662:	61fb      	str	r3, [r7, #28]
 800b664:	e015      	b.n	800b692 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	697a      	ldr	r2, [r7, #20]
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d20b      	bcs.n	800b688 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	1ad2      	subs	r2, r2, r3
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f7ff ff9b 	bl	800b5b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b682:	2300      	movs	r3, #0
 800b684:	61fb      	str	r3, [r7, #28]
 800b686:	e004      	b.n	800b692 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	2200      	movs	r2, #0
 800b68c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b68e:	2301      	movs	r3, #1
 800b690:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b692:	f000 fe77 	bl	800c384 <vPortExitCritical>

	return xReturn;
 800b696:	69fb      	ldr	r3, [r7, #28]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3720      	adds	r7, #32
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}
 800b6a0:	2000183c 	.word	0x2000183c
 800b6a4:	20001850 	.word	0x20001850

0800b6a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b6ac:	4b03      	ldr	r3, [pc, #12]	; (800b6bc <vTaskMissedYield+0x14>)
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	601a      	str	r2, [r3, #0]
}
 800b6b2:	bf00      	nop
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr
 800b6bc:	2000184c 	.word	0x2000184c

0800b6c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b082      	sub	sp, #8
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b6c8:	f000 f852 	bl	800b770 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b6cc:	4b06      	ldr	r3, [pc, #24]	; (800b6e8 <prvIdleTask+0x28>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d9f9      	bls.n	800b6c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b6d4:	4b05      	ldr	r3, [pc, #20]	; (800b6ec <prvIdleTask+0x2c>)
 800b6d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6da:	601a      	str	r2, [r3, #0]
 800b6dc:	f3bf 8f4f 	dsb	sy
 800b6e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b6e4:	e7f0      	b.n	800b6c8 <prvIdleTask+0x8>
 800b6e6:	bf00      	nop
 800b6e8:	20001368 	.word	0x20001368
 800b6ec:	e000ed04 	.word	0xe000ed04

0800b6f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b082      	sub	sp, #8
 800b6f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	607b      	str	r3, [r7, #4]
 800b6fa:	e00c      	b.n	800b716 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b6fc:	687a      	ldr	r2, [r7, #4]
 800b6fe:	4613      	mov	r3, r2
 800b700:	009b      	lsls	r3, r3, #2
 800b702:	4413      	add	r3, r2
 800b704:	009b      	lsls	r3, r3, #2
 800b706:	4a12      	ldr	r2, [pc, #72]	; (800b750 <prvInitialiseTaskLists+0x60>)
 800b708:	4413      	add	r3, r2
 800b70a:	4618      	mov	r0, r3
 800b70c:	f7fe fcca 	bl	800a0a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	3301      	adds	r3, #1
 800b714:	607b      	str	r3, [r7, #4]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2b37      	cmp	r3, #55	; 0x37
 800b71a:	d9ef      	bls.n	800b6fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b71c:	480d      	ldr	r0, [pc, #52]	; (800b754 <prvInitialiseTaskLists+0x64>)
 800b71e:	f7fe fcc1 	bl	800a0a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b722:	480d      	ldr	r0, [pc, #52]	; (800b758 <prvInitialiseTaskLists+0x68>)
 800b724:	f7fe fcbe 	bl	800a0a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b728:	480c      	ldr	r0, [pc, #48]	; (800b75c <prvInitialiseTaskLists+0x6c>)
 800b72a:	f7fe fcbb 	bl	800a0a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b72e:	480c      	ldr	r0, [pc, #48]	; (800b760 <prvInitialiseTaskLists+0x70>)
 800b730:	f7fe fcb8 	bl	800a0a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b734:	480b      	ldr	r0, [pc, #44]	; (800b764 <prvInitialiseTaskLists+0x74>)
 800b736:	f7fe fcb5 	bl	800a0a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b73a:	4b0b      	ldr	r3, [pc, #44]	; (800b768 <prvInitialiseTaskLists+0x78>)
 800b73c:	4a05      	ldr	r2, [pc, #20]	; (800b754 <prvInitialiseTaskLists+0x64>)
 800b73e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b740:	4b0a      	ldr	r3, [pc, #40]	; (800b76c <prvInitialiseTaskLists+0x7c>)
 800b742:	4a05      	ldr	r2, [pc, #20]	; (800b758 <prvInitialiseTaskLists+0x68>)
 800b744:	601a      	str	r2, [r3, #0]
}
 800b746:	bf00      	nop
 800b748:	3708      	adds	r7, #8
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	bf00      	nop
 800b750:	20001368 	.word	0x20001368
 800b754:	200017c8 	.word	0x200017c8
 800b758:	200017dc 	.word	0x200017dc
 800b75c:	200017f8 	.word	0x200017f8
 800b760:	2000180c 	.word	0x2000180c
 800b764:	20001824 	.word	0x20001824
 800b768:	200017f0 	.word	0x200017f0
 800b76c:	200017f4 	.word	0x200017f4

0800b770 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b082      	sub	sp, #8
 800b774:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b776:	e019      	b.n	800b7ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b778:	f000 fdd4 	bl	800c324 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b77c:	4b10      	ldr	r3, [pc, #64]	; (800b7c0 <prvCheckTasksWaitingTermination+0x50>)
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	68db      	ldr	r3, [r3, #12]
 800b782:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	3304      	adds	r3, #4
 800b788:	4618      	mov	r0, r3
 800b78a:	f7fe fd15 	bl	800a1b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b78e:	4b0d      	ldr	r3, [pc, #52]	; (800b7c4 <prvCheckTasksWaitingTermination+0x54>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	3b01      	subs	r3, #1
 800b794:	4a0b      	ldr	r2, [pc, #44]	; (800b7c4 <prvCheckTasksWaitingTermination+0x54>)
 800b796:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b798:	4b0b      	ldr	r3, [pc, #44]	; (800b7c8 <prvCheckTasksWaitingTermination+0x58>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	3b01      	subs	r3, #1
 800b79e:	4a0a      	ldr	r2, [pc, #40]	; (800b7c8 <prvCheckTasksWaitingTermination+0x58>)
 800b7a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b7a2:	f000 fdef 	bl	800c384 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 f810 	bl	800b7cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b7ac:	4b06      	ldr	r3, [pc, #24]	; (800b7c8 <prvCheckTasksWaitingTermination+0x58>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1e1      	bne.n	800b778 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b7b4:	bf00      	nop
 800b7b6:	bf00      	nop
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	2000180c 	.word	0x2000180c
 800b7c4:	20001838 	.word	0x20001838
 800b7c8:	20001820 	.word	0x20001820

0800b7cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b084      	sub	sp, #16
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	3354      	adds	r3, #84	; 0x54
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f001 f8ff 	bl	800c9dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d108      	bne.n	800b7fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f000 ff87 	bl	800c700 <vPortFree>
				vPortFree( pxTCB );
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 ff84 	bl	800c700 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b7f8:	e018      	b.n	800b82c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b800:	2b01      	cmp	r3, #1
 800b802:	d103      	bne.n	800b80c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 ff7b 	bl	800c700 <vPortFree>
	}
 800b80a:	e00f      	b.n	800b82c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b812:	2b02      	cmp	r3, #2
 800b814:	d00a      	beq.n	800b82c <prvDeleteTCB+0x60>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	60fb      	str	r3, [r7, #12]
}
 800b828:	bf00      	nop
 800b82a:	e7fe      	b.n	800b82a <prvDeleteTCB+0x5e>
	}
 800b82c:	bf00      	nop
 800b82e:	3710      	adds	r7, #16
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b83a:	4b0c      	ldr	r3, [pc, #48]	; (800b86c <prvResetNextTaskUnblockTime+0x38>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d104      	bne.n	800b84e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b844:	4b0a      	ldr	r3, [pc, #40]	; (800b870 <prvResetNextTaskUnblockTime+0x3c>)
 800b846:	f04f 32ff 	mov.w	r2, #4294967295
 800b84a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b84c:	e008      	b.n	800b860 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b84e:	4b07      	ldr	r3, [pc, #28]	; (800b86c <prvResetNextTaskUnblockTime+0x38>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	4a04      	ldr	r2, [pc, #16]	; (800b870 <prvResetNextTaskUnblockTime+0x3c>)
 800b85e:	6013      	str	r3, [r2, #0]
}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr
 800b86c:	200017f0 	.word	0x200017f0
 800b870:	20001858 	.word	0x20001858

0800b874 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b87a:	4b0b      	ldr	r3, [pc, #44]	; (800b8a8 <xTaskGetSchedulerState+0x34>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d102      	bne.n	800b888 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b882:	2301      	movs	r3, #1
 800b884:	607b      	str	r3, [r7, #4]
 800b886:	e008      	b.n	800b89a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b888:	4b08      	ldr	r3, [pc, #32]	; (800b8ac <xTaskGetSchedulerState+0x38>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d102      	bne.n	800b896 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b890:	2302      	movs	r3, #2
 800b892:	607b      	str	r3, [r7, #4]
 800b894:	e001      	b.n	800b89a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b896:	2300      	movs	r3, #0
 800b898:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b89a:	687b      	ldr	r3, [r7, #4]
	}
 800b89c:	4618      	mov	r0, r3
 800b89e:	370c      	adds	r7, #12
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr
 800b8a8:	20001844 	.word	0x20001844
 800b8ac:	20001860 	.word	0x20001860

0800b8b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b086      	sub	sp, #24
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d056      	beq.n	800b974 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b8c6:	4b2e      	ldr	r3, [pc, #184]	; (800b980 <xTaskPriorityDisinherit+0xd0>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	693a      	ldr	r2, [r7, #16]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	d00a      	beq.n	800b8e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b8d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d4:	f383 8811 	msr	BASEPRI, r3
 800b8d8:	f3bf 8f6f 	isb	sy
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	60fb      	str	r3, [r7, #12]
}
 800b8e2:	bf00      	nop
 800b8e4:	e7fe      	b.n	800b8e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d10a      	bne.n	800b904 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	60bb      	str	r3, [r7, #8]
}
 800b900:	bf00      	nop
 800b902:	e7fe      	b.n	800b902 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b908:	1e5a      	subs	r2, r3, #1
 800b90a:	693b      	ldr	r3, [r7, #16]
 800b90c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b916:	429a      	cmp	r2, r3
 800b918:	d02c      	beq.n	800b974 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d128      	bne.n	800b974 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	3304      	adds	r3, #4
 800b926:	4618      	mov	r0, r3
 800b928:	f7fe fc46 	bl	800a1b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b938:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b944:	4b0f      	ldr	r3, [pc, #60]	; (800b984 <xTaskPriorityDisinherit+0xd4>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	429a      	cmp	r2, r3
 800b94a:	d903      	bls.n	800b954 <xTaskPriorityDisinherit+0xa4>
 800b94c:	693b      	ldr	r3, [r7, #16]
 800b94e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b950:	4a0c      	ldr	r2, [pc, #48]	; (800b984 <xTaskPriorityDisinherit+0xd4>)
 800b952:	6013      	str	r3, [r2, #0]
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b958:	4613      	mov	r3, r2
 800b95a:	009b      	lsls	r3, r3, #2
 800b95c:	4413      	add	r3, r2
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	4a09      	ldr	r2, [pc, #36]	; (800b988 <xTaskPriorityDisinherit+0xd8>)
 800b962:	441a      	add	r2, r3
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	3304      	adds	r3, #4
 800b968:	4619      	mov	r1, r3
 800b96a:	4610      	mov	r0, r2
 800b96c:	f7fe fbc7 	bl	800a0fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b970:	2301      	movs	r3, #1
 800b972:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b974:	697b      	ldr	r3, [r7, #20]
	}
 800b976:	4618      	mov	r0, r3
 800b978:	3718      	adds	r7, #24
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	20001364 	.word	0x20001364
 800b984:	20001840 	.word	0x20001840
 800b988:	20001368 	.word	0x20001368

0800b98c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b996:	4b21      	ldr	r3, [pc, #132]	; (800ba1c <prvAddCurrentTaskToDelayedList+0x90>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b99c:	4b20      	ldr	r3, [pc, #128]	; (800ba20 <prvAddCurrentTaskToDelayedList+0x94>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	3304      	adds	r3, #4
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f7fe fc08 	bl	800a1b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ae:	d10a      	bne.n	800b9c6 <prvAddCurrentTaskToDelayedList+0x3a>
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d007      	beq.n	800b9c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9b6:	4b1a      	ldr	r3, [pc, #104]	; (800ba20 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	3304      	adds	r3, #4
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4819      	ldr	r0, [pc, #100]	; (800ba24 <prvAddCurrentTaskToDelayedList+0x98>)
 800b9c0:	f7fe fb9d 	bl	800a0fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b9c4:	e026      	b.n	800ba14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	4413      	add	r3, r2
 800b9cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b9ce:	4b14      	ldr	r3, [pc, #80]	; (800ba20 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b9d6:	68ba      	ldr	r2, [r7, #8]
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d209      	bcs.n	800b9f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9de:	4b12      	ldr	r3, [pc, #72]	; (800ba28 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b9e0:	681a      	ldr	r2, [r3, #0]
 800b9e2:	4b0f      	ldr	r3, [pc, #60]	; (800ba20 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	3304      	adds	r3, #4
 800b9e8:	4619      	mov	r1, r3
 800b9ea:	4610      	mov	r0, r2
 800b9ec:	f7fe fbab 	bl	800a146 <vListInsert>
}
 800b9f0:	e010      	b.n	800ba14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9f2:	4b0e      	ldr	r3, [pc, #56]	; (800ba2c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	4b0a      	ldr	r3, [pc, #40]	; (800ba20 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	4610      	mov	r0, r2
 800ba00:	f7fe fba1 	bl	800a146 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba04:	4b0a      	ldr	r3, [pc, #40]	; (800ba30 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68ba      	ldr	r2, [r7, #8]
 800ba0a:	429a      	cmp	r2, r3
 800ba0c:	d202      	bcs.n	800ba14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ba0e:	4a08      	ldr	r2, [pc, #32]	; (800ba30 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	6013      	str	r3, [r2, #0]
}
 800ba14:	bf00      	nop
 800ba16:	3710      	adds	r7, #16
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	2000183c 	.word	0x2000183c
 800ba20:	20001364 	.word	0x20001364
 800ba24:	20001824 	.word	0x20001824
 800ba28:	200017f4 	.word	0x200017f4
 800ba2c:	200017f0 	.word	0x200017f0
 800ba30:	20001858 	.word	0x20001858

0800ba34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b08a      	sub	sp, #40	; 0x28
 800ba38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ba3e:	f000 fb07 	bl	800c050 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ba42:	4b1c      	ldr	r3, [pc, #112]	; (800bab4 <xTimerCreateTimerTask+0x80>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d021      	beq.n	800ba8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ba52:	1d3a      	adds	r2, r7, #4
 800ba54:	f107 0108 	add.w	r1, r7, #8
 800ba58:	f107 030c 	add.w	r3, r7, #12
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f7fe fb07 	bl	800a070 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ba62:	6879      	ldr	r1, [r7, #4]
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	68fa      	ldr	r2, [r7, #12]
 800ba68:	9202      	str	r2, [sp, #8]
 800ba6a:	9301      	str	r3, [sp, #4]
 800ba6c:	2302      	movs	r3, #2
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	2300      	movs	r3, #0
 800ba72:	460a      	mov	r2, r1
 800ba74:	4910      	ldr	r1, [pc, #64]	; (800bab8 <xTimerCreateTimerTask+0x84>)
 800ba76:	4811      	ldr	r0, [pc, #68]	; (800babc <xTimerCreateTimerTask+0x88>)
 800ba78:	f7ff f8b4 	bl	800abe4 <xTaskCreateStatic>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	4a10      	ldr	r2, [pc, #64]	; (800bac0 <xTimerCreateTimerTask+0x8c>)
 800ba80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ba82:	4b0f      	ldr	r3, [pc, #60]	; (800bac0 <xTimerCreateTimerTask+0x8c>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d10a      	bne.n	800baaa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ba94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba98:	f383 8811 	msr	BASEPRI, r3
 800ba9c:	f3bf 8f6f 	isb	sy
 800baa0:	f3bf 8f4f 	dsb	sy
 800baa4:	613b      	str	r3, [r7, #16]
}
 800baa6:	bf00      	nop
 800baa8:	e7fe      	b.n	800baa8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800baaa:	697b      	ldr	r3, [r7, #20]
}
 800baac:	4618      	mov	r0, r3
 800baae:	3718      	adds	r7, #24
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	20001894 	.word	0x20001894
 800bab8:	0800d0f8 	.word	0x0800d0f8
 800babc:	0800bbf9 	.word	0x0800bbf9
 800bac0:	20001898 	.word	0x20001898

0800bac4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b08a      	sub	sp, #40	; 0x28
 800bac8:	af00      	add	r7, sp, #0
 800baca:	60f8      	str	r0, [r7, #12]
 800bacc:	60b9      	str	r1, [r7, #8]
 800bace:	607a      	str	r2, [r7, #4]
 800bad0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bad2:	2300      	movs	r3, #0
 800bad4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d10a      	bne.n	800baf2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800badc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae0:	f383 8811 	msr	BASEPRI, r3
 800bae4:	f3bf 8f6f 	isb	sy
 800bae8:	f3bf 8f4f 	dsb	sy
 800baec:	623b      	str	r3, [r7, #32]
}
 800baee:	bf00      	nop
 800baf0:	e7fe      	b.n	800baf0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800baf2:	4b1a      	ldr	r3, [pc, #104]	; (800bb5c <xTimerGenericCommand+0x98>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d02a      	beq.n	800bb50 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	2b05      	cmp	r3, #5
 800bb0a:	dc18      	bgt.n	800bb3e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bb0c:	f7ff feb2 	bl	800b874 <xTaskGetSchedulerState>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b02      	cmp	r3, #2
 800bb14:	d109      	bne.n	800bb2a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bb16:	4b11      	ldr	r3, [pc, #68]	; (800bb5c <xTimerGenericCommand+0x98>)
 800bb18:	6818      	ldr	r0, [r3, #0]
 800bb1a:	f107 0110 	add.w	r1, r7, #16
 800bb1e:	2300      	movs	r3, #0
 800bb20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb22:	f7fe fc77 	bl	800a414 <xQueueGenericSend>
 800bb26:	6278      	str	r0, [r7, #36]	; 0x24
 800bb28:	e012      	b.n	800bb50 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb2a:	4b0c      	ldr	r3, [pc, #48]	; (800bb5c <xTimerGenericCommand+0x98>)
 800bb2c:	6818      	ldr	r0, [r3, #0]
 800bb2e:	f107 0110 	add.w	r1, r7, #16
 800bb32:	2300      	movs	r3, #0
 800bb34:	2200      	movs	r2, #0
 800bb36:	f7fe fc6d 	bl	800a414 <xQueueGenericSend>
 800bb3a:	6278      	str	r0, [r7, #36]	; 0x24
 800bb3c:	e008      	b.n	800bb50 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb3e:	4b07      	ldr	r3, [pc, #28]	; (800bb5c <xTimerGenericCommand+0x98>)
 800bb40:	6818      	ldr	r0, [r3, #0]
 800bb42:	f107 0110 	add.w	r1, r7, #16
 800bb46:	2300      	movs	r3, #0
 800bb48:	683a      	ldr	r2, [r7, #0]
 800bb4a:	f7fe fd61 	bl	800a610 <xQueueGenericSendFromISR>
 800bb4e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bb50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3728      	adds	r7, #40	; 0x28
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	20001894 	.word	0x20001894

0800bb60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b088      	sub	sp, #32
 800bb64:	af02      	add	r7, sp, #8
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb6a:	4b22      	ldr	r3, [pc, #136]	; (800bbf4 <prvProcessExpiredTimer+0x94>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb74:	697b      	ldr	r3, [r7, #20]
 800bb76:	3304      	adds	r3, #4
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f7fe fb1d 	bl	800a1b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb84:	f003 0304 	and.w	r3, r3, #4
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d022      	beq.n	800bbd2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	699a      	ldr	r2, [r3, #24]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	18d1      	adds	r1, r2, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	683a      	ldr	r2, [r7, #0]
 800bb98:	6978      	ldr	r0, [r7, #20]
 800bb9a:	f000 f8d1 	bl	800bd40 <prvInsertTimerInActiveList>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d01f      	beq.n	800bbe4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bba4:	2300      	movs	r3, #0
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	2300      	movs	r3, #0
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	2100      	movs	r1, #0
 800bbae:	6978      	ldr	r0, [r7, #20]
 800bbb0:	f7ff ff88 	bl	800bac4 <xTimerGenericCommand>
 800bbb4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d113      	bne.n	800bbe4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc0:	f383 8811 	msr	BASEPRI, r3
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	f3bf 8f4f 	dsb	sy
 800bbcc:	60fb      	str	r3, [r7, #12]
}
 800bbce:	bf00      	nop
 800bbd0:	e7fe      	b.n	800bbd0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbd8:	f023 0301 	bic.w	r3, r3, #1
 800bbdc:	b2da      	uxtb	r2, r3
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	6a1b      	ldr	r3, [r3, #32]
 800bbe8:	6978      	ldr	r0, [r7, #20]
 800bbea:	4798      	blx	r3
}
 800bbec:	bf00      	nop
 800bbee:	3718      	adds	r7, #24
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	2000188c 	.word	0x2000188c

0800bbf8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b084      	sub	sp, #16
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc00:	f107 0308 	add.w	r3, r7, #8
 800bc04:	4618      	mov	r0, r3
 800bc06:	f000 f857 	bl	800bcb8 <prvGetNextExpireTime>
 800bc0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f000 f803 	bl	800bc1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bc16:	f000 f8d5 	bl	800bdc4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc1a:	e7f1      	b.n	800bc00 <prvTimerTask+0x8>

0800bc1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bc26:	f7ff fa39 	bl	800b09c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc2a:	f107 0308 	add.w	r3, r7, #8
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f000 f866 	bl	800bd00 <prvSampleTimeNow>
 800bc34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d130      	bne.n	800bc9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d10a      	bne.n	800bc58 <prvProcessTimerOrBlockTask+0x3c>
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	429a      	cmp	r2, r3
 800bc48:	d806      	bhi.n	800bc58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bc4a:	f7ff fa35 	bl	800b0b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc4e:	68f9      	ldr	r1, [r7, #12]
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f7ff ff85 	bl	800bb60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bc56:	e024      	b.n	800bca2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d008      	beq.n	800bc70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bc5e:	4b13      	ldr	r3, [pc, #76]	; (800bcac <prvProcessTimerOrBlockTask+0x90>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <prvProcessTimerOrBlockTask+0x50>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e000      	b.n	800bc6e <prvProcessTimerOrBlockTask+0x52>
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc70:	4b0f      	ldr	r3, [pc, #60]	; (800bcb0 <prvProcessTimerOrBlockTask+0x94>)
 800bc72:	6818      	ldr	r0, [r3, #0]
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	683a      	ldr	r2, [r7, #0]
 800bc7c:	4619      	mov	r1, r3
 800bc7e:	f7fe ff7d 	bl	800ab7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc82:	f7ff fa19 	bl	800b0b8 <xTaskResumeAll>
 800bc86:	4603      	mov	r3, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d10a      	bne.n	800bca2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bc8c:	4b09      	ldr	r3, [pc, #36]	; (800bcb4 <prvProcessTimerOrBlockTask+0x98>)
 800bc8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc92:	601a      	str	r2, [r3, #0]
 800bc94:	f3bf 8f4f 	dsb	sy
 800bc98:	f3bf 8f6f 	isb	sy
}
 800bc9c:	e001      	b.n	800bca2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bc9e:	f7ff fa0b 	bl	800b0b8 <xTaskResumeAll>
}
 800bca2:	bf00      	nop
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	20001890 	.word	0x20001890
 800bcb0:	20001894 	.word	0x20001894
 800bcb4:	e000ed04 	.word	0xe000ed04

0800bcb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b085      	sub	sp, #20
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bcc0:	4b0e      	ldr	r3, [pc, #56]	; (800bcfc <prvGetNextExpireTime+0x44>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d101      	bne.n	800bcce <prvGetNextExpireTime+0x16>
 800bcca:	2201      	movs	r2, #1
 800bccc:	e000      	b.n	800bcd0 <prvGetNextExpireTime+0x18>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d105      	bne.n	800bce8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bcdc:	4b07      	ldr	r3, [pc, #28]	; (800bcfc <prvGetNextExpireTime+0x44>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	68db      	ldr	r3, [r3, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	60fb      	str	r3, [r7, #12]
 800bce6:	e001      	b.n	800bcec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bce8:	2300      	movs	r3, #0
 800bcea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bcec:	68fb      	ldr	r3, [r7, #12]
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3714      	adds	r7, #20
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	2000188c 	.word	0x2000188c

0800bd00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bd08:	f7ff fa74 	bl	800b1f4 <xTaskGetTickCount>
 800bd0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bd0e:	4b0b      	ldr	r3, [pc, #44]	; (800bd3c <prvSampleTimeNow+0x3c>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	68fa      	ldr	r2, [r7, #12]
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d205      	bcs.n	800bd24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bd18:	f000 f936 	bl	800bf88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	601a      	str	r2, [r3, #0]
 800bd22:	e002      	b.n	800bd2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2200      	movs	r2, #0
 800bd28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bd2a:	4a04      	ldr	r2, [pc, #16]	; (800bd3c <prvSampleTimeNow+0x3c>)
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd30:	68fb      	ldr	r3, [r7, #12]
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3710      	adds	r7, #16
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	2000189c 	.word	0x2000189c

0800bd40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b086      	sub	sp, #24
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
 800bd4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	68ba      	ldr	r2, [r7, #8]
 800bd56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d812      	bhi.n	800bd8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	1ad2      	subs	r2, r2, r3
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	699b      	ldr	r3, [r3, #24]
 800bd70:	429a      	cmp	r2, r3
 800bd72:	d302      	bcc.n	800bd7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd74:	2301      	movs	r3, #1
 800bd76:	617b      	str	r3, [r7, #20]
 800bd78:	e01b      	b.n	800bdb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd7a:	4b10      	ldr	r3, [pc, #64]	; (800bdbc <prvInsertTimerInActiveList+0x7c>)
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	3304      	adds	r3, #4
 800bd82:	4619      	mov	r1, r3
 800bd84:	4610      	mov	r0, r2
 800bd86:	f7fe f9de 	bl	800a146 <vListInsert>
 800bd8a:	e012      	b.n	800bdb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d206      	bcs.n	800bda2 <prvInsertTimerInActiveList+0x62>
 800bd94:	68ba      	ldr	r2, [r7, #8]
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d302      	bcc.n	800bda2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	617b      	str	r3, [r7, #20]
 800bda0:	e007      	b.n	800bdb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bda2:	4b07      	ldr	r3, [pc, #28]	; (800bdc0 <prvInsertTimerInActiveList+0x80>)
 800bda4:	681a      	ldr	r2, [r3, #0]
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	3304      	adds	r3, #4
 800bdaa:	4619      	mov	r1, r3
 800bdac:	4610      	mov	r0, r2
 800bdae:	f7fe f9ca 	bl	800a146 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bdb2:	697b      	ldr	r3, [r7, #20]
}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3718      	adds	r7, #24
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}
 800bdbc:	20001890 	.word	0x20001890
 800bdc0:	2000188c 	.word	0x2000188c

0800bdc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b08e      	sub	sp, #56	; 0x38
 800bdc8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bdca:	e0ca      	b.n	800bf62 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	da18      	bge.n	800be04 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bdd2:	1d3b      	adds	r3, r7, #4
 800bdd4:	3304      	adds	r3, #4
 800bdd6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bdd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d10a      	bne.n	800bdf4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bdde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde2:	f383 8811 	msr	BASEPRI, r3
 800bde6:	f3bf 8f6f 	isb	sy
 800bdea:	f3bf 8f4f 	dsb	sy
 800bdee:	61fb      	str	r3, [r7, #28]
}
 800bdf0:	bf00      	nop
 800bdf2:	e7fe      	b.n	800bdf2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bdf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bdfa:	6850      	ldr	r0, [r2, #4]
 800bdfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bdfe:	6892      	ldr	r2, [r2, #8]
 800be00:	4611      	mov	r1, r2
 800be02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2b00      	cmp	r3, #0
 800be08:	f2c0 80aa 	blt.w	800bf60 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800be10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be12:	695b      	ldr	r3, [r3, #20]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d004      	beq.n	800be22 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be1a:	3304      	adds	r3, #4
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7fe f9cb 	bl	800a1b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be22:	463b      	mov	r3, r7
 800be24:	4618      	mov	r0, r3
 800be26:	f7ff ff6b 	bl	800bd00 <prvSampleTimeNow>
 800be2a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2b09      	cmp	r3, #9
 800be30:	f200 8097 	bhi.w	800bf62 <prvProcessReceivedCommands+0x19e>
 800be34:	a201      	add	r2, pc, #4	; (adr r2, 800be3c <prvProcessReceivedCommands+0x78>)
 800be36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be3a:	bf00      	nop
 800be3c:	0800be65 	.word	0x0800be65
 800be40:	0800be65 	.word	0x0800be65
 800be44:	0800be65 	.word	0x0800be65
 800be48:	0800bed9 	.word	0x0800bed9
 800be4c:	0800beed 	.word	0x0800beed
 800be50:	0800bf37 	.word	0x0800bf37
 800be54:	0800be65 	.word	0x0800be65
 800be58:	0800be65 	.word	0x0800be65
 800be5c:	0800bed9 	.word	0x0800bed9
 800be60:	0800beed 	.word	0x0800beed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be6a:	f043 0301 	orr.w	r3, r3, #1
 800be6e:	b2da      	uxtb	r2, r3
 800be70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be76:	68ba      	ldr	r2, [r7, #8]
 800be78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7a:	699b      	ldr	r3, [r3, #24]
 800be7c:	18d1      	adds	r1, r2, r3
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be84:	f7ff ff5c 	bl	800bd40 <prvInsertTimerInActiveList>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d069      	beq.n	800bf62 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be90:	6a1b      	ldr	r3, [r3, #32]
 800be92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be9c:	f003 0304 	and.w	r3, r3, #4
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d05e      	beq.n	800bf62 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea8:	699b      	ldr	r3, [r3, #24]
 800beaa:	441a      	add	r2, r3
 800beac:	2300      	movs	r3, #0
 800beae:	9300      	str	r3, [sp, #0]
 800beb0:	2300      	movs	r3, #0
 800beb2:	2100      	movs	r1, #0
 800beb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beb6:	f7ff fe05 	bl	800bac4 <xTimerGenericCommand>
 800beba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bebc:	6a3b      	ldr	r3, [r7, #32]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d14f      	bne.n	800bf62 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec6:	f383 8811 	msr	BASEPRI, r3
 800beca:	f3bf 8f6f 	isb	sy
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	61bb      	str	r3, [r7, #24]
}
 800bed4:	bf00      	nop
 800bed6:	e7fe      	b.n	800bed6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bede:	f023 0301 	bic.w	r3, r3, #1
 800bee2:	b2da      	uxtb	r2, r3
 800bee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bee6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800beea:	e03a      	b.n	800bf62 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800beec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bef2:	f043 0301 	orr.w	r3, r3, #1
 800bef6:	b2da      	uxtb	r2, r3
 800bef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf06:	699b      	ldr	r3, [r3, #24]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d10a      	bne.n	800bf22 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bf0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf10:	f383 8811 	msr	BASEPRI, r3
 800bf14:	f3bf 8f6f 	isb	sy
 800bf18:	f3bf 8f4f 	dsb	sy
 800bf1c:	617b      	str	r3, [r7, #20]
}
 800bf1e:	bf00      	nop
 800bf20:	e7fe      	b.n	800bf20 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf24:	699a      	ldr	r2, [r3, #24]
 800bf26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf28:	18d1      	adds	r1, r2, r3
 800bf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf30:	f7ff ff06 	bl	800bd40 <prvInsertTimerInActiveList>
					break;
 800bf34:	e015      	b.n	800bf62 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf3c:	f003 0302 	and.w	r3, r3, #2
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d103      	bne.n	800bf4c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bf44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf46:	f000 fbdb 	bl	800c700 <vPortFree>
 800bf4a:	e00a      	b.n	800bf62 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf52:	f023 0301 	bic.w	r3, r3, #1
 800bf56:	b2da      	uxtb	r2, r3
 800bf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf5e:	e000      	b.n	800bf62 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bf60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf62:	4b08      	ldr	r3, [pc, #32]	; (800bf84 <prvProcessReceivedCommands+0x1c0>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	1d39      	adds	r1, r7, #4
 800bf68:	2200      	movs	r2, #0
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f7fe fbec 	bl	800a748 <xQueueReceive>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	f47f af2a 	bne.w	800bdcc <prvProcessReceivedCommands+0x8>
	}
}
 800bf78:	bf00      	nop
 800bf7a:	bf00      	nop
 800bf7c:	3730      	adds	r7, #48	; 0x30
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	20001894 	.word	0x20001894

0800bf88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b088      	sub	sp, #32
 800bf8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf8e:	e048      	b.n	800c022 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf90:	4b2d      	ldr	r3, [pc, #180]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	68db      	ldr	r3, [r3, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf9a:	4b2b      	ldr	r3, [pc, #172]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	68db      	ldr	r3, [r3, #12]
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	3304      	adds	r3, #4
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f7fe f905 	bl	800a1b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	6a1b      	ldr	r3, [r3, #32]
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bfbc:	f003 0304 	and.w	r3, r3, #4
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d02e      	beq.n	800c022 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	699b      	ldr	r3, [r3, #24]
 800bfc8:	693a      	ldr	r2, [r7, #16]
 800bfca:	4413      	add	r3, r2
 800bfcc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bfce:	68ba      	ldr	r2, [r7, #8]
 800bfd0:	693b      	ldr	r3, [r7, #16]
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d90e      	bls.n	800bff4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	68ba      	ldr	r2, [r7, #8]
 800bfda:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	68fa      	ldr	r2, [r7, #12]
 800bfe0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfe2:	4b19      	ldr	r3, [pc, #100]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4619      	mov	r1, r3
 800bfec:	4610      	mov	r0, r2
 800bfee:	f7fe f8aa 	bl	800a146 <vListInsert>
 800bff2:	e016      	b.n	800c022 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bff4:	2300      	movs	r3, #0
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	2300      	movs	r3, #0
 800bffa:	693a      	ldr	r2, [r7, #16]
 800bffc:	2100      	movs	r1, #0
 800bffe:	68f8      	ldr	r0, [r7, #12]
 800c000:	f7ff fd60 	bl	800bac4 <xTimerGenericCommand>
 800c004:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d10a      	bne.n	800c022 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c010:	f383 8811 	msr	BASEPRI, r3
 800c014:	f3bf 8f6f 	isb	sy
 800c018:	f3bf 8f4f 	dsb	sy
 800c01c:	603b      	str	r3, [r7, #0]
}
 800c01e:	bf00      	nop
 800c020:	e7fe      	b.n	800c020 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c022:	4b09      	ldr	r3, [pc, #36]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d1b1      	bne.n	800bf90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c02c:	4b06      	ldr	r3, [pc, #24]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c032:	4b06      	ldr	r3, [pc, #24]	; (800c04c <prvSwitchTimerLists+0xc4>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	4a04      	ldr	r2, [pc, #16]	; (800c048 <prvSwitchTimerLists+0xc0>)
 800c038:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c03a:	4a04      	ldr	r2, [pc, #16]	; (800c04c <prvSwitchTimerLists+0xc4>)
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	6013      	str	r3, [r2, #0]
}
 800c040:	bf00      	nop
 800c042:	3718      	adds	r7, #24
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}
 800c048:	2000188c 	.word	0x2000188c
 800c04c:	20001890 	.word	0x20001890

0800c050 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c056:	f000 f965 	bl	800c324 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c05a:	4b15      	ldr	r3, [pc, #84]	; (800c0b0 <prvCheckForValidListAndQueue+0x60>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d120      	bne.n	800c0a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c062:	4814      	ldr	r0, [pc, #80]	; (800c0b4 <prvCheckForValidListAndQueue+0x64>)
 800c064:	f7fe f81e 	bl	800a0a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c068:	4813      	ldr	r0, [pc, #76]	; (800c0b8 <prvCheckForValidListAndQueue+0x68>)
 800c06a:	f7fe f81b 	bl	800a0a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c06e:	4b13      	ldr	r3, [pc, #76]	; (800c0bc <prvCheckForValidListAndQueue+0x6c>)
 800c070:	4a10      	ldr	r2, [pc, #64]	; (800c0b4 <prvCheckForValidListAndQueue+0x64>)
 800c072:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c074:	4b12      	ldr	r3, [pc, #72]	; (800c0c0 <prvCheckForValidListAndQueue+0x70>)
 800c076:	4a10      	ldr	r2, [pc, #64]	; (800c0b8 <prvCheckForValidListAndQueue+0x68>)
 800c078:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c07a:	2300      	movs	r3, #0
 800c07c:	9300      	str	r3, [sp, #0]
 800c07e:	4b11      	ldr	r3, [pc, #68]	; (800c0c4 <prvCheckForValidListAndQueue+0x74>)
 800c080:	4a11      	ldr	r2, [pc, #68]	; (800c0c8 <prvCheckForValidListAndQueue+0x78>)
 800c082:	2110      	movs	r1, #16
 800c084:	200a      	movs	r0, #10
 800c086:	f7fe f929 	bl	800a2dc <xQueueGenericCreateStatic>
 800c08a:	4603      	mov	r3, r0
 800c08c:	4a08      	ldr	r2, [pc, #32]	; (800c0b0 <prvCheckForValidListAndQueue+0x60>)
 800c08e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c090:	4b07      	ldr	r3, [pc, #28]	; (800c0b0 <prvCheckForValidListAndQueue+0x60>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d005      	beq.n	800c0a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c098:	4b05      	ldr	r3, [pc, #20]	; (800c0b0 <prvCheckForValidListAndQueue+0x60>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	490b      	ldr	r1, [pc, #44]	; (800c0cc <prvCheckForValidListAndQueue+0x7c>)
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f7fe fd42 	bl	800ab28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c0a4:	f000 f96e 	bl	800c384 <vPortExitCritical>
}
 800c0a8:	bf00      	nop
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	20001894 	.word	0x20001894
 800c0b4:	20001864 	.word	0x20001864
 800c0b8:	20001878 	.word	0x20001878
 800c0bc:	2000188c 	.word	0x2000188c
 800c0c0:	20001890 	.word	0x20001890
 800c0c4:	20001940 	.word	0x20001940
 800c0c8:	200018a0 	.word	0x200018a0
 800c0cc:	0800d100 	.word	0x0800d100

0800c0d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	60b9      	str	r1, [r7, #8]
 800c0da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	3b04      	subs	r3, #4
 800c0e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c0e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	3b04      	subs	r3, #4
 800c0ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	f023 0201 	bic.w	r2, r3, #1
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	3b04      	subs	r3, #4
 800c0fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c100:	4a0c      	ldr	r2, [pc, #48]	; (800c134 <pxPortInitialiseStack+0x64>)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	3b14      	subs	r3, #20
 800c10a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c10c:	687a      	ldr	r2, [r7, #4]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	3b04      	subs	r3, #4
 800c116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f06f 0202 	mvn.w	r2, #2
 800c11e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	3b20      	subs	r3, #32
 800c124:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c126:	68fb      	ldr	r3, [r7, #12]
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3714      	adds	r7, #20
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr
 800c134:	0800c139 	.word	0x0800c139

0800c138 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c138:	b480      	push	{r7}
 800c13a:	b085      	sub	sp, #20
 800c13c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c13e:	2300      	movs	r3, #0
 800c140:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c142:	4b12      	ldr	r3, [pc, #72]	; (800c18c <prvTaskExitError+0x54>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c14a:	d00a      	beq.n	800c162 <prvTaskExitError+0x2a>
	__asm volatile
 800c14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c150:	f383 8811 	msr	BASEPRI, r3
 800c154:	f3bf 8f6f 	isb	sy
 800c158:	f3bf 8f4f 	dsb	sy
 800c15c:	60fb      	str	r3, [r7, #12]
}
 800c15e:	bf00      	nop
 800c160:	e7fe      	b.n	800c160 <prvTaskExitError+0x28>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	60bb      	str	r3, [r7, #8]
}
 800c174:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c176:	bf00      	nop
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d0fc      	beq.n	800c178 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c17e:	bf00      	nop
 800c180:	bf00      	nop
 800c182:	3714      	adds	r7, #20
 800c184:	46bd      	mov	sp, r7
 800c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18a:	4770      	bx	lr
 800c18c:	20000150 	.word	0x20000150

0800c190 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c190:	4b07      	ldr	r3, [pc, #28]	; (800c1b0 <pxCurrentTCBConst2>)
 800c192:	6819      	ldr	r1, [r3, #0]
 800c194:	6808      	ldr	r0, [r1, #0]
 800c196:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c19a:	f380 8809 	msr	PSP, r0
 800c19e:	f3bf 8f6f 	isb	sy
 800c1a2:	f04f 0000 	mov.w	r0, #0
 800c1a6:	f380 8811 	msr	BASEPRI, r0
 800c1aa:	4770      	bx	lr
 800c1ac:	f3af 8000 	nop.w

0800c1b0 <pxCurrentTCBConst2>:
 800c1b0:	20001364 	.word	0x20001364
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c1b4:	bf00      	nop
 800c1b6:	bf00      	nop

0800c1b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c1b8:	4808      	ldr	r0, [pc, #32]	; (800c1dc <prvPortStartFirstTask+0x24>)
 800c1ba:	6800      	ldr	r0, [r0, #0]
 800c1bc:	6800      	ldr	r0, [r0, #0]
 800c1be:	f380 8808 	msr	MSP, r0
 800c1c2:	f04f 0000 	mov.w	r0, #0
 800c1c6:	f380 8814 	msr	CONTROL, r0
 800c1ca:	b662      	cpsie	i
 800c1cc:	b661      	cpsie	f
 800c1ce:	f3bf 8f4f 	dsb	sy
 800c1d2:	f3bf 8f6f 	isb	sy
 800c1d6:	df00      	svc	0
 800c1d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1da:	bf00      	nop
 800c1dc:	e000ed08 	.word	0xe000ed08

0800c1e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c1e6:	4b46      	ldr	r3, [pc, #280]	; (800c300 <xPortStartScheduler+0x120>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a46      	ldr	r2, [pc, #280]	; (800c304 <xPortStartScheduler+0x124>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d10a      	bne.n	800c206 <xPortStartScheduler+0x26>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	613b      	str	r3, [r7, #16]
}
 800c202:	bf00      	nop
 800c204:	e7fe      	b.n	800c204 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c206:	4b3e      	ldr	r3, [pc, #248]	; (800c300 <xPortStartScheduler+0x120>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4a3f      	ldr	r2, [pc, #252]	; (800c308 <xPortStartScheduler+0x128>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d10a      	bne.n	800c226 <xPortStartScheduler+0x46>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c214:	f383 8811 	msr	BASEPRI, r3
 800c218:	f3bf 8f6f 	isb	sy
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	60fb      	str	r3, [r7, #12]
}
 800c222:	bf00      	nop
 800c224:	e7fe      	b.n	800c224 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c226:	4b39      	ldr	r3, [pc, #228]	; (800c30c <xPortStartScheduler+0x12c>)
 800c228:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	22ff      	movs	r2, #255	; 0xff
 800c236:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c238:	697b      	ldr	r3, [r7, #20]
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	b2db      	uxtb	r3, r3
 800c23e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c240:	78fb      	ldrb	r3, [r7, #3]
 800c242:	b2db      	uxtb	r3, r3
 800c244:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c248:	b2da      	uxtb	r2, r3
 800c24a:	4b31      	ldr	r3, [pc, #196]	; (800c310 <xPortStartScheduler+0x130>)
 800c24c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c24e:	4b31      	ldr	r3, [pc, #196]	; (800c314 <xPortStartScheduler+0x134>)
 800c250:	2207      	movs	r2, #7
 800c252:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c254:	e009      	b.n	800c26a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c256:	4b2f      	ldr	r3, [pc, #188]	; (800c314 <xPortStartScheduler+0x134>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	3b01      	subs	r3, #1
 800c25c:	4a2d      	ldr	r2, [pc, #180]	; (800c314 <xPortStartScheduler+0x134>)
 800c25e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c260:	78fb      	ldrb	r3, [r7, #3]
 800c262:	b2db      	uxtb	r3, r3
 800c264:	005b      	lsls	r3, r3, #1
 800c266:	b2db      	uxtb	r3, r3
 800c268:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c26a:	78fb      	ldrb	r3, [r7, #3]
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c272:	2b80      	cmp	r3, #128	; 0x80
 800c274:	d0ef      	beq.n	800c256 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c276:	4b27      	ldr	r3, [pc, #156]	; (800c314 <xPortStartScheduler+0x134>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f1c3 0307 	rsb	r3, r3, #7
 800c27e:	2b04      	cmp	r3, #4
 800c280:	d00a      	beq.n	800c298 <xPortStartScheduler+0xb8>
	__asm volatile
 800c282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c286:	f383 8811 	msr	BASEPRI, r3
 800c28a:	f3bf 8f6f 	isb	sy
 800c28e:	f3bf 8f4f 	dsb	sy
 800c292:	60bb      	str	r3, [r7, #8]
}
 800c294:	bf00      	nop
 800c296:	e7fe      	b.n	800c296 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c298:	4b1e      	ldr	r3, [pc, #120]	; (800c314 <xPortStartScheduler+0x134>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	021b      	lsls	r3, r3, #8
 800c29e:	4a1d      	ldr	r2, [pc, #116]	; (800c314 <xPortStartScheduler+0x134>)
 800c2a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2a2:	4b1c      	ldr	r3, [pc, #112]	; (800c314 <xPortStartScheduler+0x134>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c2aa:	4a1a      	ldr	r2, [pc, #104]	; (800c314 <xPortStartScheduler+0x134>)
 800c2ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	b2da      	uxtb	r2, r3
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c2b6:	4b18      	ldr	r3, [pc, #96]	; (800c318 <xPortStartScheduler+0x138>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4a17      	ldr	r2, [pc, #92]	; (800c318 <xPortStartScheduler+0x138>)
 800c2bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c2c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c2c2:	4b15      	ldr	r3, [pc, #84]	; (800c318 <xPortStartScheduler+0x138>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	4a14      	ldr	r2, [pc, #80]	; (800c318 <xPortStartScheduler+0x138>)
 800c2c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c2cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c2ce:	f000 f8dd 	bl	800c48c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2d2:	4b12      	ldr	r3, [pc, #72]	; (800c31c <xPortStartScheduler+0x13c>)
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2d8:	f000 f8fc 	bl	800c4d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2dc:	4b10      	ldr	r3, [pc, #64]	; (800c320 <xPortStartScheduler+0x140>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4a0f      	ldr	r2, [pc, #60]	; (800c320 <xPortStartScheduler+0x140>)
 800c2e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c2e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2e8:	f7ff ff66 	bl	800c1b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2ec:	f7ff f84c 	bl	800b388 <vTaskSwitchContext>
	prvTaskExitError();
 800c2f0:	f7ff ff22 	bl	800c138 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3718      	adds	r7, #24
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	e000ed00 	.word	0xe000ed00
 800c304:	410fc271 	.word	0x410fc271
 800c308:	410fc270 	.word	0x410fc270
 800c30c:	e000e400 	.word	0xe000e400
 800c310:	20001990 	.word	0x20001990
 800c314:	20001994 	.word	0x20001994
 800c318:	e000ed20 	.word	0xe000ed20
 800c31c:	20000150 	.word	0x20000150
 800c320:	e000ef34 	.word	0xe000ef34

0800c324 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
	__asm volatile
 800c32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32e:	f383 8811 	msr	BASEPRI, r3
 800c332:	f3bf 8f6f 	isb	sy
 800c336:	f3bf 8f4f 	dsb	sy
 800c33a:	607b      	str	r3, [r7, #4]
}
 800c33c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c33e:	4b0f      	ldr	r3, [pc, #60]	; (800c37c <vPortEnterCritical+0x58>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	3301      	adds	r3, #1
 800c344:	4a0d      	ldr	r2, [pc, #52]	; (800c37c <vPortEnterCritical+0x58>)
 800c346:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c348:	4b0c      	ldr	r3, [pc, #48]	; (800c37c <vPortEnterCritical+0x58>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d10f      	bne.n	800c370 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c350:	4b0b      	ldr	r3, [pc, #44]	; (800c380 <vPortEnterCritical+0x5c>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	b2db      	uxtb	r3, r3
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00a      	beq.n	800c370 <vPortEnterCritical+0x4c>
	__asm volatile
 800c35a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c35e:	f383 8811 	msr	BASEPRI, r3
 800c362:	f3bf 8f6f 	isb	sy
 800c366:	f3bf 8f4f 	dsb	sy
 800c36a:	603b      	str	r3, [r7, #0]
}
 800c36c:	bf00      	nop
 800c36e:	e7fe      	b.n	800c36e <vPortEnterCritical+0x4a>
	}
}
 800c370:	bf00      	nop
 800c372:	370c      	adds	r7, #12
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr
 800c37c:	20000150 	.word	0x20000150
 800c380:	e000ed04 	.word	0xe000ed04

0800c384 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c38a:	4b12      	ldr	r3, [pc, #72]	; (800c3d4 <vPortExitCritical+0x50>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d10a      	bne.n	800c3a8 <vPortExitCritical+0x24>
	__asm volatile
 800c392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c396:	f383 8811 	msr	BASEPRI, r3
 800c39a:	f3bf 8f6f 	isb	sy
 800c39e:	f3bf 8f4f 	dsb	sy
 800c3a2:	607b      	str	r3, [r7, #4]
}
 800c3a4:	bf00      	nop
 800c3a6:	e7fe      	b.n	800c3a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c3a8:	4b0a      	ldr	r3, [pc, #40]	; (800c3d4 <vPortExitCritical+0x50>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	4a09      	ldr	r2, [pc, #36]	; (800c3d4 <vPortExitCritical+0x50>)
 800c3b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3b2:	4b08      	ldr	r3, [pc, #32]	; (800c3d4 <vPortExitCritical+0x50>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d105      	bne.n	800c3c6 <vPortExitCritical+0x42>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	f383 8811 	msr	BASEPRI, r3
}
 800c3c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3c6:	bf00      	nop
 800c3c8:	370c      	adds	r7, #12
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d0:	4770      	bx	lr
 800c3d2:	bf00      	nop
 800c3d4:	20000150 	.word	0x20000150
	...

0800c3e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3e0:	f3ef 8009 	mrs	r0, PSP
 800c3e4:	f3bf 8f6f 	isb	sy
 800c3e8:	4b15      	ldr	r3, [pc, #84]	; (800c440 <pxCurrentTCBConst>)
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	f01e 0f10 	tst.w	lr, #16
 800c3f0:	bf08      	it	eq
 800c3f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fa:	6010      	str	r0, [r2, #0]
 800c3fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c400:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c404:	f380 8811 	msr	BASEPRI, r0
 800c408:	f3bf 8f4f 	dsb	sy
 800c40c:	f3bf 8f6f 	isb	sy
 800c410:	f7fe ffba 	bl	800b388 <vTaskSwitchContext>
 800c414:	f04f 0000 	mov.w	r0, #0
 800c418:	f380 8811 	msr	BASEPRI, r0
 800c41c:	bc09      	pop	{r0, r3}
 800c41e:	6819      	ldr	r1, [r3, #0]
 800c420:	6808      	ldr	r0, [r1, #0]
 800c422:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c426:	f01e 0f10 	tst.w	lr, #16
 800c42a:	bf08      	it	eq
 800c42c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c430:	f380 8809 	msr	PSP, r0
 800c434:	f3bf 8f6f 	isb	sy
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	f3af 8000 	nop.w

0800c440 <pxCurrentTCBConst>:
 800c440:	20001364 	.word	0x20001364
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop

0800c448 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
	__asm volatile
 800c44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c452:	f383 8811 	msr	BASEPRI, r3
 800c456:	f3bf 8f6f 	isb	sy
 800c45a:	f3bf 8f4f 	dsb	sy
 800c45e:	607b      	str	r3, [r7, #4]
}
 800c460:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c462:	f7fe fed7 	bl	800b214 <xTaskIncrementTick>
 800c466:	4603      	mov	r3, r0
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d003      	beq.n	800c474 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c46c:	4b06      	ldr	r3, [pc, #24]	; (800c488 <xPortSysTickHandler+0x40>)
 800c46e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c472:	601a      	str	r2, [r3, #0]
 800c474:	2300      	movs	r3, #0
 800c476:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	f383 8811 	msr	BASEPRI, r3
}
 800c47e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c480:	bf00      	nop
 800c482:	3708      	adds	r7, #8
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}
 800c488:	e000ed04 	.word	0xe000ed04

0800c48c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c48c:	b480      	push	{r7}
 800c48e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c490:	4b0b      	ldr	r3, [pc, #44]	; (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c492:	2200      	movs	r2, #0
 800c494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c496:	4b0b      	ldr	r3, [pc, #44]	; (800c4c4 <vPortSetupTimerInterrupt+0x38>)
 800c498:	2200      	movs	r2, #0
 800c49a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c49c:	4b0a      	ldr	r3, [pc, #40]	; (800c4c8 <vPortSetupTimerInterrupt+0x3c>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a0a      	ldr	r2, [pc, #40]	; (800c4cc <vPortSetupTimerInterrupt+0x40>)
 800c4a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4a6:	099b      	lsrs	r3, r3, #6
 800c4a8:	4a09      	ldr	r2, [pc, #36]	; (800c4d0 <vPortSetupTimerInterrupt+0x44>)
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4ae:	4b04      	ldr	r3, [pc, #16]	; (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c4b0:	2207      	movs	r2, #7
 800c4b2:	601a      	str	r2, [r3, #0]
}
 800c4b4:	bf00      	nop
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	e000e010 	.word	0xe000e010
 800c4c4:	e000e018 	.word	0xe000e018
 800c4c8:	20000144 	.word	0x20000144
 800c4cc:	10624dd3 	.word	0x10624dd3
 800c4d0:	e000e014 	.word	0xe000e014

0800c4d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c4e4 <vPortEnableVFP+0x10>
 800c4d8:	6801      	ldr	r1, [r0, #0]
 800c4da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c4de:	6001      	str	r1, [r0, #0]
 800c4e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4e2:	bf00      	nop
 800c4e4:	e000ed88 	.word	0xe000ed88

0800c4e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c4ee:	f3ef 8305 	mrs	r3, IPSR
 800c4f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2b0f      	cmp	r3, #15
 800c4f8:	d914      	bls.n	800c524 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c4fa:	4a17      	ldr	r2, [pc, #92]	; (800c558 <vPortValidateInterruptPriority+0x70>)
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4413      	add	r3, r2
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c504:	4b15      	ldr	r3, [pc, #84]	; (800c55c <vPortValidateInterruptPriority+0x74>)
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	7afa      	ldrb	r2, [r7, #11]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d20a      	bcs.n	800c524 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	607b      	str	r3, [r7, #4]
}
 800c520:	bf00      	nop
 800c522:	e7fe      	b.n	800c522 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c524:	4b0e      	ldr	r3, [pc, #56]	; (800c560 <vPortValidateInterruptPriority+0x78>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c52c:	4b0d      	ldr	r3, [pc, #52]	; (800c564 <vPortValidateInterruptPriority+0x7c>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	429a      	cmp	r2, r3
 800c532:	d90a      	bls.n	800c54a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c538:	f383 8811 	msr	BASEPRI, r3
 800c53c:	f3bf 8f6f 	isb	sy
 800c540:	f3bf 8f4f 	dsb	sy
 800c544:	603b      	str	r3, [r7, #0]
}
 800c546:	bf00      	nop
 800c548:	e7fe      	b.n	800c548 <vPortValidateInterruptPriority+0x60>
	}
 800c54a:	bf00      	nop
 800c54c:	3714      	adds	r7, #20
 800c54e:	46bd      	mov	sp, r7
 800c550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c554:	4770      	bx	lr
 800c556:	bf00      	nop
 800c558:	e000e3f0 	.word	0xe000e3f0
 800c55c:	20001990 	.word	0x20001990
 800c560:	e000ed0c 	.word	0xe000ed0c
 800c564:	20001994 	.word	0x20001994

0800c568 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b08a      	sub	sp, #40	; 0x28
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c570:	2300      	movs	r3, #0
 800c572:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c574:	f7fe fd92 	bl	800b09c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c578:	4b5b      	ldr	r3, [pc, #364]	; (800c6e8 <pvPortMalloc+0x180>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d101      	bne.n	800c584 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c580:	f000 f920 	bl	800c7c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c584:	4b59      	ldr	r3, [pc, #356]	; (800c6ec <pvPortMalloc+0x184>)
 800c586:	681a      	ldr	r2, [r3, #0]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4013      	ands	r3, r2
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	f040 8093 	bne.w	800c6b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d01d      	beq.n	800c5d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c598:	2208      	movs	r2, #8
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	4413      	add	r3, r2
 800c59e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f003 0307 	and.w	r3, r3, #7
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d014      	beq.n	800c5d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f023 0307 	bic.w	r3, r3, #7
 800c5b0:	3308      	adds	r3, #8
 800c5b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f003 0307 	and.w	r3, r3, #7
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00a      	beq.n	800c5d4 <pvPortMalloc+0x6c>
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c2:	f383 8811 	msr	BASEPRI, r3
 800c5c6:	f3bf 8f6f 	isb	sy
 800c5ca:	f3bf 8f4f 	dsb	sy
 800c5ce:	617b      	str	r3, [r7, #20]
}
 800c5d0:	bf00      	nop
 800c5d2:	e7fe      	b.n	800c5d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d06e      	beq.n	800c6b8 <pvPortMalloc+0x150>
 800c5da:	4b45      	ldr	r3, [pc, #276]	; (800c6f0 <pvPortMalloc+0x188>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	687a      	ldr	r2, [r7, #4]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d869      	bhi.n	800c6b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c5e4:	4b43      	ldr	r3, [pc, #268]	; (800c6f4 <pvPortMalloc+0x18c>)
 800c5e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c5e8:	4b42      	ldr	r3, [pc, #264]	; (800c6f4 <pvPortMalloc+0x18c>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c5ee:	e004      	b.n	800c5fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	429a      	cmp	r2, r3
 800c602:	d903      	bls.n	800c60c <pvPortMalloc+0xa4>
 800c604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d1f1      	bne.n	800c5f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c60c:	4b36      	ldr	r3, [pc, #216]	; (800c6e8 <pvPortMalloc+0x180>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c612:	429a      	cmp	r2, r3
 800c614:	d050      	beq.n	800c6b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c616:	6a3b      	ldr	r3, [r7, #32]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	2208      	movs	r2, #8
 800c61c:	4413      	add	r3, r2
 800c61e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c62a:	685a      	ldr	r2, [r3, #4]
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	1ad2      	subs	r2, r2, r3
 800c630:	2308      	movs	r3, #8
 800c632:	005b      	lsls	r3, r3, #1
 800c634:	429a      	cmp	r2, r3
 800c636:	d91f      	bls.n	800c678 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	4413      	add	r3, r2
 800c63e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c640:	69bb      	ldr	r3, [r7, #24]
 800c642:	f003 0307 	and.w	r3, r3, #7
 800c646:	2b00      	cmp	r3, #0
 800c648:	d00a      	beq.n	800c660 <pvPortMalloc+0xf8>
	__asm volatile
 800c64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c64e:	f383 8811 	msr	BASEPRI, r3
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	613b      	str	r3, [r7, #16]
}
 800c65c:	bf00      	nop
 800c65e:	e7fe      	b.n	800c65e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c662:	685a      	ldr	r2, [r3, #4]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	1ad2      	subs	r2, r2, r3
 800c668:	69bb      	ldr	r3, [r7, #24]
 800c66a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c672:	69b8      	ldr	r0, [r7, #24]
 800c674:	f000 f908 	bl	800c888 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c678:	4b1d      	ldr	r3, [pc, #116]	; (800c6f0 <pvPortMalloc+0x188>)
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	1ad3      	subs	r3, r2, r3
 800c682:	4a1b      	ldr	r2, [pc, #108]	; (800c6f0 <pvPortMalloc+0x188>)
 800c684:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c686:	4b1a      	ldr	r3, [pc, #104]	; (800c6f0 <pvPortMalloc+0x188>)
 800c688:	681a      	ldr	r2, [r3, #0]
 800c68a:	4b1b      	ldr	r3, [pc, #108]	; (800c6f8 <pvPortMalloc+0x190>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d203      	bcs.n	800c69a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c692:	4b17      	ldr	r3, [pc, #92]	; (800c6f0 <pvPortMalloc+0x188>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	4a18      	ldr	r2, [pc, #96]	; (800c6f8 <pvPortMalloc+0x190>)
 800c698:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c69a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c69c:	685a      	ldr	r2, [r3, #4]
 800c69e:	4b13      	ldr	r3, [pc, #76]	; (800c6ec <pvPortMalloc+0x184>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	431a      	orrs	r2, r3
 800c6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c6ae:	4b13      	ldr	r3, [pc, #76]	; (800c6fc <pvPortMalloc+0x194>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	3301      	adds	r3, #1
 800c6b4:	4a11      	ldr	r2, [pc, #68]	; (800c6fc <pvPortMalloc+0x194>)
 800c6b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c6b8:	f7fe fcfe 	bl	800b0b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	f003 0307 	and.w	r3, r3, #7
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d00a      	beq.n	800c6dc <pvPortMalloc+0x174>
	__asm volatile
 800c6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ca:	f383 8811 	msr	BASEPRI, r3
 800c6ce:	f3bf 8f6f 	isb	sy
 800c6d2:	f3bf 8f4f 	dsb	sy
 800c6d6:	60fb      	str	r3, [r7, #12]
}
 800c6d8:	bf00      	nop
 800c6da:	e7fe      	b.n	800c6da <pvPortMalloc+0x172>
	return pvReturn;
 800c6dc:	69fb      	ldr	r3, [r7, #28]
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3728      	adds	r7, #40	; 0x28
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
 800c6e6:	bf00      	nop
 800c6e8:	200055a0 	.word	0x200055a0
 800c6ec:	200055b4 	.word	0x200055b4
 800c6f0:	200055a4 	.word	0x200055a4
 800c6f4:	20005598 	.word	0x20005598
 800c6f8:	200055a8 	.word	0x200055a8
 800c6fc:	200055ac 	.word	0x200055ac

0800c700 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b086      	sub	sp, #24
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d04d      	beq.n	800c7ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c712:	2308      	movs	r3, #8
 800c714:	425b      	negs	r3, r3
 800c716:	697a      	ldr	r2, [r7, #20]
 800c718:	4413      	add	r3, r2
 800c71a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	685a      	ldr	r2, [r3, #4]
 800c724:	4b24      	ldr	r3, [pc, #144]	; (800c7b8 <vPortFree+0xb8>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4013      	ands	r3, r2
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d10a      	bne.n	800c744 <vPortFree+0x44>
	__asm volatile
 800c72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c732:	f383 8811 	msr	BASEPRI, r3
 800c736:	f3bf 8f6f 	isb	sy
 800c73a:	f3bf 8f4f 	dsb	sy
 800c73e:	60fb      	str	r3, [r7, #12]
}
 800c740:	bf00      	nop
 800c742:	e7fe      	b.n	800c742 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c744:	693b      	ldr	r3, [r7, #16]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d00a      	beq.n	800c762 <vPortFree+0x62>
	__asm volatile
 800c74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c750:	f383 8811 	msr	BASEPRI, r3
 800c754:	f3bf 8f6f 	isb	sy
 800c758:	f3bf 8f4f 	dsb	sy
 800c75c:	60bb      	str	r3, [r7, #8]
}
 800c75e:	bf00      	nop
 800c760:	e7fe      	b.n	800c760 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	685a      	ldr	r2, [r3, #4]
 800c766:	4b14      	ldr	r3, [pc, #80]	; (800c7b8 <vPortFree+0xb8>)
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4013      	ands	r3, r2
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d01e      	beq.n	800c7ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d11a      	bne.n	800c7ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	685a      	ldr	r2, [r3, #4]
 800c77c:	4b0e      	ldr	r3, [pc, #56]	; (800c7b8 <vPortFree+0xb8>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	43db      	mvns	r3, r3
 800c782:	401a      	ands	r2, r3
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c788:	f7fe fc88 	bl	800b09c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	685a      	ldr	r2, [r3, #4]
 800c790:	4b0a      	ldr	r3, [pc, #40]	; (800c7bc <vPortFree+0xbc>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4413      	add	r3, r2
 800c796:	4a09      	ldr	r2, [pc, #36]	; (800c7bc <vPortFree+0xbc>)
 800c798:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c79a:	6938      	ldr	r0, [r7, #16]
 800c79c:	f000 f874 	bl	800c888 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c7a0:	4b07      	ldr	r3, [pc, #28]	; (800c7c0 <vPortFree+0xc0>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	4a06      	ldr	r2, [pc, #24]	; (800c7c0 <vPortFree+0xc0>)
 800c7a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c7aa:	f7fe fc85 	bl	800b0b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c7ae:	bf00      	nop
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
 800c7b6:	bf00      	nop
 800c7b8:	200055b4 	.word	0x200055b4
 800c7bc:	200055a4 	.word	0x200055a4
 800c7c0:	200055b0 	.word	0x200055b0

0800c7c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b085      	sub	sp, #20
 800c7c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c7ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c7ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c7d0:	4b27      	ldr	r3, [pc, #156]	; (800c870 <prvHeapInit+0xac>)
 800c7d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f003 0307 	and.w	r3, r3, #7
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d00c      	beq.n	800c7f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	3307      	adds	r3, #7
 800c7e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	f023 0307 	bic.w	r3, r3, #7
 800c7ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	1ad3      	subs	r3, r2, r3
 800c7f2:	4a1f      	ldr	r2, [pc, #124]	; (800c870 <prvHeapInit+0xac>)
 800c7f4:	4413      	add	r3, r2
 800c7f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c7fc:	4a1d      	ldr	r2, [pc, #116]	; (800c874 <prvHeapInit+0xb0>)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c802:	4b1c      	ldr	r3, [pc, #112]	; (800c874 <prvHeapInit+0xb0>)
 800c804:	2200      	movs	r2, #0
 800c806:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	68ba      	ldr	r2, [r7, #8]
 800c80c:	4413      	add	r3, r2
 800c80e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c810:	2208      	movs	r2, #8
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	1a9b      	subs	r3, r3, r2
 800c816:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f023 0307 	bic.w	r3, r3, #7
 800c81e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	4a15      	ldr	r2, [pc, #84]	; (800c878 <prvHeapInit+0xb4>)
 800c824:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c826:	4b14      	ldr	r3, [pc, #80]	; (800c878 <prvHeapInit+0xb4>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	2200      	movs	r2, #0
 800c82c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c82e:	4b12      	ldr	r3, [pc, #72]	; (800c878 <prvHeapInit+0xb4>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2200      	movs	r2, #0
 800c834:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	68fa      	ldr	r2, [r7, #12]
 800c83e:	1ad2      	subs	r2, r2, r3
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c844:	4b0c      	ldr	r3, [pc, #48]	; (800c878 <prvHeapInit+0xb4>)
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	4a0a      	ldr	r2, [pc, #40]	; (800c87c <prvHeapInit+0xb8>)
 800c852:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	4a09      	ldr	r2, [pc, #36]	; (800c880 <prvHeapInit+0xbc>)
 800c85a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c85c:	4b09      	ldr	r3, [pc, #36]	; (800c884 <prvHeapInit+0xc0>)
 800c85e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c862:	601a      	str	r2, [r3, #0]
}
 800c864:	bf00      	nop
 800c866:	3714      	adds	r7, #20
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr
 800c870:	20001998 	.word	0x20001998
 800c874:	20005598 	.word	0x20005598
 800c878:	200055a0 	.word	0x200055a0
 800c87c:	200055a8 	.word	0x200055a8
 800c880:	200055a4 	.word	0x200055a4
 800c884:	200055b4 	.word	0x200055b4

0800c888 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c888:	b480      	push	{r7}
 800c88a:	b085      	sub	sp, #20
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c890:	4b28      	ldr	r3, [pc, #160]	; (800c934 <prvInsertBlockIntoFreeList+0xac>)
 800c892:	60fb      	str	r3, [r7, #12]
 800c894:	e002      	b.n	800c89c <prvInsertBlockIntoFreeList+0x14>
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	60fb      	str	r3, [r7, #12]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	687a      	ldr	r2, [r7, #4]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d8f7      	bhi.n	800c896 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	68ba      	ldr	r2, [r7, #8]
 800c8b0:	4413      	add	r3, r2
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d108      	bne.n	800c8ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	441a      	add	r2, r3
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	68ba      	ldr	r2, [r7, #8]
 800c8d4:	441a      	add	r2, r3
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d118      	bne.n	800c910 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	4b15      	ldr	r3, [pc, #84]	; (800c938 <prvInsertBlockIntoFreeList+0xb0>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d00d      	beq.n	800c906 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	441a      	add	r2, r3
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	601a      	str	r2, [r3, #0]
 800c904:	e008      	b.n	800c918 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c906:	4b0c      	ldr	r3, [pc, #48]	; (800c938 <prvInsertBlockIntoFreeList+0xb0>)
 800c908:	681a      	ldr	r2, [r3, #0]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	601a      	str	r2, [r3, #0]
 800c90e:	e003      	b.n	800c918 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681a      	ldr	r2, [r3, #0]
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c918:	68fa      	ldr	r2, [r7, #12]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d002      	beq.n	800c926 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	687a      	ldr	r2, [r7, #4]
 800c924:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c926:	bf00      	nop
 800c928:	3714      	adds	r7, #20
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	20005598 	.word	0x20005598
 800c938:	200055a0 	.word	0x200055a0

0800c93c <__errno>:
 800c93c:	4b01      	ldr	r3, [pc, #4]	; (800c944 <__errno+0x8>)
 800c93e:	6818      	ldr	r0, [r3, #0]
 800c940:	4770      	bx	lr
 800c942:	bf00      	nop
 800c944:	20000154 	.word	0x20000154

0800c948 <__libc_init_array>:
 800c948:	b570      	push	{r4, r5, r6, lr}
 800c94a:	4d0d      	ldr	r5, [pc, #52]	; (800c980 <__libc_init_array+0x38>)
 800c94c:	4c0d      	ldr	r4, [pc, #52]	; (800c984 <__libc_init_array+0x3c>)
 800c94e:	1b64      	subs	r4, r4, r5
 800c950:	10a4      	asrs	r4, r4, #2
 800c952:	2600      	movs	r6, #0
 800c954:	42a6      	cmp	r6, r4
 800c956:	d109      	bne.n	800c96c <__libc_init_array+0x24>
 800c958:	4d0b      	ldr	r5, [pc, #44]	; (800c988 <__libc_init_array+0x40>)
 800c95a:	4c0c      	ldr	r4, [pc, #48]	; (800c98c <__libc_init_array+0x44>)
 800c95c:	f000 fb8c 	bl	800d078 <_init>
 800c960:	1b64      	subs	r4, r4, r5
 800c962:	10a4      	asrs	r4, r4, #2
 800c964:	2600      	movs	r6, #0
 800c966:	42a6      	cmp	r6, r4
 800c968:	d105      	bne.n	800c976 <__libc_init_array+0x2e>
 800c96a:	bd70      	pop	{r4, r5, r6, pc}
 800c96c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c970:	4798      	blx	r3
 800c972:	3601      	adds	r6, #1
 800c974:	e7ee      	b.n	800c954 <__libc_init_array+0xc>
 800c976:	f855 3b04 	ldr.w	r3, [r5], #4
 800c97a:	4798      	blx	r3
 800c97c:	3601      	adds	r6, #1
 800c97e:	e7f2      	b.n	800c966 <__libc_init_array+0x1e>
 800c980:	0800d2c8 	.word	0x0800d2c8
 800c984:	0800d2c8 	.word	0x0800d2c8
 800c988:	0800d2c8 	.word	0x0800d2c8
 800c98c:	0800d2cc 	.word	0x0800d2cc

0800c990 <__retarget_lock_acquire_recursive>:
 800c990:	4770      	bx	lr

0800c992 <__retarget_lock_release_recursive>:
 800c992:	4770      	bx	lr

0800c994 <memcpy>:
 800c994:	440a      	add	r2, r1
 800c996:	4291      	cmp	r1, r2
 800c998:	f100 33ff 	add.w	r3, r0, #4294967295
 800c99c:	d100      	bne.n	800c9a0 <memcpy+0xc>
 800c99e:	4770      	bx	lr
 800c9a0:	b510      	push	{r4, lr}
 800c9a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9aa:	4291      	cmp	r1, r2
 800c9ac:	d1f9      	bne.n	800c9a2 <memcpy+0xe>
 800c9ae:	bd10      	pop	{r4, pc}

0800c9b0 <memset>:
 800c9b0:	4402      	add	r2, r0
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d100      	bne.n	800c9ba <memset+0xa>
 800c9b8:	4770      	bx	lr
 800c9ba:	f803 1b01 	strb.w	r1, [r3], #1
 800c9be:	e7f9      	b.n	800c9b4 <memset+0x4>

0800c9c0 <cleanup_glue>:
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	460c      	mov	r4, r1
 800c9c4:	6809      	ldr	r1, [r1, #0]
 800c9c6:	4605      	mov	r5, r0
 800c9c8:	b109      	cbz	r1, 800c9ce <cleanup_glue+0xe>
 800c9ca:	f7ff fff9 	bl	800c9c0 <cleanup_glue>
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4628      	mov	r0, r5
 800c9d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9d6:	f000 b869 	b.w	800caac <_free_r>
	...

0800c9dc <_reclaim_reent>:
 800c9dc:	4b2c      	ldr	r3, [pc, #176]	; (800ca90 <_reclaim_reent+0xb4>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4283      	cmp	r3, r0
 800c9e2:	b570      	push	{r4, r5, r6, lr}
 800c9e4:	4604      	mov	r4, r0
 800c9e6:	d051      	beq.n	800ca8c <_reclaim_reent+0xb0>
 800c9e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c9ea:	b143      	cbz	r3, 800c9fe <_reclaim_reent+0x22>
 800c9ec:	68db      	ldr	r3, [r3, #12]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d14a      	bne.n	800ca88 <_reclaim_reent+0xac>
 800c9f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9f4:	6819      	ldr	r1, [r3, #0]
 800c9f6:	b111      	cbz	r1, 800c9fe <_reclaim_reent+0x22>
 800c9f8:	4620      	mov	r0, r4
 800c9fa:	f000 f857 	bl	800caac <_free_r>
 800c9fe:	6961      	ldr	r1, [r4, #20]
 800ca00:	b111      	cbz	r1, 800ca08 <_reclaim_reent+0x2c>
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 f852 	bl	800caac <_free_r>
 800ca08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ca0a:	b111      	cbz	r1, 800ca12 <_reclaim_reent+0x36>
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	f000 f84d 	bl	800caac <_free_r>
 800ca12:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ca14:	b111      	cbz	r1, 800ca1c <_reclaim_reent+0x40>
 800ca16:	4620      	mov	r0, r4
 800ca18:	f000 f848 	bl	800caac <_free_r>
 800ca1c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ca1e:	b111      	cbz	r1, 800ca26 <_reclaim_reent+0x4a>
 800ca20:	4620      	mov	r0, r4
 800ca22:	f000 f843 	bl	800caac <_free_r>
 800ca26:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ca28:	b111      	cbz	r1, 800ca30 <_reclaim_reent+0x54>
 800ca2a:	4620      	mov	r0, r4
 800ca2c:	f000 f83e 	bl	800caac <_free_r>
 800ca30:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ca32:	b111      	cbz	r1, 800ca3a <_reclaim_reent+0x5e>
 800ca34:	4620      	mov	r0, r4
 800ca36:	f000 f839 	bl	800caac <_free_r>
 800ca3a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ca3c:	b111      	cbz	r1, 800ca44 <_reclaim_reent+0x68>
 800ca3e:	4620      	mov	r0, r4
 800ca40:	f000 f834 	bl	800caac <_free_r>
 800ca44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca46:	b111      	cbz	r1, 800ca4e <_reclaim_reent+0x72>
 800ca48:	4620      	mov	r0, r4
 800ca4a:	f000 f82f 	bl	800caac <_free_r>
 800ca4e:	69a3      	ldr	r3, [r4, #24]
 800ca50:	b1e3      	cbz	r3, 800ca8c <_reclaim_reent+0xb0>
 800ca52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ca54:	4620      	mov	r0, r4
 800ca56:	4798      	blx	r3
 800ca58:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ca5a:	b1b9      	cbz	r1, 800ca8c <_reclaim_reent+0xb0>
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca62:	f7ff bfad 	b.w	800c9c0 <cleanup_glue>
 800ca66:	5949      	ldr	r1, [r1, r5]
 800ca68:	b941      	cbnz	r1, 800ca7c <_reclaim_reent+0xa0>
 800ca6a:	3504      	adds	r5, #4
 800ca6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca6e:	2d80      	cmp	r5, #128	; 0x80
 800ca70:	68d9      	ldr	r1, [r3, #12]
 800ca72:	d1f8      	bne.n	800ca66 <_reclaim_reent+0x8a>
 800ca74:	4620      	mov	r0, r4
 800ca76:	f000 f819 	bl	800caac <_free_r>
 800ca7a:	e7ba      	b.n	800c9f2 <_reclaim_reent+0x16>
 800ca7c:	680e      	ldr	r6, [r1, #0]
 800ca7e:	4620      	mov	r0, r4
 800ca80:	f000 f814 	bl	800caac <_free_r>
 800ca84:	4631      	mov	r1, r6
 800ca86:	e7ef      	b.n	800ca68 <_reclaim_reent+0x8c>
 800ca88:	2500      	movs	r5, #0
 800ca8a:	e7ef      	b.n	800ca6c <_reclaim_reent+0x90>
 800ca8c:	bd70      	pop	{r4, r5, r6, pc}
 800ca8e:	bf00      	nop
 800ca90:	20000154 	.word	0x20000154

0800ca94 <__malloc_lock>:
 800ca94:	4801      	ldr	r0, [pc, #4]	; (800ca9c <__malloc_lock+0x8>)
 800ca96:	f7ff bf7b 	b.w	800c990 <__retarget_lock_acquire_recursive>
 800ca9a:	bf00      	nop
 800ca9c:	200055b8 	.word	0x200055b8

0800caa0 <__malloc_unlock>:
 800caa0:	4801      	ldr	r0, [pc, #4]	; (800caa8 <__malloc_unlock+0x8>)
 800caa2:	f7ff bf76 	b.w	800c992 <__retarget_lock_release_recursive>
 800caa6:	bf00      	nop
 800caa8:	200055b8 	.word	0x200055b8

0800caac <_free_r>:
 800caac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800caae:	2900      	cmp	r1, #0
 800cab0:	d044      	beq.n	800cb3c <_free_r+0x90>
 800cab2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cab6:	9001      	str	r0, [sp, #4]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	f1a1 0404 	sub.w	r4, r1, #4
 800cabe:	bfb8      	it	lt
 800cac0:	18e4      	addlt	r4, r4, r3
 800cac2:	f7ff ffe7 	bl	800ca94 <__malloc_lock>
 800cac6:	4a1e      	ldr	r2, [pc, #120]	; (800cb40 <_free_r+0x94>)
 800cac8:	9801      	ldr	r0, [sp, #4]
 800caca:	6813      	ldr	r3, [r2, #0]
 800cacc:	b933      	cbnz	r3, 800cadc <_free_r+0x30>
 800cace:	6063      	str	r3, [r4, #4]
 800cad0:	6014      	str	r4, [r2, #0]
 800cad2:	b003      	add	sp, #12
 800cad4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cad8:	f7ff bfe2 	b.w	800caa0 <__malloc_unlock>
 800cadc:	42a3      	cmp	r3, r4
 800cade:	d908      	bls.n	800caf2 <_free_r+0x46>
 800cae0:	6825      	ldr	r5, [r4, #0]
 800cae2:	1961      	adds	r1, r4, r5
 800cae4:	428b      	cmp	r3, r1
 800cae6:	bf01      	itttt	eq
 800cae8:	6819      	ldreq	r1, [r3, #0]
 800caea:	685b      	ldreq	r3, [r3, #4]
 800caec:	1949      	addeq	r1, r1, r5
 800caee:	6021      	streq	r1, [r4, #0]
 800caf0:	e7ed      	b.n	800cace <_free_r+0x22>
 800caf2:	461a      	mov	r2, r3
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	b10b      	cbz	r3, 800cafc <_free_r+0x50>
 800caf8:	42a3      	cmp	r3, r4
 800cafa:	d9fa      	bls.n	800caf2 <_free_r+0x46>
 800cafc:	6811      	ldr	r1, [r2, #0]
 800cafe:	1855      	adds	r5, r2, r1
 800cb00:	42a5      	cmp	r5, r4
 800cb02:	d10b      	bne.n	800cb1c <_free_r+0x70>
 800cb04:	6824      	ldr	r4, [r4, #0]
 800cb06:	4421      	add	r1, r4
 800cb08:	1854      	adds	r4, r2, r1
 800cb0a:	42a3      	cmp	r3, r4
 800cb0c:	6011      	str	r1, [r2, #0]
 800cb0e:	d1e0      	bne.n	800cad2 <_free_r+0x26>
 800cb10:	681c      	ldr	r4, [r3, #0]
 800cb12:	685b      	ldr	r3, [r3, #4]
 800cb14:	6053      	str	r3, [r2, #4]
 800cb16:	4421      	add	r1, r4
 800cb18:	6011      	str	r1, [r2, #0]
 800cb1a:	e7da      	b.n	800cad2 <_free_r+0x26>
 800cb1c:	d902      	bls.n	800cb24 <_free_r+0x78>
 800cb1e:	230c      	movs	r3, #12
 800cb20:	6003      	str	r3, [r0, #0]
 800cb22:	e7d6      	b.n	800cad2 <_free_r+0x26>
 800cb24:	6825      	ldr	r5, [r4, #0]
 800cb26:	1961      	adds	r1, r4, r5
 800cb28:	428b      	cmp	r3, r1
 800cb2a:	bf04      	itt	eq
 800cb2c:	6819      	ldreq	r1, [r3, #0]
 800cb2e:	685b      	ldreq	r3, [r3, #4]
 800cb30:	6063      	str	r3, [r4, #4]
 800cb32:	bf04      	itt	eq
 800cb34:	1949      	addeq	r1, r1, r5
 800cb36:	6021      	streq	r1, [r4, #0]
 800cb38:	6054      	str	r4, [r2, #4]
 800cb3a:	e7ca      	b.n	800cad2 <_free_r+0x26>
 800cb3c:	b003      	add	sp, #12
 800cb3e:	bd30      	pop	{r4, r5, pc}
 800cb40:	200055bc 	.word	0x200055bc

0800cb44 <asinf>:
 800cb44:	b508      	push	{r3, lr}
 800cb46:	ed2d 8b02 	vpush	{d8}
 800cb4a:	eeb0 8a40 	vmov.f32	s16, s0
 800cb4e:	f000 f827 	bl	800cba0 <__ieee754_asinf>
 800cb52:	eeb4 8a48 	vcmp.f32	s16, s16
 800cb56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb5a:	eef0 8a40 	vmov.f32	s17, s0
 800cb5e:	d615      	bvs.n	800cb8c <asinf+0x48>
 800cb60:	eeb0 0a48 	vmov.f32	s0, s16
 800cb64:	f000 fa7a 	bl	800d05c <fabsf>
 800cb68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cb6c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800cb70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb74:	dd0a      	ble.n	800cb8c <asinf+0x48>
 800cb76:	f7ff fee1 	bl	800c93c <__errno>
 800cb7a:	ecbd 8b02 	vpop	{d8}
 800cb7e:	2321      	movs	r3, #33	; 0x21
 800cb80:	6003      	str	r3, [r0, #0]
 800cb82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cb86:	4804      	ldr	r0, [pc, #16]	; (800cb98 <asinf+0x54>)
 800cb88:	f000 ba70 	b.w	800d06c <nanf>
 800cb8c:	eeb0 0a68 	vmov.f32	s0, s17
 800cb90:	ecbd 8b02 	vpop	{d8}
 800cb94:	bd08      	pop	{r3, pc}
 800cb96:	bf00      	nop
 800cb98:	0800d284 	.word	0x0800d284

0800cb9c <atan2f>:
 800cb9c:	f000 b8e6 	b.w	800cd6c <__ieee754_atan2f>

0800cba0 <__ieee754_asinf>:
 800cba0:	b538      	push	{r3, r4, r5, lr}
 800cba2:	ee10 5a10 	vmov	r5, s0
 800cba6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800cbaa:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800cbae:	ed2d 8b04 	vpush	{d8-d9}
 800cbb2:	d10c      	bne.n	800cbce <__ieee754_asinf+0x2e>
 800cbb4:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800cd2c <__ieee754_asinf+0x18c>
 800cbb8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800cd30 <__ieee754_asinf+0x190>
 800cbbc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cbc0:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cbc4:	eeb0 0a67 	vmov.f32	s0, s15
 800cbc8:	ecbd 8b04 	vpop	{d8-d9}
 800cbcc:	bd38      	pop	{r3, r4, r5, pc}
 800cbce:	dd04      	ble.n	800cbda <__ieee754_asinf+0x3a>
 800cbd0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cbd4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800cbd8:	e7f6      	b.n	800cbc8 <__ieee754_asinf+0x28>
 800cbda:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800cbde:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800cbe2:	da0b      	bge.n	800cbfc <__ieee754_asinf+0x5c>
 800cbe4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800cbe8:	da52      	bge.n	800cc90 <__ieee754_asinf+0xf0>
 800cbea:	eddf 7a52 	vldr	s15, [pc, #328]	; 800cd34 <__ieee754_asinf+0x194>
 800cbee:	ee70 7a27 	vadd.f32	s15, s0, s15
 800cbf2:	eef4 7ae8 	vcmpe.f32	s15, s17
 800cbf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbfa:	dce5      	bgt.n	800cbc8 <__ieee754_asinf+0x28>
 800cbfc:	f000 fa2e 	bl	800d05c <fabsf>
 800cc00:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800cc04:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800cc08:	ee20 8a08 	vmul.f32	s16, s0, s16
 800cc0c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800cd38 <__ieee754_asinf+0x198>
 800cc10:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800cd3c <__ieee754_asinf+0x19c>
 800cc14:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800cd40 <__ieee754_asinf+0x1a0>
 800cc18:	eea8 7a27 	vfma.f32	s14, s16, s15
 800cc1c:	eddf 7a49 	vldr	s15, [pc, #292]	; 800cd44 <__ieee754_asinf+0x1a4>
 800cc20:	eee7 7a08 	vfma.f32	s15, s14, s16
 800cc24:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800cd48 <__ieee754_asinf+0x1a8>
 800cc28:	eea7 7a88 	vfma.f32	s14, s15, s16
 800cc2c:	eddf 7a47 	vldr	s15, [pc, #284]	; 800cd4c <__ieee754_asinf+0x1ac>
 800cc30:	eee7 7a08 	vfma.f32	s15, s14, s16
 800cc34:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800cd50 <__ieee754_asinf+0x1b0>
 800cc38:	eea7 9a88 	vfma.f32	s18, s15, s16
 800cc3c:	eddf 7a45 	vldr	s15, [pc, #276]	; 800cd54 <__ieee754_asinf+0x1b4>
 800cc40:	eee8 7a07 	vfma.f32	s15, s16, s14
 800cc44:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800cd58 <__ieee754_asinf+0x1b8>
 800cc48:	eea7 7a88 	vfma.f32	s14, s15, s16
 800cc4c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800cd5c <__ieee754_asinf+0x1bc>
 800cc50:	eee7 7a08 	vfma.f32	s15, s14, s16
 800cc54:	eeb0 0a48 	vmov.f32	s0, s16
 800cc58:	eee7 8a88 	vfma.f32	s17, s15, s16
 800cc5c:	f000 f926 	bl	800ceac <__ieee754_sqrtf>
 800cc60:	4b3f      	ldr	r3, [pc, #252]	; (800cd60 <__ieee754_asinf+0x1c0>)
 800cc62:	ee29 9a08 	vmul.f32	s18, s18, s16
 800cc66:	429c      	cmp	r4, r3
 800cc68:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800cc6c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800cc70:	dd3d      	ble.n	800ccee <__ieee754_asinf+0x14e>
 800cc72:	eea0 0a06 	vfma.f32	s0, s0, s12
 800cc76:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800cd64 <__ieee754_asinf+0x1c4>
 800cc7a:	eee0 7a26 	vfma.f32	s15, s0, s13
 800cc7e:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800cd30 <__ieee754_asinf+0x190>
 800cc82:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cc86:	2d00      	cmp	r5, #0
 800cc88:	bfd8      	it	le
 800cc8a:	eeb1 0a40 	vnegle.f32	s0, s0
 800cc8e:	e79b      	b.n	800cbc8 <__ieee754_asinf+0x28>
 800cc90:	ee60 7a00 	vmul.f32	s15, s0, s0
 800cc94:	eddf 6a28 	vldr	s13, [pc, #160]	; 800cd38 <__ieee754_asinf+0x198>
 800cc98:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800cd3c <__ieee754_asinf+0x19c>
 800cc9c:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800cd50 <__ieee754_asinf+0x1b0>
 800cca0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800cca4:	eddf 6a27 	vldr	s13, [pc, #156]	; 800cd44 <__ieee754_asinf+0x1a4>
 800cca8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccac:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800cd48 <__ieee754_asinf+0x1a8>
 800ccb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ccb4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800cd4c <__ieee754_asinf+0x1ac>
 800ccb8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccbc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800cd40 <__ieee754_asinf+0x1a0>
 800ccc0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ccc4:	eddf 6a23 	vldr	s13, [pc, #140]	; 800cd54 <__ieee754_asinf+0x1b4>
 800ccc8:	eee7 6a86 	vfma.f32	s13, s15, s12
 800cccc:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800cd58 <__ieee754_asinf+0x1b8>
 800ccd0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ccd4:	eddf 6a21 	vldr	s13, [pc, #132]	; 800cd5c <__ieee754_asinf+0x1bc>
 800ccd8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ccdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cce0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800cce4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800cce8:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ccec:	e76c      	b.n	800cbc8 <__ieee754_asinf+0x28>
 800ccee:	ee10 3a10 	vmov	r3, s0
 800ccf2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ccf6:	f023 030f 	bic.w	r3, r3, #15
 800ccfa:	ee07 3a10 	vmov	s14, r3
 800ccfe:	eea7 8a47 	vfms.f32	s16, s14, s14
 800cd02:	ee70 7a07 	vadd.f32	s15, s0, s14
 800cd06:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cd0a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800cd0e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800cd2c <__ieee754_asinf+0x18c>
 800cd12:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800cd16:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800cd1a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800cd68 <__ieee754_asinf+0x1c8>
 800cd1e:	eeb0 6a40 	vmov.f32	s12, s0
 800cd22:	eea7 6a66 	vfms.f32	s12, s14, s13
 800cd26:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cd2a:	e7aa      	b.n	800cc82 <__ieee754_asinf+0xe2>
 800cd2c:	b33bbd2e 	.word	0xb33bbd2e
 800cd30:	3fc90fdb 	.word	0x3fc90fdb
 800cd34:	7149f2ca 	.word	0x7149f2ca
 800cd38:	3811ef08 	.word	0x3811ef08
 800cd3c:	3a4f7f04 	.word	0x3a4f7f04
 800cd40:	3e2aaaab 	.word	0x3e2aaaab
 800cd44:	bd241146 	.word	0xbd241146
 800cd48:	3e4e0aa8 	.word	0x3e4e0aa8
 800cd4c:	bea6b090 	.word	0xbea6b090
 800cd50:	3d9dc62e 	.word	0x3d9dc62e
 800cd54:	bf303361 	.word	0xbf303361
 800cd58:	4001572d 	.word	0x4001572d
 800cd5c:	c019d139 	.word	0xc019d139
 800cd60:	3f799999 	.word	0x3f799999
 800cd64:	333bbd2e 	.word	0x333bbd2e
 800cd68:	3f490fdb 	.word	0x3f490fdb

0800cd6c <__ieee754_atan2f>:
 800cd6c:	ee10 2a90 	vmov	r2, s1
 800cd70:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800cd74:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cd78:	b510      	push	{r4, lr}
 800cd7a:	eef0 7a40 	vmov.f32	s15, s0
 800cd7e:	dc06      	bgt.n	800cd8e <__ieee754_atan2f+0x22>
 800cd80:	ee10 0a10 	vmov	r0, s0
 800cd84:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800cd88:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cd8c:	dd04      	ble.n	800cd98 <__ieee754_atan2f+0x2c>
 800cd8e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cd92:	eeb0 0a67 	vmov.f32	s0, s15
 800cd96:	bd10      	pop	{r4, pc}
 800cd98:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800cd9c:	d103      	bne.n	800cda6 <__ieee754_atan2f+0x3a>
 800cd9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cda2:	f000 b887 	b.w	800ceb4 <atanf>
 800cda6:	1794      	asrs	r4, r2, #30
 800cda8:	f004 0402 	and.w	r4, r4, #2
 800cdac:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cdb0:	b943      	cbnz	r3, 800cdc4 <__ieee754_atan2f+0x58>
 800cdb2:	2c02      	cmp	r4, #2
 800cdb4:	d05e      	beq.n	800ce74 <__ieee754_atan2f+0x108>
 800cdb6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800ce88 <__ieee754_atan2f+0x11c>
 800cdba:	2c03      	cmp	r4, #3
 800cdbc:	bf08      	it	eq
 800cdbe:	eef0 7a47 	vmoveq.f32	s15, s14
 800cdc2:	e7e6      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800cdc4:	b941      	cbnz	r1, 800cdd8 <__ieee754_atan2f+0x6c>
 800cdc6:	eddf 7a31 	vldr	s15, [pc, #196]	; 800ce8c <__ieee754_atan2f+0x120>
 800cdca:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800ce90 <__ieee754_atan2f+0x124>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	bfb8      	it	lt
 800cdd2:	eef0 7a40 	vmovlt.f32	s15, s0
 800cdd6:	e7dc      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800cdd8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cddc:	d110      	bne.n	800ce00 <__ieee754_atan2f+0x94>
 800cdde:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cde2:	f104 34ff 	add.w	r4, r4, #4294967295
 800cde6:	d107      	bne.n	800cdf8 <__ieee754_atan2f+0x8c>
 800cde8:	2c02      	cmp	r4, #2
 800cdea:	d846      	bhi.n	800ce7a <__ieee754_atan2f+0x10e>
 800cdec:	4b29      	ldr	r3, [pc, #164]	; (800ce94 <__ieee754_atan2f+0x128>)
 800cdee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cdf2:	edd4 7a00 	vldr	s15, [r4]
 800cdf6:	e7cc      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800cdf8:	2c02      	cmp	r4, #2
 800cdfa:	d841      	bhi.n	800ce80 <__ieee754_atan2f+0x114>
 800cdfc:	4b26      	ldr	r3, [pc, #152]	; (800ce98 <__ieee754_atan2f+0x12c>)
 800cdfe:	e7f6      	b.n	800cdee <__ieee754_atan2f+0x82>
 800ce00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ce04:	d0df      	beq.n	800cdc6 <__ieee754_atan2f+0x5a>
 800ce06:	1a5b      	subs	r3, r3, r1
 800ce08:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800ce0c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ce10:	da1a      	bge.n	800ce48 <__ieee754_atan2f+0xdc>
 800ce12:	2a00      	cmp	r2, #0
 800ce14:	da01      	bge.n	800ce1a <__ieee754_atan2f+0xae>
 800ce16:	313c      	adds	r1, #60	; 0x3c
 800ce18:	db19      	blt.n	800ce4e <__ieee754_atan2f+0xe2>
 800ce1a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ce1e:	f000 f91d 	bl	800d05c <fabsf>
 800ce22:	f000 f847 	bl	800ceb4 <atanf>
 800ce26:	eef0 7a40 	vmov.f32	s15, s0
 800ce2a:	2c01      	cmp	r4, #1
 800ce2c:	d012      	beq.n	800ce54 <__ieee754_atan2f+0xe8>
 800ce2e:	2c02      	cmp	r4, #2
 800ce30:	d017      	beq.n	800ce62 <__ieee754_atan2f+0xf6>
 800ce32:	2c00      	cmp	r4, #0
 800ce34:	d0ad      	beq.n	800cd92 <__ieee754_atan2f+0x26>
 800ce36:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800ce9c <__ieee754_atan2f+0x130>
 800ce3a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ce3e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800cea0 <__ieee754_atan2f+0x134>
 800ce42:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800ce46:	e7a4      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce48:	eddf 7a10 	vldr	s15, [pc, #64]	; 800ce8c <__ieee754_atan2f+0x120>
 800ce4c:	e7ed      	b.n	800ce2a <__ieee754_atan2f+0xbe>
 800ce4e:	eddf 7a15 	vldr	s15, [pc, #84]	; 800cea4 <__ieee754_atan2f+0x138>
 800ce52:	e7ea      	b.n	800ce2a <__ieee754_atan2f+0xbe>
 800ce54:	ee17 3a90 	vmov	r3, s15
 800ce58:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ce5c:	ee07 3a90 	vmov	s15, r3
 800ce60:	e797      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce62:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800ce9c <__ieee754_atan2f+0x130>
 800ce66:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ce6a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800cea0 <__ieee754_atan2f+0x134>
 800ce6e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ce72:	e78e      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce74:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800cea0 <__ieee754_atan2f+0x134>
 800ce78:	e78b      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce7a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800cea8 <__ieee754_atan2f+0x13c>
 800ce7e:	e788      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce80:	eddf 7a08 	vldr	s15, [pc, #32]	; 800cea4 <__ieee754_atan2f+0x138>
 800ce84:	e785      	b.n	800cd92 <__ieee754_atan2f+0x26>
 800ce86:	bf00      	nop
 800ce88:	c0490fdb 	.word	0xc0490fdb
 800ce8c:	3fc90fdb 	.word	0x3fc90fdb
 800ce90:	bfc90fdb 	.word	0xbfc90fdb
 800ce94:	0800d288 	.word	0x0800d288
 800ce98:	0800d294 	.word	0x0800d294
 800ce9c:	33bbbd2e 	.word	0x33bbbd2e
 800cea0:	40490fdb 	.word	0x40490fdb
 800cea4:	00000000 	.word	0x00000000
 800cea8:	3f490fdb 	.word	0x3f490fdb

0800ceac <__ieee754_sqrtf>:
 800ceac:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ceb0:	4770      	bx	lr
	...

0800ceb4 <atanf>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	ee10 5a10 	vmov	r5, s0
 800ceba:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800cebe:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800cec2:	eef0 7a40 	vmov.f32	s15, s0
 800cec6:	db10      	blt.n	800ceea <atanf+0x36>
 800cec8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800cecc:	dd04      	ble.n	800ced8 <atanf+0x24>
 800cece:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ced2:	eeb0 0a67 	vmov.f32	s0, s15
 800ced6:	bd38      	pop	{r3, r4, r5, pc}
 800ced8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800d010 <atanf+0x15c>
 800cedc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800d014 <atanf+0x160>
 800cee0:	2d00      	cmp	r5, #0
 800cee2:	bfd8      	it	le
 800cee4:	eef0 7a40 	vmovle.f32	s15, s0
 800cee8:	e7f3      	b.n	800ced2 <atanf+0x1e>
 800ceea:	4b4b      	ldr	r3, [pc, #300]	; (800d018 <atanf+0x164>)
 800ceec:	429c      	cmp	r4, r3
 800ceee:	dc10      	bgt.n	800cf12 <atanf+0x5e>
 800cef0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800cef4:	da0a      	bge.n	800cf0c <atanf+0x58>
 800cef6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800d01c <atanf+0x168>
 800cefa:	ee30 7a07 	vadd.f32	s14, s0, s14
 800cefe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf02:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800cf06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf0a:	dce2      	bgt.n	800ced2 <atanf+0x1e>
 800cf0c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf10:	e013      	b.n	800cf3a <atanf+0x86>
 800cf12:	f000 f8a3 	bl	800d05c <fabsf>
 800cf16:	4b42      	ldr	r3, [pc, #264]	; (800d020 <atanf+0x16c>)
 800cf18:	429c      	cmp	r4, r3
 800cf1a:	dc4f      	bgt.n	800cfbc <atanf+0x108>
 800cf1c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800cf20:	429c      	cmp	r4, r3
 800cf22:	dc41      	bgt.n	800cfa8 <atanf+0xf4>
 800cf24:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800cf28:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800cf2c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cf30:	2300      	movs	r3, #0
 800cf32:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cf36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cf3a:	1c5a      	adds	r2, r3, #1
 800cf3c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800cf40:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800d024 <atanf+0x170>
 800cf44:	eddf 5a38 	vldr	s11, [pc, #224]	; 800d028 <atanf+0x174>
 800cf48:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800d02c <atanf+0x178>
 800cf4c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800cf50:	eee6 5a87 	vfma.f32	s11, s13, s14
 800cf54:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d030 <atanf+0x17c>
 800cf58:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cf5c:	eddf 5a35 	vldr	s11, [pc, #212]	; 800d034 <atanf+0x180>
 800cf60:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cf64:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d038 <atanf+0x184>
 800cf68:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cf6c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d03c <atanf+0x188>
 800cf70:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cf74:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800d040 <atanf+0x18c>
 800cf78:	eea6 5a87 	vfma.f32	s10, s13, s14
 800cf7c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800d044 <atanf+0x190>
 800cf80:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cf84:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800d048 <atanf+0x194>
 800cf88:	eea7 5a26 	vfma.f32	s10, s14, s13
 800cf8c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800d04c <atanf+0x198>
 800cf90:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cf94:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cf98:	eea5 7a86 	vfma.f32	s14, s11, s12
 800cf9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cfa0:	d121      	bne.n	800cfe6 <atanf+0x132>
 800cfa2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfa6:	e794      	b.n	800ced2 <atanf+0x1e>
 800cfa8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cfac:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cfb0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cfba:	e7be      	b.n	800cf3a <atanf+0x86>
 800cfbc:	4b24      	ldr	r3, [pc, #144]	; (800d050 <atanf+0x19c>)
 800cfbe:	429c      	cmp	r4, r3
 800cfc0:	dc0b      	bgt.n	800cfda <atanf+0x126>
 800cfc2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800cfc6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cfca:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cfce:	2302      	movs	r3, #2
 800cfd0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cfd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfd8:	e7af      	b.n	800cf3a <atanf+0x86>
 800cfda:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800cfde:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cfe2:	2303      	movs	r3, #3
 800cfe4:	e7a9      	b.n	800cf3a <atanf+0x86>
 800cfe6:	4a1b      	ldr	r2, [pc, #108]	; (800d054 <atanf+0x1a0>)
 800cfe8:	491b      	ldr	r1, [pc, #108]	; (800d058 <atanf+0x1a4>)
 800cfea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cfee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800cff2:	ed93 0a00 	vldr	s0, [r3]
 800cff6:	ee37 7a40 	vsub.f32	s14, s14, s0
 800cffa:	ed92 0a00 	vldr	s0, [r2]
 800cffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d002:	2d00      	cmp	r5, #0
 800d004:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d008:	bfb8      	it	lt
 800d00a:	eef1 7a67 	vneglt.f32	s15, s15
 800d00e:	e760      	b.n	800ced2 <atanf+0x1e>
 800d010:	3fc90fdb 	.word	0x3fc90fdb
 800d014:	bfc90fdb 	.word	0xbfc90fdb
 800d018:	3edfffff 	.word	0x3edfffff
 800d01c:	7149f2ca 	.word	0x7149f2ca
 800d020:	3f97ffff 	.word	0x3f97ffff
 800d024:	3c8569d7 	.word	0x3c8569d7
 800d028:	3d4bda59 	.word	0x3d4bda59
 800d02c:	bd6ef16b 	.word	0xbd6ef16b
 800d030:	3d886b35 	.word	0x3d886b35
 800d034:	3dba2e6e 	.word	0x3dba2e6e
 800d038:	3e124925 	.word	0x3e124925
 800d03c:	3eaaaaab 	.word	0x3eaaaaab
 800d040:	bd15a221 	.word	0xbd15a221
 800d044:	bd9d8795 	.word	0xbd9d8795
 800d048:	bde38e38 	.word	0xbde38e38
 800d04c:	be4ccccd 	.word	0xbe4ccccd
 800d050:	401bffff 	.word	0x401bffff
 800d054:	0800d2a0 	.word	0x0800d2a0
 800d058:	0800d2b0 	.word	0x0800d2b0

0800d05c <fabsf>:
 800d05c:	ee10 3a10 	vmov	r3, s0
 800d060:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d064:	ee00 3a10 	vmov	s0, r3
 800d068:	4770      	bx	lr
	...

0800d06c <nanf>:
 800d06c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d074 <nanf+0x8>
 800d070:	4770      	bx	lr
 800d072:	bf00      	nop
 800d074:	7fc00000 	.word	0x7fc00000

0800d078 <_init>:
 800d078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d07a:	bf00      	nop
 800d07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d07e:	bc08      	pop	{r3}
 800d080:	469e      	mov	lr, r3
 800d082:	4770      	bx	lr

0800d084 <_fini>:
 800d084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d086:	bf00      	nop
 800d088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d08a:	bc08      	pop	{r3}
 800d08c:	469e      	mov	lr, r3
 800d08e:	4770      	bx	lr
