\hypertarget{struct_d_b_g_m_c_u___type_def}{\section{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
}


Debug M\-C\-U.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{I\-D\-C\-O\-D\-E}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{A\-P\-B1\-F\-Z}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{A\-P\-B2\-F\-Z}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Debug M\-C\-U. 

\subsection{Field Documentation}
\hypertarget{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!A\-P\-B1\-F\-Z@{A\-P\-B1\-F\-Z}}
\index{A\-P\-B1\-F\-Z@{A\-P\-B1\-F\-Z}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-F\-Z}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B1\-F\-Z}}\label{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}
Debug M\-C\-U A\-P\-B1 freeze register, Address offset\-: 0x08 \hypertarget{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!A\-P\-B2\-F\-Z@{A\-P\-B2\-F\-Z}}
\index{A\-P\-B2\-F\-Z@{A\-P\-B2\-F\-Z}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-F\-Z}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-P\-B2\-F\-Z}}\label{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}
Debug M\-C\-U A\-P\-B2 freeze register, Address offset\-: 0x0\-C \hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
Debug M\-C\-U configuration register, Address offset\-: 0x04 \hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!I\-D\-C\-O\-D\-E@{I\-D\-C\-O\-D\-E}}
\index{I\-D\-C\-O\-D\-E@{I\-D\-C\-O\-D\-E}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-C\-O\-D\-E}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-D\-C\-O\-D\-E}}\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}
M\-C\-U device I\-D code, Address offset\-: 0x00 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
