Classic Timing Analyzer report for MACHNHAN
Tue May 26 14:09:19 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.764 ns   ; B[2] ; S[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.764 ns       ; B[2] ; S[4] ;
; N/A   ; None              ; 11.731 ns       ; A[0] ; S[4] ;
; N/A   ; None              ; 11.517 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 11.494 ns       ; A[2] ; S[4] ;
; N/A   ; None              ; 11.484 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 11.247 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 11.132 ns       ; B[1] ; S[4] ;
; N/A   ; None              ; 10.888 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 10.885 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 10.852 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 10.625 ns       ; A[0] ; S[5] ;
; N/A   ; None              ; 10.615 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 10.436 ns       ; B[1] ; S[5] ;
; N/A   ; None              ; 10.256 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 9.685 ns        ; B[2] ; S[5] ;
; N/A   ; None              ; 9.680 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.626 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 9.489 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 9.454 ns        ; A[2] ; S[5] ;
; N/A   ; None              ; 7.654 ns        ; B[0] ; S[4] ;
; N/A   ; None              ; 7.407 ns        ; B[0] ; S[3] ;
; N/A   ; None              ; 7.382 ns        ; A[1] ; S[4] ;
; N/A   ; None              ; 7.129 ns        ; A[1] ; S[3] ;
; N/A   ; None              ; 6.775 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 6.691 ns        ; A[1] ; S[5] ;
; N/A   ; None              ; 6.560 ns        ; B[0] ; S[5] ;
; N/A   ; None              ; 6.497 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 5.728 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 5.607 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 5.579 ns        ; B[0] ; S[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 26 14:09:19 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MACHNHAN -c MACHNHAN --timing_analysis_only
Info: Longest tpd from source pin "B[2]" to destination pin "S[4]" is 11.764 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E14; Fanout = 4; PIN Node = 'B[2]'
    Info: 2: + IC(4.859 ns) + CELL(0.393 ns) = 6.082 ns; Loc. = LCCOMB_X40_Y50_N8; Fanout = 2; COMB Node = 'inst4'
    Info: 3: + IC(0.259 ns) + CELL(0.419 ns) = 6.760 ns; Loc. = LCCOMB_X40_Y50_N12; Fanout = 2; COMB Node = 'FA:inst9|inst13~0'
    Info: 4: + IC(0.278 ns) + CELL(0.437 ns) = 7.475 ns; Loc. = LCCOMB_X40_Y50_N10; Fanout = 1; COMB Node = 'FA:inst8|inst13~0'
    Info: 5: + IC(0.278 ns) + CELL(0.438 ns) = 8.191 ns; Loc. = LCCOMB_X40_Y50_N20; Fanout = 1; COMB Node = 'FA:inst12|inst9'
    Info: 6: + IC(0.815 ns) + CELL(2.758 ns) = 11.764 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'S[4]'
    Info: Total cell delay = 5.275 ns ( 44.84 % )
    Info: Total interconnect delay = 6.489 ns ( 55.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Tue May 26 14:09:19 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


