# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/FFD.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/adder_sub.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/molt_rob.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/mux_21.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/registro8.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/ripple_carry.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/shift_register.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_controllo.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/unita_operativa.vhd" \
"../../../../13_ROBERTSON_SIM.srcs/sources_1/imports/new/mrob_tb.vhd" \

# Do not sort compile order
nosort
