#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f0b7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f10420 .scope module, "tb" "tb" 3 178;
 .timescale -12 -12;
L_0x1f096c0 .functor NOT 1, L_0x1f92970, C4<0>, C4<0>, C4<0>;
L_0x1f91e30 .functor XOR 25, L_0x1f92560, L_0x1f92600, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1f09900 .functor XOR 25, L_0x1f91e30, L_0x1f92740, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f7fbd0_0 .net *"_ivl_10", 24 0, L_0x1f92740;  1 drivers
v0x1f7fcd0_0 .net *"_ivl_12", 24 0, L_0x1f09900;  1 drivers
v0x1f7fdb0_0 .net *"_ivl_2", 24 0, L_0x1f923b0;  1 drivers
v0x1f7fea0_0 .net *"_ivl_4", 24 0, L_0x1f92560;  1 drivers
v0x1f7ff80_0 .net *"_ivl_6", 24 0, L_0x1f92600;  1 drivers
v0x1f800b0_0 .net *"_ivl_8", 24 0, L_0x1f91e30;  1 drivers
v0x1f80190_0 .var "clk", 0 0;
v0x1f80230_0 .net "ena", 0 0, v0x1f7e3a0_0;  1 drivers
v0x1f802d0_0 .net "hh_dut", 7 0, v0x1f7f540_0;  1 drivers
v0x1f80420_0 .net "hh_ref", 7 0, v0x1f7d000_0;  1 drivers
v0x1f804e0_0 .net "mm_dut", 7 0, v0x1f7f5e0_0;  1 drivers
v0x1f805d0_0 .net "mm_ref", 7 0, v0x1f7d0e0_0;  1 drivers
v0x1f80690_0 .net "pm_dut", 0 0, v0x1f7f6b0_0;  1 drivers
v0x1f80780_0 .net "pm_ref", 0 0, v0x1f7d1c0_0;  1 drivers
v0x1f80820_0 .net "reset", 0 0, v0x1f7e690_0;  1 drivers
v0x1f808c0_0 .net "ss_dut", 7 0, v0x1f7f890_0;  1 drivers
v0x1f809b0_0 .net "ss_ref", 7 0, v0x1f7d340_0;  1 drivers
v0x1f80b60_0 .var/2u "stats1", 351 0;
v0x1f80c20_0 .var/2u "strobe", 0 0;
v0x1f80ce0_0 .net "tb_match", 0 0, L_0x1f92970;  1 drivers
v0x1f80d80_0 .net "tb_mismatch", 0 0, L_0x1f096c0;  1 drivers
v0x1f80e20_0 .net "wavedrom_enable", 0 0, v0x1f7e970_0;  1 drivers
v0x1f80ef0_0 .net "wavedrom_title", 511 0, v0x1f7ea30_0;  1 drivers
L_0x1f923b0 .concat [ 8 8 8 1], v0x1f7d340_0, v0x1f7d0e0_0, v0x1f7d000_0, v0x1f7d1c0_0;
L_0x1f92560 .concat [ 8 8 8 1], v0x1f7d340_0, v0x1f7d0e0_0, v0x1f7d000_0, v0x1f7d1c0_0;
L_0x1f92600 .concat [ 8 8 8 1], v0x1f7f890_0, v0x1f7f5e0_0, v0x1f7f540_0, v0x1f7f6b0_0;
L_0x1f92740 .concat [ 8 8 8 1], v0x1f7d340_0, v0x1f7d0e0_0, v0x1f7d000_0, v0x1f7d1c0_0;
L_0x1f92970 .cmp/eeq 25, L_0x1f923b0, L_0x1f09900;
S_0x1f23dd0 .scope module, "good1" "reference_module" 3 231, 3 4 0, S_0x1f10420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x1f43c00_0 .net *"_ivl_0", 23 0, L_0x1f81040;  1 drivers
L_0x7f45b0544060 .functor BUFT 1, C4<10010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x1f446e0_0 .net/2u *"_ivl_10", 19 0, L_0x7f45b0544060;  1 drivers
v0x1f09730_0 .net *"_ivl_12", 0 0, L_0x1f91540;  1 drivers
v0x1f099d0_0 .net *"_ivl_14", 15 0, L_0x1f916b0;  1 drivers
L_0x7f45b05440a8 .functor BUFT 1, C4<0101100101011001>, C4<0>, C4<0>, C4<0>;
v0x1f09c90_0 .net/2u *"_ivl_16", 15 0, L_0x7f45b05440a8;  1 drivers
v0x1f0a490_0 .net *"_ivl_18", 0 0, L_0x1f91820;  1 drivers
L_0x7f45b0544018 .functor BUFT 1, C4<000100010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x1f0a950_0 .net/2u *"_ivl_2", 23 0, L_0x7f45b0544018;  1 drivers
v0x1f7c2c0_0 .net *"_ivl_21", 3 0, L_0x1f918f0;  1 drivers
v0x1f7c3a0_0 .net *"_ivl_22", 11 0, L_0x1f919e0;  1 drivers
L_0x7f45b05440f0 .functor BUFT 1, C4<100101011001>, C4<0>, C4<0>, C4<0>;
v0x1f7c480_0 .net/2u *"_ivl_24", 11 0, L_0x7f45b05440f0;  1 drivers
v0x1f7c560_0 .net *"_ivl_26", 0 0, L_0x1f91ad0;  1 drivers
L_0x7f45b0544138 .functor BUFT 1, C4<01011001>, C4<0>, C4<0>, C4<0>;
v0x1f7c620_0 .net/2u *"_ivl_28", 7 0, L_0x7f45b0544138;  1 drivers
v0x1f7c700_0 .net *"_ivl_30", 0 0, L_0x1f91ca0;  1 drivers
v0x1f7c7c0_0 .net *"_ivl_33", 3 0, L_0x1f91d90;  1 drivers
L_0x7f45b0544180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1f7c8a0_0 .net/2u *"_ivl_34", 3 0, L_0x7f45b0544180;  1 drivers
v0x1f7c980_0 .net *"_ivl_36", 0 0, L_0x1f91ea0;  1 drivers
L_0x7f45b05441c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f7ca40_0 .net/2u *"_ivl_38", 0 0, L_0x7f45b05441c8;  1 drivers
v0x1f7cb20_0 .net *"_ivl_4", 0 0, L_0x1f91210;  1 drivers
v0x1f7cbe0_0 .net *"_ivl_7", 3 0, L_0x1f91350;  1 drivers
v0x1f7ccc0_0 .net *"_ivl_8", 19 0, L_0x1f913f0;  1 drivers
v0x1f7cda0_0 .net "clk", 0 0, v0x1f80190_0;  1 drivers
v0x1f7ce60_0 .net "ena", 0 0, v0x1f7e3a0_0;  alias, 1 drivers
v0x1f7cf20_0 .net "enable", 6 0, L_0x1f92010;  1 drivers
v0x1f7d000_0 .var "hh", 7 0;
v0x1f7d0e0_0 .var "mm", 7 0;
v0x1f7d1c0_0 .var "pm", 0 0;
v0x1f7d280_0 .net "reset", 0 0, v0x1f7e690_0;  alias, 1 drivers
v0x1f7d340_0 .var "ss", 7 0;
E_0x1f1b200 .event posedge, v0x1f7cda0_0;
L_0x1f81040 .concat [ 8 8 8 0], v0x1f7d340_0, v0x1f7d0e0_0, v0x1f7d000_0;
L_0x1f91210 .cmp/eq 24, L_0x1f81040, L_0x7f45b0544018;
L_0x1f91350 .part v0x1f7d000_0, 0, 4;
L_0x1f913f0 .concat [ 8 8 4 0], v0x1f7d340_0, v0x1f7d0e0_0, L_0x1f91350;
L_0x1f91540 .cmp/eq 20, L_0x1f913f0, L_0x7f45b0544060;
L_0x1f916b0 .concat [ 8 8 0 0], v0x1f7d340_0, v0x1f7d0e0_0;
L_0x1f91820 .cmp/eq 16, L_0x1f916b0, L_0x7f45b05440a8;
L_0x1f918f0 .part v0x1f7d0e0_0, 0, 4;
L_0x1f919e0 .concat [ 8 4 0 0], v0x1f7d340_0, L_0x1f918f0;
L_0x1f91ad0 .cmp/eq 12, L_0x1f919e0, L_0x7f45b05440f0;
L_0x1f91ca0 .cmp/eq 8, v0x1f7d340_0, L_0x7f45b0544138;
L_0x1f91d90 .part v0x1f7d340_0, 0, 4;
L_0x1f91ea0 .cmp/eq 4, L_0x1f91d90, L_0x7f45b0544180;
LS_0x1f92010_0_0 .concat [ 1 1 1 1], L_0x7f45b05441c8, L_0x1f91ea0, L_0x1f91ca0, L_0x1f91ad0;
LS_0x1f92010_0_4 .concat [ 1 1 1 0], L_0x1f91820, L_0x1f91540, L_0x1f91210;
L_0x1f92010 .concat [ 4 3 0 0], LS_0x1f92010_0_0, LS_0x1f92010_0_4;
S_0x1f7d500 .scope module, "stim1" "stimulus_gen" 3 226, 3 49 0, S_0x1f10420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ena";
    .port_info 3 /INPUT 8 "hh_dut";
    .port_info 4 /INPUT 8 "mm_dut";
    .port_info 5 /INPUT 8 "ss_dut";
    .port_info 6 /INPUT 1 "pm_dut";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v0x1f7e220_0 .var "bcd_fail", 0 0;
v0x1f7e2e0_0 .net "clk", 0 0, v0x1f80190_0;  alias, 1 drivers
v0x1f7e3a0_0 .var "ena", 0 0;
v0x1f7e440_0 .net "hh_dut", 7 0, v0x1f7f540_0;  alias, 1 drivers
v0x1f7e4e0_0 .net "mm_dut", 7 0, v0x1f7f5e0_0;  alias, 1 drivers
v0x1f7e5d0_0 .net "pm_dut", 0 0, v0x1f7f6b0_0;  alias, 1 drivers
v0x1f7e690_0 .var "reset", 0 0;
v0x1f7e730_0 .var "reset_fail", 0 0;
v0x1f7e7d0_0 .net "ss_dut", 7 0, v0x1f7f890_0;  alias, 1 drivers
v0x1f7e8b0_0 .net "tb_match", 0 0, L_0x1f92970;  alias, 1 drivers
v0x1f7e970_0 .var "wavedrom_enable", 0 0;
v0x1f7ea30_0 .var "wavedrom_title", 511 0;
E_0x1f19fd0/0 .event negedge, v0x1f7cda0_0;
E_0x1f19fd0/1 .event posedge, v0x1f7cda0_0;
E_0x1f19fd0 .event/or E_0x1f19fd0/0, E_0x1f19fd0/1;
S_0x1f7d820 .scope task, "reset_test" "reset_test" 3 59, 3 59 0, S_0x1f7d500;
 .timescale -12 -12;
v0x1f7da60_0 .var/2u "arfail", 0 0;
v0x1f7db40_0 .var "async", 0 0;
v0x1f7dc00_0 .var/2u "datafail", 0 0;
v0x1f7dca0_0 .var/2u "srfail", 0 0;
E_0x1eff9f0 .event negedge, v0x1f7cda0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f1b200;
    %wait E_0x1f1b200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1eff9f0;
    %load/vec4 v0x1f7e8b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f7dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7e8b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f7da60_0, 0, 1;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7e8b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f7dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %load/vec4 v0x1f7dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 73 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f7da60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f7db40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f7dc00_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f7db40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 75 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f7dd60 .scope task, "wavedrom_start" "wavedrom_start" 3 86, 3 86 0, S_0x1f7d500;
 .timescale -12 -12;
v0x1f7df60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f7e040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 89, 3 89 0, S_0x1f7d500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f7ecb0 .scope module, "top_module1" "top_module" 3 240, 4 1 0, S_0x1f10420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x1f7f320_0 .net "clk", 0 0, v0x1f80190_0;  alias, 1 drivers
v0x1f7f430_0 .net "ena", 0 0, v0x1f7e3a0_0;  alias, 1 drivers
v0x1f7f540_0 .var "hh", 7 0;
v0x1f7f5e0_0 .var "mm", 7 0;
v0x1f7f6b0_0 .var "pm", 0 0;
v0x1f7f7a0_0 .net "reset", 0 0, v0x1f7e690_0;  alias, 1 drivers
v0x1f7f890_0 .var "ss", 7 0;
S_0x1f7ef60 .scope function.vec4.s8, "bcd_increment" "bcd_increment" 4 12, 4 12 0, S_0x1f7ecb0;
 .timescale 0 0;
; Variable bcd_increment is vec4 return value of scope S_0x1f7ef60
v0x1f7f240_0 .var "value", 7 0;
TD_tb.top_module1.bcd_increment ;
    %load/vec4 v0x1f7f240_0;
    %parti/s 4, 0, 2;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x1f7f240_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to bcd_increment (store_vec4_to_lval)
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x1f7f240_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %concati/vec4 0, 0, 4;
    %ret/vec4 0, 0, 8;  Assign to bcd_increment (store_vec4_to_lval)
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1f7f240_0;
    %addi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to bcd_increment (store_vec4_to_lval)
T_3.11 ;
    %end;
S_0x1f7f9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 251, 3 251 0, S_0x1f10420;
 .timescale -12 -12;
E_0x1f5fad0 .event anyedge, v0x1f80c20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f80c20_0;
    %nor/r;
    %assign/vec4 v0x1f80c20_0, 0;
    %wait E_0x1f5fad0;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f7d500;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7e220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7e730_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f7d500;
T_6 ;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7e440_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/1 T_6.6, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1f7e440_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_6.6;
    %jmp/1 T_6.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1f7e4e0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_6.5;
    %jmp/1 T_6.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1f7e4e0_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_6.4;
    %jmp/1 T_6.3, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1f7e7d0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_6.3;
    %jmp/1 T_6.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1f7e7d0_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_6.2;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e220_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f7d500;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1f7db40_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f7d820;
    %join;
    %pushi/vec4 12, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f7e040;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %wait E_0x1f1b200;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1f7e5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 20557, 0, 16; draw_string_vec4
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 16717, 0, 16; draw_string_vec4
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %vpi_call/w 3 121 "$display", "Hint: Clock seems to reset to %02x:%02x:%02x %s (Should be 12:00:00 AM).", v0x1f7e440_0, v0x1f7e4e0_0, v0x1f7e7d0_0, S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e730_0, 0;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %wait E_0x1f1b200;
    %wait E_0x1f1b200;
    %wait E_0x1f1b200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %wait E_0x1f1b200;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7e8b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x1f7e730_0;
    %nor/r;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call/w 3 134 "$display", "Hint: Reset has higher priority than enable and should occur even if not enabled." {0 0 0};
T_7.6 ;
    %pushi/vec4 400, 0, 32;
T_7.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.10, 5;
    %jmp/1 T_7.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f19fd0;
    %vpi_func 3 138 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1f7e690_0, 0;
    %vpi_func 3 139 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %jmp T_7.9;
T_7.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %wait E_0x1f1b200;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %assign/vec4 v0x1f7e690_0, 0;
    %pushi/vec4 55, 0, 32;
T_7.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.12, 5;
    %jmp/1 T_7.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.11;
T_7.12 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_7.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.14, 5;
    %jmp/1 T_7.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.13;
T_7.14 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f7e040;
    %join;
    %pushi/vec4 3530, 0, 32;
T_7.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.16, 5;
    %jmp/1 T_7.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.15;
T_7.16 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_7.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.18, 5;
    %jmp/1 T_7.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.17;
T_7.18 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f7e040;
    %join;
    %pushi/vec4 39590, 0, 32;
T_7.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.20, 5;
    %jmp/1 T_7.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.19;
T_7.20 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_7.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.22, 5;
    %jmp/1 T_7.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.21;
T_7.22 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f7e040;
    %join;
    %pushi/vec4 132745, 0, 32;
T_7.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.24, 5;
    %jmp/1 T_7.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.23;
T_7.24 ;
    %pop/vec4 1;
    %pushi/vec4 50, 0, 32;
T_7.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.26, 5;
    %jmp/1 T_7.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f19fd0;
    %vpi_func 3 164 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1f7e3a0_0, 0;
    %jmp T_7.25;
T_7.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f7e690_0, 0;
    %pushi/vec4 5, 0, 32;
T_7.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.28, 5;
    %jmp/1 T_7.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1b200;
    %jmp T_7.27;
T_7.28 ;
    %pop/vec4 1;
    %load/vec4 v0x1f7e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %vpi_call/w 3 171 "$display", "Hint: Non-BCD values detected. Are you sure you're using two-digit BCD representation for hh, mm, and ss?" {0 0 0};
T_7.29 ;
    %delay 1, 0;
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f23dd0;
T_8 ;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1179648, 0, 25;
    %split/vec4 8;
    %assign/vec4 v0x1f7d340_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1f7d0e0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1f7d000_0, 0;
    %assign/vec4 v0x1f7d1c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f7ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x1f7d340_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d340_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x1f7d340_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d340_0, 4, 5;
T_8.7 ;
T_8.5 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0x1f7d340_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d340_0, 4, 5;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0x1f7d340_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d340_0, 4, 5;
T_8.12 ;
T_8.10 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.16, 9;
    %load/vec4 v0x1f7d0e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d0e0_0, 4, 5;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x1f7d0e0_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d0e0_0, 4, 5;
T_8.17 ;
T_8.15 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.21, 9;
    %load/vec4 v0x1f7d0e0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d0e0_0, 4, 5;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0x1f7d0e0_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d0e0_0, 4, 5;
T_8.22 ;
T_8.20 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.26, 9;
    %load/vec4 v0x1f7d000_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d000_0, 4, 5;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v0x1f7d000_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d000_0, 4, 5;
T_8.27 ;
T_8.25 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.31, 9;
    %load/vec4 v0x1f7d000_0;
    %pushi/vec4 18, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1f7d000_0, 0;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %load/vec4 v0x1f7d000_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f7d000_0, 4, 5;
T_8.32 ;
T_8.30 ;
    %load/vec4 v0x1f7cf20_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.34, 8;
    %load/vec4 v0x1f7d1c0_0;
    %inv;
    %assign/vec4 v0x1f7d1c0_0, 0;
T_8.34 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f7ecb0;
T_9 ;
    %wait E_0x1f1b200;
    %load/vec4 v0x1f7f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x1f7f540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f7f5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f7f890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f7f6b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f7f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1f7f890_0;
    %store/vec4 v0x1f7f240_0, 0, 8;
    %callf/vec4 TD_tb.top_module1.bcd_increment, S_0x1f7ef60;
    %assign/vec4 v0x1f7f890_0, 0;
    %load/vec4 v0x1f7f890_0;
    %cmpi/e 89, 0, 8;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f7f890_0, 0;
    %load/vec4 v0x1f7f5e0_0;
    %store/vec4 v0x1f7f240_0, 0, 8;
    %callf/vec4 TD_tb.top_module1.bcd_increment, S_0x1f7ef60;
    %assign/vec4 v0x1f7f5e0_0, 0;
    %load/vec4 v0x1f7f5e0_0;
    %cmpi/e 89, 0, 8;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f7f5e0_0, 0;
    %load/vec4 v0x1f7f540_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1f7f540_0, 0;
    %load/vec4 v0x1f7f6b0_0;
    %inv;
    %assign/vec4 v0x1f7f6b0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x1f7f540_0;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x1f7f540_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x1f7f540_0;
    %store/vec4 v0x1f7f240_0, 0, 8;
    %callf/vec4 TD_tb.top_module1.bcd_increment, S_0x1f7ef60;
    %assign/vec4 v0x1f7f540_0, 0;
T_9.11 ;
T_9.9 ;
T_9.6 ;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f10420;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f80190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f80c20_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1f10420;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f80190_0;
    %inv;
    %store/vec4 v0x1f80190_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1f10420;
T_12 ;
    %vpi_call/w 3 218 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 219 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f7e2e0_0, v0x1f80d80_0, v0x1f80190_0, v0x1f80820_0, v0x1f80230_0, v0x1f80780_0, v0x1f80690_0, v0x1f80420_0, v0x1f802d0_0, v0x1f805d0_0, v0x1f804e0_0, v0x1f809b0_0, v0x1f808c0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1f10420;
T_13 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 260 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 261 "$display", "Hint: Output '%s' has no mismatches.", "pm" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 262 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "hh", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 263 "$display", "Hint: Output '%s' has no mismatches.", "hh" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 264 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 265 "$display", "Hint: Output '%s' has no mismatches.", "mm" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 266 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ss", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 267 "$display", "Hint: Output '%s' has no mismatches.", "ss" {0 0 0};
T_13.7 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 269 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 270 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 271 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1f10420;
T_14 ;
    %wait E_0x1f19fd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f80b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
    %load/vec4 v0x1f80ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 282 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f80b60_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1f80780_0;
    %load/vec4 v0x1f80780_0;
    %load/vec4 v0x1f80690_0;
    %xor;
    %load/vec4 v0x1f80780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 286 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1f80420_0;
    %load/vec4 v0x1f80420_0;
    %load/vec4 v0x1f802d0_0;
    %xor;
    %load/vec4 v0x1f80420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 289 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x1f805d0_0;
    %load/vec4 v0x1f805d0_0;
    %load/vec4 v0x1f804e0_0;
    %xor;
    %load/vec4 v0x1f805d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 292 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x1f809b0_0;
    %load/vec4 v0x1f809b0_0;
    %load/vec4 v0x1f808c0_0;
    %xor;
    %load/vec4 v0x1f809b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 295 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x1f80b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f80b60_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/count_clock/count_clock_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/count_clock/iter0/response20/top_module.sv";
