#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 12 12:59:34 2024
# Process ID: 31600
# Current directory: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5292 C:\Users\SDverisure\Documents\4_TELECO\DSED_github\DSED\megatest_fit\filterBlockTest\filterBlockTest.xpr
# Log file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/vivado.log
# Journal file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest'
INFO: [Project 1-313] Project file moved from 'C:/Users/jaest/OneDrive/Documentos/4_TELECO/DSED/proyecto_dsed_github/DSED/megatest_fit/filterBlockTest' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg', nor could it be found using path 'C:/Users/jaest/OneDrive/Documentos/4_TELECO/DSED/proyecto_dsed_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:29:04 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 954.398 ; gain = 0.000
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:33:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:36:03 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:43:08 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:46:05 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 14:50:03 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 15:05:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_firterBlock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_firterBlock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_firterBlock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_firterBlock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 15:47:45 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_firterBlock_behav -key {Behavioral:sim_1:Functional:tb_firterBlock} -tclbatch {tb_firterBlock.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_firterBlock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_firterBlock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 990.473 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 16:12:43 2024...
