
****** Scout HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.0 (64-bit)
  **** SW Build 2598120 on Mon Jul 22 20:52:16 MDT 2019
  **** IP Build 2597772 on Mon Jul 22 23:42:54 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /proj/xbuilds/SWIP/2019.2_0722_2036/installs/lin64/Scout/2019.2/scripts/scout_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/proj/xbuilds/SWIP/2019.2_0722_2036/installs/lin64/Scout/2019.2/bin/unwrapped/lnx64.o/scout_hls'
INFO: [HLS 200-10] For user 'frederic' on host 'xsjfrederic40.xilinx.com' (Linux_x86_64 version 4.4.0-142-generic) on Wed Jul 24 20:41:05 PDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/group/swmktg/test_fr/hlsdesigns/githubenterprise/HLS-Tiny-Tutorials/memories_bottleneck_resolved'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/group/swmktg/test_fr/hlsdesigns/githubenterprise/HLS-Tiny-Tutorials/memories_bottleneck_resolved/proj_array_mem_perform'.
INFO: [HLS 200-10] Adding design file 'array_mem_perform.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'array_mem_perform_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-10] Opening and resetting solution '/group/swmktg/test_fr/hlsdesigns/githubenterprise/HLS-Tiny-Tutorials/memories_bottleneck_resolved/proj_array_mem_perform/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../array_mem_perform_test.cpp in debug mode
   Compiling ../../../../array_mem_perform.cpp in debug mode
   Generating csim.exe
Test passed !
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'array_mem_perform.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 95015 ; free virtual = 248526
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 95015 ; free virtual = 248526
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 95010 ; free virtual = 248521
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 95005 ; free virtual = 248517
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 94982 ; free virtual = 248494
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 94979 ; free virtual = 248492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_mem_perform' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mem_perform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.65 seconds; current allocated memory: 129.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 129.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mem_perform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mem_perform/mem' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_mem_perform' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_mem_perform/mem_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_mem_perform/mem_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_mem_perform/mem_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_mem_perform/mem_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mem_perform'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 129.808 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 866.352 ; gain = 196.133 ; free physical = 94978 ; free virtual = 248492
INFO: [VHDL 208-304] Generating VHDL RTL for array_mem_perform with prefix array_mem_perform_.
INFO: [VLOG 209-307] Generating Verilog RTL for array_mem_perform with prefix array_mem_perform_.
INFO: [HLS 200-112] Total elapsed time: 24.12 seconds; peak allocated memory: 129.808 MB.
INFO: [Common 17-206] Exiting scout_hls at Wed Jul 24 20:41:29 2019...
