# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.ip_user_files/ipstatic" \
"../../../../../../sp_gram_test_1/sp_gram_test_1.gen/sources_1/ip/gram/sim/gram.v" \
"../../../../project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../project_1.ip_user_files/ipstatic" \
"../../../../project_1.srcs/sources_1/new/display_gen.sv" \
"../../../../project_1.srcs/sources_1/new/flood_mem.sv" \
"../../../../project_1.srcs/sources_1/new/graphic_ram.sv" \
"../../../../project_1.srcs/sources_1/new/top.sv" \
"../../../../project_1.srcs/sources_1/new/video_time_control.v" \
"../../../../project_1.srcs/sources_1/new/testbench_0.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
