Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__29_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X0P5M_A12TH)
   0.22    3.04    3.04 ^ u0/w_reg_3__20_/Q (DFFQ_X0P5M_A12TH)
           0.00    3.04 ^ u0/FE_DBTC4_w3_20_/A (INV_X0P6B_A12TH)
   0.11    3.64    6.68 v u0/FE_DBTC4_w3_20_/Y (INV_X0P6B_A12TH)
           0.00    6.68 v u0/u0/U17/B (NAND2_X0P5A_A12TH)
   0.02    1.31    7.99 ^ u0/u0/U17/Y (NAND2_X0P5A_A12TH)
           0.00    7.99 ^ u0/u0/U54/B (NOR2_X1B_A12TH)
   0.07    1.40    9.39 v u0/u0/U54/Y (NOR2_X1B_A12TH)
           0.00    9.39 v u0/u0/U116/A (NAND2_X0P5A_A12TH)
   0.06    1.64   11.02 ^ u0/u0/U116/Y (NAND2_X0P5A_A12TH)
           0.00   11.02 ^ u0/u0/U178/B (NAND2_X0P5A_A12TH)
   0.03    1.11   12.14 v u0/u0/U178/Y (NAND2_X0P5A_A12TH)
           0.00   12.14 v u0/u0/U179/A (NOR2XB_X0P7M_A12TH)
   0.02    0.89   13.02 ^ u0/u0/U179/Y (NOR2XB_X0P7M_A12TH)
           0.00   13.02 ^ u0/u0/U243/B (NAND3_X0P5A_A12TH)
   0.04    1.45   14.48 v u0/u0/U243/Y (NAND3_X0P5A_A12TH)
           0.00   14.48 v u0/u0/U254/A (NOR2_X0P5M_A12TH)
   0.00    0.72   15.20 ^ u0/u0/U254/Y (NOR2_X0P5M_A12TH)
           0.00   15.20 ^ u0/u0/U255/D (NAND4_X1A_A12TH)
   0.04    0.94   16.14 v u0/u0/U255/Y (NAND4_X1A_A12TH)
           0.00   16.14 v u0/u0/U354/AN (NAND4B_X0P7M_A12TH)
   0.02    1.17   17.31 v u0/u0/U354/Y (NAND4B_X0P7M_A12TH)
           0.00   17.31 v u0/u0/U360/A1 (OAI31_X0P7M_A12TH)
   0.01    0.68   17.99 ^ u0/u0/U360/Y (OAI31_X0P7M_A12TH)
           0.00   17.99 ^ u0/u0/U373/A (NAND4_X1A_A12TH)
   0.13    2.17   20.16 v u0/u0/U373/Y (NAND4_X1A_A12TH)
           0.00   20.17 v u0/U207/B (XOR2_X0P5M_A12TH)
   0.04    2.57   22.73 ^ u0/U207/Y (XOR2_X0P5M_A12TH)
           0.00   22.73 ^ u0/U208/A (XOR2_X0P5M_A12TH)
   0.01    0.90   23.63 ^ u0/U208/Y (XOR2_X0P5M_A12TH)
           0.00   23.63 ^ u0/U209/A (XNOR2_X0P5M_A12TH)
   0.09    2.36   25.99 ^ u0/U209/Y (XNOR2_X0P5M_A12TH)
           0.00   25.99 ^ u0/U210/B (XNOR2_X0P5M_A12TH)
   0.11    4.51   30.50 v u0/U210/Y (XNOR2_X0P5M_A12TH)
           0.00   30.50 v u0/U211/B (NAND2_X0P5A_A12TH)
   0.00    1.10   31.59 ^ u0/U211/Y (NAND2_X0P5A_A12TH)
           0.00   31.59 ^ u0/U212/C0 (OAI211_X0P5M_A12TH)
   0.01    0.51   32.10 v u0/U212/Y (OAI211_X0P5M_A12TH)
           0.00   32.10 v u0/U213/B0 (OAI2XB1_X0P5M_A12TH)
   0.00    0.57   32.67 ^ u0/U213/Y (OAI2XB1_X0P5M_A12TH)
           0.00   32.67 ^ u0/w_reg_3__29_/D (DFFQ_X0P5M_A12TH)
                  32.67   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__29_/CK (DFFQ_X0P5M_A12TH)
          -0.36    6.64   library setup time
                   6.64   data required time
----------------------------------------------------------------
                   6.64   data required time
                 -32.67   data arrival time
----------------------------------------------------------------
                 -26.03   slack (VIOLATED)


Resized 9480 instances.
Inserted 198 buffers.
Startpoint: u0/w_reg_3__19_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__31_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__19_/CK (DFFQ_X4M_A12TH)
   0.34    0.83    0.83 ^ u0/w_reg_3__19_/Q (DFFQ_X4M_A12TH)
           0.00    0.84 ^ u0/u0/U15/B (NOR3_X4A_A12TH)
   0.17    0.74    1.57 v u0/u0/U15/Y (NOR3_X4A_A12TH)
           0.00    1.58 v u0/u0/U19/A (NAND2_X8B_A12TH)
   0.09    0.34    1.92 ^ u0/u0/U19/Y (NAND2_X8B_A12TH)
           0.00    1.92 ^ u0/u0/U178/A (NAND2_X8B_A12TH)
   0.04    0.16    2.08 v u0/u0/U178/Y (NAND2_X8B_A12TH)
           0.00    2.08 v u0/u0/U179/A (NOR2XB_X8M_A12TH)
   0.04    0.14    2.22 ^ u0/u0/U179/Y (NOR2XB_X8M_A12TH)
           0.00    2.22 ^ u0/u0/U243/B (NAND3_X6A_A12TH)
   0.05    0.20    2.41 v u0/u0/U243/Y (NAND3_X6A_A12TH)
           0.00    2.42 v u0/u0/U254/A (NOR2_X1P4A_A12TH)
   0.01    0.20    2.62 ^ u0/u0/U254/Y (NOR2_X1P4A_A12TH)
           0.00    2.62 ^ u0/u0/U255/D (NAND4_X4A_A12TH)
   0.06    0.38    2.99 v u0/u0/U255/Y (NAND4_X4A_A12TH)
           0.00    2.99 v u0/u0/U354/AN (NAND4B_X4M_A12TH)
   0.04    0.47    3.46 v u0/u0/U354/Y (NAND4B_X4M_A12TH)
           0.00    3.46 v u0/u0/U356/A1 (OAI31_X6M_A12TH)
   0.01    0.25    3.71 ^ u0/u0/U356/Y (OAI31_X6M_A12TH)
           0.00    3.71 ^ u0/u0/U357/D (NAND4_X4A_A12TH)
   0.14    0.66    4.37 v u0/u0/U357/Y (NAND4_X4A_A12TH)
           0.00    4.37 v u0/U200/B (XOR2_X4M_A12TH)
   0.02    0.54    4.91 ^ u0/U200/Y (XOR2_X4M_A12TH)
           0.00    4.91 ^ u0/U201/A (XOR2_X4M_A12TH)
   0.03    0.31    5.22 ^ u0/U201/Y (XOR2_X4M_A12TH)
           0.00    5.22 ^ u0/U202/A (XNOR2_X4M_A12TH)
   0.09    0.43    5.65 ^ u0/U202/Y (XNOR2_X4M_A12TH)
           0.00    5.65 ^ u0/U203/B (XNOR2_X4M_A12TH)
   0.11    0.61    6.26 ^ u0/U203/Y (XNOR2_X4M_A12TH)
           0.00    6.26 ^ u0/U204/B (NAND2_X0P5B_A12TH)
   0.00    0.35    6.60 v u0/U204/Y (NAND2_X0P5B_A12TH)
           0.00    6.60 v u0/U205/C0 (OAI211_X1P4M_A12TH)
   0.00    0.17    6.78 ^ u0/U205/Y (OAI211_X1P4M_A12TH)
           0.00    6.78 ^ u0/U206/B0 (OAI2XB1_X1M_A12TH)
   0.00    0.14    6.92 v u0/U206/Y (OAI2XB1_X1M_A12TH)
           0.00    6.92 v u0/w_reg_3__31_/D (DFFQ_X4M_A12TH)
                   6.92   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__31_/CK (DFFQ_X4M_A12TH)
          -0.11    6.89   library setup time
                   6.89   data required time
----------------------------------------------------------------
                   6.89   data required time
                  -6.92   data arrival time
----------------------------------------------------------------
                  -0.02   slack (VIOLATED)


Inserted 0 buffers.
Inserted 11 buffers.
Inserted 12 buffers.
Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__31_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X4M_A12TH)
   0.29    0.76    0.76 ^ u0/w_reg_3__20_/Q (DFFQ_X4M_A12TH)
           0.00    0.76 ^ u0/FE_DBTC4_w3_20_/A (INV_X16M_A12TH)
   0.15    0.30    1.06 v u0/FE_DBTC4_w3_20_/Y (INV_X16M_A12TH)
           0.00    1.06 v u0/u0/U17/B (NAND2_X8B_A12TH)
   0.05    0.18    1.24 ^ u0/u0/U17/Y (NAND2_X8B_A12TH)
           0.00    1.24 ^ u0/u0/U18/B (NOR2_X8A_A12TH)
   0.12    0.16    1.40 v u0/u0/U18/Y (NOR2_X8A_A12TH)
           0.00    1.40 v u0/u0/U19/B (NAND2_X8B_A12TH)
   0.09    0.21    1.61 ^ u0/u0/U19/Y (NAND2_X8B_A12TH)
           0.00    1.61 ^ u0/u0/U178/A (NAND2_X8B_A12TH)
   0.04    0.15    1.76 v u0/u0/U178/Y (NAND2_X8B_A12TH)
           0.00    1.76 v u0/u0/U179/A (NOR2XB_X8M_A12TH)
   0.04    0.14    1.89 ^ u0/u0/U179/Y (NOR2XB_X8M_A12TH)
           0.00    1.89 ^ u0/u0/U243/B (NAND3_X6A_A12TH)
   0.05    0.20    2.09 v u0/u0/U243/Y (NAND3_X6A_A12TH)
           0.00    2.09 v u0/u0/U254/A (NOR2_X1P4A_A12TH)
   0.01    0.20    2.29 ^ u0/u0/U254/Y (NOR2_X1P4A_A12TH)
           0.00    2.29 ^ u0/u0/U255/D (NAND4_X4A_A12TH)
   0.06    0.38    2.67 v u0/u0/U255/Y (NAND4_X4A_A12TH)
           0.00    2.67 v u0/u0/U354/AN (NAND4B_X4M_A12TH)
   0.04    0.47    3.14 v u0/u0/U354/Y (NAND4B_X4M_A12TH)
           0.00    3.14 v u0/u0/U356/A1 (OAI31_X6M_A12TH)
   0.01    0.25    3.39 ^ u0/u0/U356/Y (OAI31_X6M_A12TH)
           0.00    3.39 ^ u0/u0/U357/D (NAND4_X4A_A12TH)
   0.14    0.66    4.05 v u0/u0/U357/Y (NAND4_X4A_A12TH)
           0.00    4.05 v u0/U200/B (XOR2_X4M_A12TH)
   0.02    0.54    4.58 ^ u0/U200/Y (XOR2_X4M_A12TH)
           0.00    4.58 ^ u0/U201/A (XOR2_X4M_A12TH)
   0.03    0.31    4.89 ^ u0/U201/Y (XOR2_X4M_A12TH)
           0.00    4.89 ^ u0/U202/A (XNOR2_X4M_A12TH)
   0.09    0.43    5.33 ^ u0/U202/Y (XNOR2_X4M_A12TH)
           0.00    5.33 ^ u0/U203/B (XNOR2_X4M_A12TH)
   0.11    0.61    5.93 ^ u0/U203/Y (XNOR2_X4M_A12TH)
           0.00    5.93 ^ u0/U204/B (NAND2_X0P5B_A12TH)
   0.00    0.35    6.28 v u0/U204/Y (NAND2_X0P5B_A12TH)
           0.00    6.28 v u0/U205/C0 (OAI211_X1P4M_A12TH)
   0.00    0.17    6.45 ^ u0/U205/Y (OAI211_X1P4M_A12TH)
           0.00    6.45 ^ u0/U206/B0 (OAI2XB1_X1M_A12TH)
   0.00    0.14    6.59 v u0/U206/Y (OAI2XB1_X1M_A12TH)
           0.00    6.59 v u0/w_reg_3__31_/D (DFFQ_X4M_A12TH)
                   6.59   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__31_/CK (DFFQ_X4M_A12TH)
          -0.11    6.89   library setup time
                   6.89   data required time
----------------------------------------------------------------
                   6.89   data required time
                  -6.59   data arrival time
----------------------------------------------------------------
                   0.30   slack (MET)


