================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 14,795       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |  1,261       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |    902       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |    989       | user inline pragmas are applied                                                        |
|               | (4) simplification          |    721       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |    979       | user array partition pragmas are applied                                               |
|               | (2) simplification          |    863       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |    863       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |    861       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |    861       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |    763       | loop and instruction simplification                                                    |
|               | (2) parallelization         |    763       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |    763       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |    763       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |    769       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |    751       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------+-----------------------+------------------+---------------+---------------+---------------+---------------+
| Function           | Location              | Compile/Link     | Unroll/Inline | Array/Struct  | Performance   | HW Transforms |
+--------------------+-----------------------+------------------+---------------+---------------+---------------+---------------+
| + top_module       | top_module.cpp:5      | 14,795           | 721           | 861           | 763           | 751           |
|  + hart            | hart.cpp:4            | 12,732 (2 calls) | 558 (2 calls) | 558 (2 calls) | 476 (2 calls) | 458 (2 calls) |
|     OP_AL_32B      | OP_AL_B.cpp:3         | 1,328 (2 calls)  |               |               |               |               |
|     OP_AL_32I      | OP_AL_32I.cpp:5       | 6,566 (2 calls)  | 292 (2 calls) | 292 (2 calls) | 248 (2 calls) | 248 (2 calls) |
|    hazard_detector | hazard_detector.cpp:5 | 1,017            |               |               |               |               |
+--------------------+-----------------------+------------------+---------------+---------------+---------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


