<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proccessor_Doolan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="m14b4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="m14b4_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux16b2.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux16b2_tb_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux16b2_tb_0_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux44b_tb_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux44b_tb_0_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4b2.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4b2_tb_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4b2_tb_0_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4b4.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4b4_tb_0_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4b4_tb_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux4b4_tb_0_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4b4_tb_0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="testbench.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="testbench.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415583741" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415583741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415586315" xil_pn:in_ck="8396721394742448849" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415586315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Components/ALU.v"/>
      <outfile xil_pn:name="../Components/ALU16b.v"/>
      <outfile xil_pn:name="../Components/ALU1b.v"/>
      <outfile xil_pn:name="../Components/ALUOpControl.v"/>
      <outfile xil_pn:name="../Components/Instruction_Register.v"/>
      <outfile xil_pn:name="../Components/Instruction_Register_tb.v"/>
      <outfile xil_pn:name="../Components/Memory.v"/>
      <outfile xil_pn:name="../Components/Procerror_tb.v"/>
      <outfile xil_pn:name="../Components/Register16b.v"/>
      <outfile xil_pn:name="../Components/Register16b_tb.v"/>
      <outfile xil_pn:name="../Components/Register_File.v"/>
      <outfile xil_pn:name="../Components/Shifter.v"/>
      <outfile xil_pn:name="../Components/Shifter_tb.v"/>
      <outfile xil_pn:name="../Components/TestALU16b.v"/>
      <outfile xil_pn:name="../Components/TestALUOpControl.v"/>
      <outfile xil_pn:name="../Components/TestReg16.v"/>
      <outfile xil_pn:name="../Components/TestRegister_File.v"/>
      <outfile xil_pn:name="../Components/TestShifter.v"/>
      <outfile xil_pn:name="../Components/m14b4.v"/>
      <outfile xil_pn:name="../Components/mux16b2_tb.v"/>
      <outfile xil_pn:name="../Components/mux16b4_tb.vhd"/>
      <outfile xil_pn:name="../Components/mux16b4_tf.v"/>
      <outfile xil_pn:name="../Components/mux16b8_tb_0.v"/>
      <outfile xil_pn:name="../Components/mux4b2_tb.v"/>
      <outfile xil_pn:name="../Components/mux4b4_tb.v"/>
      <outfile xil_pn:name="../Components/mux4b4_tb1.v"/>
      <outfile xil_pn:name="../Components/sign_extend.v"/>
      <outfile xil_pn:name="../Components/sign_extend_tb.v"/>
      <outfile xil_pn:name="../Components/state_machine.v"/>
    </transform>
    <transform xil_pn:end_ts="1415586343" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2700299117505884351" xil_pn:start_ts="1415586343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415586421" xil_pn:in_ck="786913298916918059" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1235314087987827037" xil_pn:start_ts="1415586420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mux16b2.vf"/>
      <outfile xil_pn:name="mux4b2.vf"/>
      <outfile xil_pn:name="mux4b4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1415583787" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7005056713227844087" xil_pn:start_ts="1415583787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415586421" xil_pn:in_ck="6581941100628388074" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415586421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Components/ALU.v"/>
      <outfile xil_pn:name="../Components/ALU16b.v"/>
      <outfile xil_pn:name="../Components/ALU1b.v"/>
      <outfile xil_pn:name="../Components/ALUOpControl.v"/>
      <outfile xil_pn:name="../Components/Instruction_Register.v"/>
      <outfile xil_pn:name="../Components/Instruction_Register_tb.v"/>
      <outfile xil_pn:name="../Components/Memory.v"/>
      <outfile xil_pn:name="../Components/Procerror_tb.v"/>
      <outfile xil_pn:name="../Components/Register16b.v"/>
      <outfile xil_pn:name="../Components/Register16b_tb.v"/>
      <outfile xil_pn:name="../Components/Register_File.v"/>
      <outfile xil_pn:name="../Components/Shifter.v"/>
      <outfile xil_pn:name="../Components/Shifter_tb.v"/>
      <outfile xil_pn:name="../Components/TestALU16b.v"/>
      <outfile xil_pn:name="../Components/TestALUOpControl.v"/>
      <outfile xil_pn:name="../Components/TestReg16.v"/>
      <outfile xil_pn:name="../Components/TestRegister_File.v"/>
      <outfile xil_pn:name="../Components/TestShifter.v"/>
      <outfile xil_pn:name="../Components/m14b4.v"/>
      <outfile xil_pn:name="../Components/mux16b2_tb.v"/>
      <outfile xil_pn:name="../Components/mux16b4_tb.vhd"/>
      <outfile xil_pn:name="../Components/mux16b4_tf.v"/>
      <outfile xil_pn:name="../Components/mux16b8_tb_0.v"/>
      <outfile xil_pn:name="../Components/mux4b2_tb.v"/>
      <outfile xil_pn:name="../Components/mux4b4_tb.v"/>
      <outfile xil_pn:name="../Components/mux4b4_tb1.v"/>
      <outfile xil_pn:name="../Components/sign_extend.v"/>
      <outfile xil_pn:name="../Components/sign_extend_tb.v"/>
      <outfile xil_pn:name="../Components/state_machine.v"/>
      <outfile xil_pn:name="mux16b2.vf"/>
      <outfile xil_pn:name="mux4b2.vf"/>
      <outfile xil_pn:name="mux4b4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1415586423" xil_pn:in_ck="6581941100628388074" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5146305676879410765" xil_pn:start_ts="1415586421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mux4b4_tb_0_beh.prj"/>
      <outfile xil_pn:name="mux4b4_tb_0_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1415586423" xil_pn:in_ck="1702399495852933538" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4670046995440146704" xil_pn:start_ts="1415586423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mux4b4_tb_0_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
