{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 23:35:58 2020 " "Info: Processing started: Mon Sep 07 23:35:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multip_16bits -c Multip_16bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multip_16bits -c Multip_16bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[0\] " "Warning: Node \"b_input\[0\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "n_state " "Warning: Node \"n_state\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[9\] " "Warning: Node \"b_input\[9\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[11\] " "Warning: Node \"b_input\[11\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[10\] " "Warning: Node \"b_input\[10\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[12\] " "Warning: Node \"b_input\[12\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[1\] " "Warning: Node \"b_input\[1\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[3\] " "Warning: Node \"b_input\[3\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[2\] " "Warning: Node \"b_input\[2\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[4\] " "Warning: Node \"b_input\[4\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[7\] " "Warning: Node \"b_input\[7\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[5\] " "Warning: Node \"b_input\[5\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[6\] " "Warning: Node \"b_input\[6\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b_input\[8\] " "Warning: Node \"b_input\[8\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[0\] " "Warning: Node \"mul_s\[0\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[1\] " "Warning: Node \"mul_s\[1\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[2\] " "Warning: Node \"mul_s\[2\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[3\] " "Warning: Node \"mul_s\[3\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[4\] " "Warning: Node \"mul_s\[4\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[5\] " "Warning: Node \"mul_s\[5\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[6\] " "Warning: Node \"mul_s\[6\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[7\] " "Warning: Node \"mul_s\[7\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[8\] " "Warning: Node \"mul_s\[8\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[9\] " "Warning: Node \"mul_s\[9\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[10\] " "Warning: Node \"mul_s\[10\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[11\] " "Warning: Node \"mul_s\[11\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul_s\[12\] " "Warning: Node \"mul_s\[12\]\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rdy\$latch " "Warning: Node \"rdy\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[0\]\$latch " "Warning: Node \"mul\[0\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[1\]\$latch " "Warning: Node \"mul\[1\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[2\]\$latch " "Warning: Node \"mul\[2\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[3\]\$latch " "Warning: Node \"mul\[3\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[4\]\$latch " "Warning: Node \"mul\[4\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[5\]\$latch " "Warning: Node \"mul\[5\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[6\]\$latch " "Warning: Node \"mul\[6\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[7\]\$latch " "Warning: Node \"mul\[7\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[8\]\$latch " "Warning: Node \"mul\[8\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[9\]\$latch " "Warning: Node \"mul\[9\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[10\]\$latch " "Warning: Node \"mul\[10\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[11\]\$latch " "Warning: Node \"mul\[11\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mul\[12\]\$latch " "Warning: Node \"mul\[12\]\$latch\" is a latch" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "start " "Info: Assuming node \"start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "b_input\[8\] " "Info: Detected ripple clock \"b_input\[8\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[6\] " "Info: Detected ripple clock \"b_input\[6\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[5\] " "Info: Detected ripple clock \"b_input\[5\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[7\] " "Info: Detected ripple clock \"b_input\[7\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[4\] " "Info: Detected ripple clock \"b_input\[4\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[2\] " "Info: Detected ripple clock \"b_input\[2\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[3\] " "Info: Detected ripple clock \"b_input\[3\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[1\] " "Info: Detected ripple clock \"b_input\[1\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[12\] " "Info: Detected ripple clock \"b_input\[12\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[10\] " "Info: Detected ripple clock \"b_input\[10\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[11\] " "Info: Detected ripple clock \"b_input\[11\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[9\] " "Info: Detected ripple clock \"b_input\[9\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "b_input\[0\] " "Info: Detected ripple clock \"b_input\[0\]\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "b_input\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mul\[12\]~1 " "Info: Detected gated clock \"mul\[12\]~1\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mul\[12\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "n_state~3 " "Info: Detected gated clock \"n_state~3\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_state~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "n_state~2 " "Info: Detected gated clock \"n_state~2\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_state~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "c_state " "Info: Detected ripple clock \"c_state\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "c_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mul\[12\]~2 " "Info: Detected gated clock \"mul\[12\]~2\" as buffer" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mul\[12\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register n_state register c_state 120.42 MHz 8.304 ns Internal " "Info: Clock \"clk\" has Internal fmax of 120.42 MHz between source register \"n_state\" and destination register \"c_state\" (period= 8.304 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.629 ns + Longest register register " "Info: + Longest register to register delay is 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns n_state 1 REG LCCOMB_X76_Y47_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 0.629 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.263 ns) + CELL(0.366 ns) = 0.629 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { n_state c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 58.19 % ) " "Info: Total cell delay = 0.366 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.263 ns ( 41.81 % ) " "Info: Total interconnect delay = 0.263 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { n_state c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.629 ns" { n_state {} c_state {} } { 0.000ns 0.263ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.559 ns - Smallest " "Info: - Smallest clock skew is -3.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.384 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.384 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 58.18 % ) " "Info: Total cell delay = 1.387 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 41.82 % ) " "Info: Total interconnect delay = 0.997 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.943 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.787 ns) 2.634 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.150 ns) 3.138 ns mul\[12\]~2 3 COMB LCCOMB_X76_Y47_N28 6 " "Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul\[12\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { c_state mul[12]~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 3.590 ns b_input\[9\] 4 REG LCCOMB_X76_Y47_N8 3 " "Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { mul[12]~2 b_input[9] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.398 ns) 4.445 ns Equal0~2 5 COMB LCCOMB_X76_Y47_N26 3 " "Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { b_input[9] Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 4.883 ns Equal0~3 6 COMB LCCOMB_X76_Y47_N18 3 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 5.293 ns n_state~2 7 COMB LCCOMB_X76_Y47_N22 1 " "Info: 7: + IC(0.260 ns) + CELL(0.150 ns) = 5.293 ns; Loc. = LCCOMB_X76_Y47_N22; Fanout = 1; COMB Node = 'n_state~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal0~3 n_state~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 5.943 ns n_state 8 REG LCCOMB_X76_Y47_N14 1 " "Info: 8: + IC(0.257 ns) + CELL(0.393 ns) = 5.943 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { n_state~2 n_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 50.95 % ) " "Info: Total cell delay = 3.028 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.915 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.915 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~2 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~2 {} n_state {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.260ns 0.257ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~2 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~2 {} n_state {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.260ns 0.257ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { n_state c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.629 ns" { n_state {} c_state {} } { 0.000ns 0.263ns } { 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~2 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~2 {} n_state {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.260ns 0.257ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.393ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "start register mul_s\[2\] register mul_s\[11\] 234.52 MHz 4.264 ns Internal " "Info: Clock \"start\" has Internal fmax of 234.52 MHz between source register \"mul_s\[2\]\" and destination register \"mul_s\[11\]\" (period= 4.264 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.438 ns + Longest register register " "Info: + Longest register to register delay is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mul_s\[2\] 1 REG LCCOMB_X76_Y43_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X76_Y43_N2; Fanout = 3; REG Node = 'mul_s\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul_s[2] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.414 ns) 1.098 ns Add0~7 2 COMB LCCOMB_X78_Y43_N4 2 " "Info: 2: + IC(0.684 ns) + CELL(0.414 ns) = 1.098 ns; Loc. = LCCOMB_X78_Y43_N4; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { mul_s[2] Add0~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.169 ns Add0~10 3 COMB LCCOMB_X78_Y43_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.169 ns; Loc. = LCCOMB_X78_Y43_N6; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.240 ns Add0~13 4 COMB LCCOMB_X78_Y43_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.240 ns; Loc. = LCCOMB_X78_Y43_N8; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.311 ns Add0~16 5 COMB LCCOMB_X78_Y43_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.311 ns; Loc. = LCCOMB_X78_Y43_N10; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~16 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.382 ns Add0~19 6 COMB LCCOMB_X78_Y43_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.382 ns; Loc. = LCCOMB_X78_Y43_N12; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~16 Add0~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.541 ns Add0~22 7 COMB LCCOMB_X78_Y43_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.541 ns; Loc. = LCCOMB_X78_Y43_N14; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~19 Add0~22 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.612 ns Add0~25 8 COMB LCCOMB_X78_Y43_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.612 ns; Loc. = LCCOMB_X78_Y43_N16; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.683 ns Add0~28 9 COMB LCCOMB_X78_Y43_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.683 ns; Loc. = LCCOMB_X78_Y43_N18; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~28 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.754 ns Add0~31 10 COMB LCCOMB_X78_Y43_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.754 ns; Loc. = LCCOMB_X78_Y43_N20; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~28 Add0~31 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.164 ns Add0~33 11 COMB LCCOMB_X78_Y43_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.164 ns; Loc. = LCCOMB_X78_Y43_N22; Fanout = 1; COMB Node = 'Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.150 ns) 3.044 ns Add0~35 12 COMB LCCOMB_X78_Y47_N30 1 " "Info: 12: + IC(0.730 ns) + CELL(0.150 ns) = 3.044 ns; Loc. = LCCOMB_X78_Y47_N30; Fanout = 1; COMB Node = 'Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.438 ns mul_s\[11\] 13 REG LCCOMB_X78_Y47_N6 3 " "Info: 13: + IC(0.244 ns) + CELL(0.150 ns) = 3.438 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Add0~35 mul_s[11] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 51.77 % ) " "Info: Total cell delay = 1.780 ns ( 51.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.658 ns ( 48.23 % ) " "Info: Total interconnect delay = 1.658 ns ( 48.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { mul_s[2] Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~33 Add0~35 mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { mul_s[2] {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~33 {} Add0~35 {} mul_s[11] {} } { 0.000ns 0.684ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.244ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.159 ns - Smallest " "Info: - Smallest clock skew is 0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 5.722 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 5.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns start 1 CLK PIN_A23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.275 ns) 2.142 ns n_state~3 2 COMB LCCOMB_X76_Y47_N2 2 " "Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { start n_state~3 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 3.885 ns n_state~3clkctrl 3 COMB CLKCTRL_G9 13 " "Info: 3: + IC(1.743 ns) + CELL(0.000 ns) = 3.885 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { n_state~3 n_state~3clkctrl } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.271 ns) 5.722 ns mul_s\[11\] 4 REG LCCOMB_X78_Y47_N6 3 " "Info: 4: + IC(1.566 ns) + CELL(0.271 ns) = 5.722 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 24.57 % ) " "Info: Total cell delay = 1.406 ns ( 24.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 75.43 % ) " "Info: Total interconnect delay = 4.316 ns ( 75.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { start n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.566ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 5.563 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns start 1 CLK PIN_A23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.275 ns) 2.142 ns n_state~3 2 COMB LCCOMB_X76_Y47_N2 2 " "Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { start n_state~3 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 3.885 ns n_state~3clkctrl 3 COMB CLKCTRL_G9 13 " "Info: 3: + IC(1.743 ns) + CELL(0.000 ns) = 3.885 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { n_state~3 n_state~3clkctrl } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.150 ns) 5.563 ns mul_s\[2\] 4 REG LCCOMB_X76_Y43_N2 3 " "Info: 4: + IC(1.528 ns) + CELL(0.150 ns) = 5.563 ns; Loc. = LCCOMB_X76_Y43_N2; Fanout = 3; REG Node = 'mul_s\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { n_state~3clkctrl mul_s[2] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 23.10 % ) " "Info: Total cell delay = 1.285 ns ( 23.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 76.90 % ) " "Info: Total interconnect delay = 4.278 ns ( 76.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { start n_state~3 n_state~3clkctrl mul_s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[2] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.528ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { start n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.566ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { start n_state~3 n_state~3clkctrl mul_s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[2] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.528ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { mul_s[2] Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~33 Add0~35 mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { mul_s[2] {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~33 {} Add0~35 {} mul_s[11] {} } { 0.000ns 0.684ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.244ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { start n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.566ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { start n_state~3 n_state~3clkctrl mul_s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { start {} start~combout {} n_state~3 {} n_state~3clkctrl {} mul_s[2] {} } { 0.000ns 0.000ns 1.007ns 1.743ns 1.528ns } { 0.000ns 0.860ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "c_state mul_s\[11\] clk 4.637 ns " "Info: Found hold time violation between source  pin or register \"c_state\" and destination pin or register \"mul_s\[11\]\" for clock \"clk\" (Hold time is 4.637 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.494 ns + Largest " "Info: + Largest clock skew is 6.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.878 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.787 ns) 2.634 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.150 ns) 3.138 ns mul\[12\]~2 3 COMB LCCOMB_X76_Y47_N28 6 " "Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul\[12\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { c_state mul[12]~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 3.590 ns b_input\[9\] 4 REG LCCOMB_X76_Y47_N8 3 " "Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { mul[12]~2 b_input[9] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.398 ns) 4.445 ns Equal0~2 5 COMB LCCOMB_X76_Y47_N26 3 " "Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { b_input[9] Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 4.883 ns Equal0~3 6 COMB LCCOMB_X76_Y47_N18 3 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 5.298 ns n_state~3 7 COMB LCCOMB_X76_Y47_N2 2 " "Info: 7: + IC(0.265 ns) + CELL(0.150 ns) = 5.298 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Equal0~3 n_state~3 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.000 ns) 7.041 ns n_state~3clkctrl 8 COMB CLKCTRL_G9 13 " "Info: 8: + IC(1.743 ns) + CELL(0.000 ns) = 7.041 ns; Loc. = CLKCTRL_G9; Fanout = 13; COMB Node = 'n_state~3clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { n_state~3 n_state~3clkctrl } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.271 ns) 8.878 ns mul_s\[11\] 9 REG LCCOMB_X78_Y47_N6 3 " "Info: 9: + IC(1.566 ns) + CELL(0.271 ns) = 8.878 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.906 ns ( 32.73 % ) " "Info: Total cell delay = 2.906 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.972 ns ( 67.27 % ) " "Info: Total interconnect delay = 5.972 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.265ns 1.743ns 1.566ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.384 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.384 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 58.18 % ) " "Info: Total cell delay = 1.387 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 41.82 % ) " "Info: Total interconnect delay = 0.997 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.265ns 1.743ns 1.566ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns - Shortest register register " "Info: - Shortest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c_state 1 REG LCFF_X76_Y47_N31 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.393 ns) 1.213 ns Add0~35 2 COMB LCCOMB_X78_Y47_N30 1 " "Info: 2: + IC(0.820 ns) + CELL(0.393 ns) = 1.213 ns; Loc. = LCCOMB_X78_Y47_N30; Fanout = 1; COMB Node = 'Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { c_state Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.607 ns mul_s\[11\] 3 REG LCCOMB_X78_Y47_N6 3 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X78_Y47_N6; Fanout = 3; REG Node = 'mul_s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Add0~35 mul_s[11] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.543 ns ( 33.79 % ) " "Info: Total cell delay = 0.543 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 66.21 % ) " "Info: Total interconnect delay = 1.064 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { c_state Add0~35 mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { c_state {} Add0~35 {} mul_s[11] {} } { 0.000ns 0.820ns 0.244ns } { 0.000ns 0.393ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 48 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~3 n_state~3clkctrl mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~3 {} n_state~3clkctrl {} mul_s[11] {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.265ns 1.743ns 1.566ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk c_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.384 ns" { clk {} clk~combout {} c_state {} } { 0.000ns 0.000ns 0.997ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { c_state Add0~35 mul_s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.607 ns" { c_state {} Add0~35 {} mul_s[11] {} } { 0.000ns 0.820ns 0.244ns } { 0.000ns 0.393ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "b_input\[0\] Data_2\[0\] clk 4.903 ns register " "Info: tsu for register \"b_input\[0\]\" (data pin = \"Data_2\[0\]\", clock pin = \"clk\") is 4.903 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.603 ns + Longest pin register " "Info: + Longest pin to register delay is 7.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_2\[0\] 1 PIN PIN_E23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E23; Fanout = 1; PIN Node = 'Data_2\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_2[0] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.598 ns) + CELL(0.150 ns) 6.578 ns Add1~38 2 COMB LCCOMB_X77_Y43_N10 1 " "Info: 2: + IC(5.598 ns) + CELL(0.150 ns) = 6.578 ns; Loc. = LCCOMB_X77_Y43_N10; Fanout = 1; COMB Node = 'Add1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { Data_2[0] Add1~38 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 7.603 ns b_input\[0\] 3 REG LCCOMB_X76_Y47_N20 5 " "Info: 3: + IC(0.750 ns) + CELL(0.275 ns) = 7.603 ns; Loc. = LCCOMB_X76_Y47_N20; Fanout = 5; REG Node = 'b_input\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Add1~38 b_input[0] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 16.51 % ) " "Info: Total cell delay = 1.255 ns ( 16.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 83.49 % ) " "Info: Total interconnect delay = 6.348 ns ( 83.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { Data_2[0] Add1~38 b_input[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { Data_2[0] {} Data_2[0]~combout {} Add1~38 {} b_input[0] {} } { 0.000ns 0.000ns 5.598ns 0.750ns } { 0.000ns 0.830ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.886 ns + " "Info: + Micro setup delay of destination is 0.886 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.586 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.787 ns) 2.634 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.150 ns) 3.138 ns mul\[12\]~2 3 COMB LCCOMB_X76_Y47_N28 6 " "Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul\[12\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { c_state mul[12]~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 3.586 ns b_input\[0\] 4 REG LCCOMB_X76_Y47_N20 5 " "Info: 4: + IC(0.298 ns) + CELL(0.150 ns) = 3.586 ns; Loc. = LCCOMB_X76_Y47_N20; Fanout = 5; REG Node = 'b_input\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { mul[12]~2 b_input[0] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.937 ns ( 54.02 % ) " "Info: Total cell delay = 1.937 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.649 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { clk c_state mul[12]~2 b_input[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[0] {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.298ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { Data_2[0] Add1~38 b_input[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { Data_2[0] {} Data_2[0]~combout {} Add1~38 {} b_input[0] {} } { 0.000ns 0.000ns 5.598ns 0.750ns } { 0.000ns 0.830ns 0.150ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { clk c_state mul[12]~2 b_input[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[0] {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.298ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mul\[10\] mul\[10\]\$latch 13.247 ns register " "Info: tco from clock \"clk\" to destination pin \"mul\[10\]\" through register \"mul\[10\]\$latch\" is 13.247 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.057 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.787 ns) 2.634 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.150 ns) 3.138 ns mul\[12\]~2 3 COMB LCCOMB_X76_Y47_N28 6 " "Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul\[12\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { c_state mul[12]~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 3.590 ns b_input\[9\] 4 REG LCCOMB_X76_Y47_N8 3 " "Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { mul[12]~2 b_input[9] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.398 ns) 4.445 ns Equal0~2 5 COMB LCCOMB_X76_Y47_N26 3 " "Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { b_input[9] Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 4.883 ns Equal0~3 6 COMB LCCOMB_X76_Y47_N18 3 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 5.471 ns mul\[12\]~1 7 COMB LCCOMB_X76_Y47_N6 1 " "Info: 7: + IC(0.438 ns) + CELL(0.150 ns) = 5.471 ns; Loc. = LCCOMB_X76_Y47_N6; Fanout = 1; COMB Node = 'mul\[12\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { Equal0~3 mul[12]~1 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.000 ns) 7.228 ns mul\[12\]~1clkctrl 8 COMB CLKCTRL_G10 13 " "Info: 8: + IC(1.757 ns) + CELL(0.000 ns) = 7.228 ns; Loc. = CLKCTRL_G10; Fanout = 13; COMB Node = 'mul\[12\]~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { mul[12]~1 mul[12]~1clkctrl } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.275 ns) 9.057 ns mul\[10\]\$latch 9 REG LCCOMB_X77_Y43_N30 1 " "Info: 9: + IC(1.554 ns) + CELL(0.275 ns) = 9.057 ns; Loc. = LCCOMB_X77_Y43_N30; Fanout = 1; REG Node = 'mul\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { mul[12]~1clkctrl mul[10]$latch } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 32.13 % ) " "Info: Total cell delay = 2.910 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 67.87 % ) " "Info: Total interconnect delay = 6.147 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 mul[12]~1 mul[12]~1clkctrl mul[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} mul[12]~1 {} mul[12]~1clkctrl {} mul[10]$latch {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.438ns 1.757ns 1.554ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.190 ns + Longest register pin " "Info: + Longest register to pin delay is 4.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mul\[10\]\$latch 1 REG LCCOMB_X77_Y43_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y43_N30; Fanout = 1; REG Node = 'mul\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mul[10]$latch } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(2.632 ns) 4.190 ns mul\[10\] 2 PIN PIN_H26 0 " "Info: 2: + IC(1.558 ns) + CELL(2.632 ns) = 4.190 ns; Loc. = PIN_H26; Fanout = 0; PIN Node = 'mul\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { mul[10]$latch mul[10] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 62.82 % ) " "Info: Total cell delay = 2.632 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.558 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { mul[10]$latch mul[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { mul[10]$latch {} mul[10] {} } { 0.000ns 1.558ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 mul[12]~1 mul[12]~1clkctrl mul[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} mul[12]~1 {} mul[12]~1clkctrl {} mul[10]$latch {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.438ns 1.757ns 1.554ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { mul[10]$latch mul[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { mul[10]$latch {} mul[10] {} } { 0.000ns 1.558ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "n_state start clk 3.392 ns register " "Info: th for register \"n_state\" (data pin = \"start\", clock pin = \"clk\") is 3.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.943 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_C22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C22; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.787 ns) 2.634 ns c_state 2 REG LCFF_X76_Y47_N31 31 " "Info: 2: + IC(0.997 ns) + CELL(0.787 ns) = 2.634 ns; Loc. = LCFF_X76_Y47_N31; Fanout = 31; REG Node = 'c_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk c_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.150 ns) 3.138 ns mul\[12\]~2 3 COMB LCCOMB_X76_Y47_N28 6 " "Info: 3: + IC(0.354 ns) + CELL(0.150 ns) = 3.138 ns; Loc. = LCCOMB_X76_Y47_N28; Fanout = 6; COMB Node = 'mul\[12\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { c_state mul[12]~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 3.590 ns b_input\[9\] 4 REG LCCOMB_X76_Y47_N8 3 " "Info: 4: + IC(0.302 ns) + CELL(0.150 ns) = 3.590 ns; Loc. = LCCOMB_X76_Y47_N8; Fanout = 3; REG Node = 'b_input\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { mul[12]~2 b_input[9] } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.398 ns) 4.445 ns Equal0~2 5 COMB LCCOMB_X76_Y47_N26 3 " "Info: 5: + IC(0.457 ns) + CELL(0.398 ns) = 4.445 ns; Loc. = LCCOMB_X76_Y47_N26; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { b_input[9] Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 4.883 ns Equal0~3 6 COMB LCCOMB_X76_Y47_N18 3 " "Info: 6: + IC(0.288 ns) + CELL(0.150 ns) = 4.883 ns; Loc. = LCCOMB_X76_Y47_N18; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 5.293 ns n_state~2 7 COMB LCCOMB_X76_Y47_N22 1 " "Info: 7: + IC(0.260 ns) + CELL(0.150 ns) = 5.293 ns; Loc. = LCCOMB_X76_Y47_N22; Fanout = 1; COMB Node = 'n_state~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal0~3 n_state~2 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 5.943 ns n_state 8 REG LCCOMB_X76_Y47_N14 1 " "Info: 8: + IC(0.257 ns) + CELL(0.393 ns) = 5.943 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { n_state~2 n_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 50.95 % ) " "Info: Total cell delay = 3.028 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.915 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.915 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~2 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~2 {} n_state {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.260ns 0.257ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.551 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns start 1 CLK PIN_A23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A23; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.275 ns) 2.142 ns n_state~3 2 COMB LCCOMB_X76_Y47_N2 2 " "Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.142 ns; Loc. = LCCOMB_X76_Y47_N2; Fanout = 2; COMB Node = 'n_state~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { start n_state~3 } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.551 ns n_state 3 REG LCCOMB_X76_Y47_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 2.551 ns; Loc. = LCCOMB_X76_Y47_N14; Fanout = 1; REG Node = 'n_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { n_state~3 n_state } "NODE_NAME" } } { "../src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/test/Multiplieur/src/Multip_16bits.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 50.37 % ) " "Info: Total cell delay = 1.285 ns ( 50.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 49.63 % ) " "Info: Total interconnect delay = 1.266 ns ( 49.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { start n_state~3 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.551 ns" { start {} start~combout {} n_state~3 {} n_state {} } { 0.000ns 0.000ns 1.007ns 0.259ns } { 0.000ns 0.860ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { clk c_state mul[12]~2 b_input[9] Equal0~2 Equal0~3 n_state~2 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { clk {} clk~combout {} c_state {} mul[12]~2 {} b_input[9] {} Equal0~2 {} Equal0~3 {} n_state~2 {} n_state {} } { 0.000ns 0.000ns 0.997ns 0.354ns 0.302ns 0.457ns 0.288ns 0.260ns 0.257ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.150ns 0.398ns 0.150ns 0.150ns 0.393ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { start n_state~3 n_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.551 ns" { start {} start~combout {} n_state~3 {} n_state {} } { 0.000ns 0.000ns 1.007ns 0.259ns } { 0.000ns 0.860ns 0.275ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 23:35:59 2020 " "Info: Processing ended: Mon Sep 07 23:35:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
