Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Jan 14 18:19:53 2020
| Host         : DIGITAL-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.339        0.000                      0                   49        0.189        0.000                      0                   49        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.339        0.000                      0                   49        0.189        0.000                      0                   49        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.839ns (27.270%)  route 2.238ns (72.730%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.220    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  v1/pixel_y_reg[8]/Q
                         net (fo=4, routed)           0.863     6.502    v1/pixel_y_reg_n_0_[8]
    SLICE_X42Y141        LUT4 (Prop_lut4_I0_O)        0.296     6.798 f  v1/pixel_y[9]_i_5/O
                         net (fo=4, routed)           0.845     7.644    v1/pixel_y[9]_i_5_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.768 r  v1/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.529     8.297    v1_n_2
    SLICE_X42Y141        FDRE                                         r  vgaRed_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X42Y141        FDRE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.275    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X42Y141        FDRE (Setup_fdre_C_R)       -0.524    14.636    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.839ns (27.153%)  route 2.251ns (72.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X40Y140        FDRE                                         r  v1/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.419     5.642 f  v1/pixel_x_reg[7]/Q
                         net (fo=14, routed)          0.890     6.532    v1/pixel_x[7]
    SLICE_X41Y141        LUT2 (Prop_lut2_I0_O)        0.296     6.828 f  v1/vgaBlue[0]_i_4/O
                         net (fo=1, routed)           0.740     7.568    v1/vgaBlue[0]_i_4_n_0
    SLICE_X42Y141        LUT6 (Prop_lut6_I4_O)        0.124     7.692 r  v1/vgaBlue[0]_i_1/O
                         net (fo=1, routed)           0.621     8.313    v1_n_0
    SLICE_X43Y141        FDRE                                         r  vgaBlue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X43Y141        FDRE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y141        FDRE (Setup_fdre_C_R)       -0.429    14.715    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.704ns (23.854%)  route 2.247ns (76.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.527     8.175    v1/pixel_y0
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X44Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.704ns (23.854%)  route 2.247ns (76.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.527     8.175    v1/pixel_y0
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X44Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.704ns (24.062%)  route 2.222ns (75.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.502     8.149    v1/pixel_y0
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[4]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.704ns (24.062%)  route 2.222ns (75.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.502     8.149    v1/pixel_y0
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[5]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.704ns (24.062%)  route 2.222ns (75.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.502     8.149    v1/pixel_y0
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[7]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.704ns (24.062%)  route 2.222ns (75.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.502     8.149    v1/pixel_y0
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[8]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X43Y142        FDRE (Setup_fdre_C_CE)      -0.205    14.939    v1/pixel_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.839ns (31.132%)  route 1.856ns (68.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.220    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  v1/pixel_y_reg[8]/Q
                         net (fo=4, routed)           0.863     6.502    v1/pixel_y_reg_n_0_[8]
    SLICE_X42Y141        LUT4 (Prop_lut4_I0_O)        0.296     6.798 f  v1/pixel_y[9]_i_5/O
                         net (fo=4, routed)           0.606     7.404    v1/pixel_y[9]_i_5_n_0
    SLICE_X41Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.528 r  v1/vgaGreen[0]_i_1/O
                         net (fo=1, routed)           0.387     7.915    v1_n_1
    SLICE_X41Y141        FDRE                                         r  vgaGreen_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.501    14.923    clk_IBUF_BUFG
    SLICE_X41Y141        FDRE                                         r  vgaGreen_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X41Y141        FDRE (Setup_fdre_C_R)       -0.429    14.718    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.704ns (23.921%)  route 2.239ns (76.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.621     5.223    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  v1/pixel_x_reg[2]/Q
                         net (fo=5, routed)           1.218     6.898    v1/pixel_x[2]
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.022 f  v1/pixel_y[9]_i_3/O
                         net (fo=1, routed)           0.502     7.523    v1/pixel_y[9]_i_3_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.647 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.519     8.166    v1/pixel_y0
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    v1/CLK
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X42Y142        FDRE (Setup_fdre_C_CE)      -0.169    14.975    v1/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  6.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X40Y140        FDRE                                         r  v1/pixel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  v1/pixel_x_reg[0]/Q
                         net (fo=7, routed)           0.120     1.741    v1/pixel_x[0]
    SLICE_X41Y140        LUT4 (Prop_lut4_I2_O)        0.048     1.789 r  v1/pixel_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    v1/pixel_x_0[3]
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.998    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[3]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X41Y140        FDRE (Hold_fdre_C_D)         0.107     1.600    v1/pixel_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X40Y140        FDRE                                         r  v1/pixel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  v1/pixel_x_reg[0]/Q
                         net (fo=7, routed)           0.120     1.741    v1/pixel_x[0]
    SLICE_X41Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  v1/pixel_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    v1/pixel_x_0[2]
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.998    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[2]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X41Y140        FDRE (Hold_fdre_C_D)         0.091     1.584    v1/pixel_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.416%)  route 0.176ns (48.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  v1/pixel_y_reg[7]/Q
                         net (fo=6, routed)           0.176     1.797    v1/pixel_y_reg_n_0_[7]
    SLICE_X42Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  v1/pixel_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    v1/pixel_y[0]
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    v1/CLK
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[0]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X42Y142        FDRE (Hold_fdre_C_D)         0.121     1.614    v1/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.166%)  route 0.200ns (51.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  v1/pixel_x_reg[9]/Q
                         net (fo=13, routed)          0.200     1.822    v1/pixel_x[9]
    SLICE_X42Y140        LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  v1/pixel_x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    v1/pixel_x_0[8]
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    v1/CLK
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[8]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X42Y140        FDRE (Hold_fdre_C_D)         0.120     1.636    v1/pixel_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.672%)  route 0.204ns (52.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  v1/pixel_x_reg[9]/Q
                         net (fo=13, routed)          0.204     1.826    v1/pixel_x[9]
    SLICE_X42Y140        LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  v1/pixel_x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    v1/pixel_x_0[5]
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    v1/CLK
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[5]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X42Y140        FDRE (Hold_fdre_C_D)         0.121     1.637    v1/pixel_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  v1/pixel_y_reg[4]/Q
                         net (fo=6, routed)           0.099     1.707    v1/pixel_y_reg_n_0_[4]
    SLICE_X43Y142        LUT6 (Prop_lut6_I4_O)        0.099     1.806 r  v1/pixel_y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    v1/pixel_y[5]
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    v1/CLK
    SLICE_X43Y142        FDRE                                         r  v1/pixel_y_reg[5]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X43Y142        FDRE (Hold_fdre_C_D)         0.091     1.571    v1/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.271%)  route 0.216ns (53.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  v1/pixel_y_reg[1]/Q
                         net (fo=9, routed)           0.216     1.837    v1/pixel_y_reg_n_0_[1]
    SLICE_X41Y142        LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  v1/vs_i_1/O
                         net (fo=1, routed)           0.000     1.882    vsreg
    SLICE_X41Y142        FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X41Y142        FDRE                                         r  vs_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X41Y142        FDRE (Hold_fdre_C_D)         0.091     1.609    vs_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.109%)  route 0.200ns (48.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  v1/pixel_x_reg[5]/Q
                         net (fo=11, routed)          0.200     1.844    v1/pixel_x[5]
    SLICE_X41Y141        LUT5 (Prop_lut5_I1_O)        0.045     1.889 r  v1/vgaGreen[0]_i_2/O
                         net (fo=1, routed)           0.000     1.889    green
    SLICE_X41Y141        FDRE                                         r  vgaGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X41Y141        FDRE                                         r  vgaGreen_reg[0]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X41Y141        FDRE (Hold_fdre_C_D)         0.091     1.609    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.222%)  route 0.235ns (55.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X44Y142        FDRE                                         r  v1/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  v1/pixel_y_reg[1]/Q
                         net (fo=9, routed)           0.235     1.856    v1/pixel_y_reg_n_0_[1]
    SLICE_X42Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  v1/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    v1/pixel_y[3]
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    v1/CLK
    SLICE_X42Y142        FDRE                                         r  v1/pixel_y_reg[3]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X42Y142        FDRE (Hold_fdre_C_D)         0.120     1.616    v1/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.761%)  route 0.211ns (50.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    v1/CLK
    SLICE_X42Y140        FDRE                                         r  v1/pixel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  v1/pixel_x_reg[5]/Q
                         net (fo=11, routed)          0.211     1.855    v1/pixel_x[5]
    SLICE_X41Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  v1/pixel_x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.900    v1/pixel_x_0[9]
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.998    v1/CLK
    SLICE_X41Y140        FDRE                                         r  v1/pixel_x_reg[9]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X41Y140        FDRE (Hold_fdre_C_D)         0.092     1.610    v1/pixel_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y141   hs_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y141   v1/pixel_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y141   v1/pixel_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y140   v1/pixel_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y140   v1/pixel_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y140   v1/pixel_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y140   v1/pixel_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y140   v1/pixel_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y140   v1/pixel_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   hs_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   hs_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   v1/pixel_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   v1/pixel_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   v1/pixel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y141   v1/pixel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y140   v1/pixel_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y140   v1/pixel_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y140   v1/pixel_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y140   v1/pixel_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y140   v1/pixel_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140   v1/pixel_x_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140   v1/pixel_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y140   v1/pixel_x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140   v1/pixel_x_reg[8]/C



