0 
60
+define+CLK_PERIOD=1ns
+libext+.v+.sv
+nospecify
+overlap
+v2k
+vcs+initreg+random
+vcs+lic+wait
-F tb/tb_cgra.f
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -m64 -O -I/cad/synopsys/vcs/S-2021.09-SP1/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -Wl,--no-as-needed -rdynamic
-Mobjects= /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libvirsim.so /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/liberrorinf.so /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libsnpsmalloc.so /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/vcs_save_restore_new.o
-Msyslibs=-ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/cad/synopsys/vcs/S-2021.09-SP1/include
-Mxllcflags=
-full64
-gen_obj
-l
-picarchive
-sverilog
-timescale=1ps/1ps
-top
-y
-y
/cad/synopsys/vcs/S-2021.09-SP1/linux64/bin/vcs1
vcs.log
top
/aha/garnet/tests/test_app//../../global_buffer/header/global_buffer_param.svh
/aha/garnet/tests/test_app//../../global_buffer/header/glb.svh
/aha/garnet/tests/test_app//../../global_controller/header/glc.svh
/aha/garnet/tests/test_app//../../garnet.v
/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_pio.sv
/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_decode.sv
/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_logic.sv
/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_pio.sv
/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_decode.sv
/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_logic.sv
/aha/garnet/tests/test_app//../../genesis_verif/cfg_and_dbg_unq1.sv
/aha/garnet/tests/test_app//../../genesis_verif/flop_unq1.sv
/aha/garnet/tests/test_app//../../genesis_verif/flop_unq2.sv
/aha/garnet/tests/test_app//../../genesis_verif/flop_unq3.sv
/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_addrmap.sv
/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_ctrl.sv
/aha/garnet/tests/test_app//../../genesis_verif/glc_jtag_ctrl.sv
/aha/garnet/tests/test_app//../../genesis_verif/global_controller.sv
/aha/garnet/tests/test_app//../../genesis_verif/jtag.sv
/aha/garnet/tests/test_app//../../genesis_verif/tap_unq1.sv
tb/tb_cgra.f
/cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/
/cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CWTECH/
59
_LMFILES__modshare=/cad/modules/modulefiles/tools/verdi/T-2022.06-SP2:1:/cad/modules/modulefiles/tools/base/rsg:1:/cad/modules/modulefiles/tools/vcs/latest:1
_LMFILES_=/cad/modules/modulefiles/tools/base/rsg:/cad/modules/modulefiles/tools/vcs/latest:/cad/modules/modulefiles/tools/verdi/T-2022.06-SP2
WAVEFORM_GLB_ONLY=0
WAVEFORM=0
VMR_MODE_FLAG=64
VIRTUAL_ENV=/aha
VERDI_TARGET_ARCH=linux64
VERDI_HOME=/cad/synopsys/verdi/T-2022.06-SP2
VCS_TARGET_ARCH=linux64
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_LOG_FILE=vcs.log
VCS_HOME=/cad/synopsys/vcs/S-2021.09-SP1/
VCS_DEPTH=0
VCS_CC=gcc
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/cad/synopsys/vcs/S-2021.09-SP1/linux64
TMUX_PANE=%0
TMUX=/tmp//tmux-0/default,733,0
SYNOPSYS_LICENSE=27000@cadlic0.stanford.edu
SPRINGSOFT_LICENSE=5219@cadlic0.stanford.edu
SNPS_VCS_CLANG_PATH=/cad/synopsys/vcs/S-2021.09-SP1//linux64/clang
SNPS_INTERNAL_VCS_LINUX_OS=ubuntu
SCRNAME=vcs
SCRIPT_NAME=vcs
SAIF=0
PATH_modshare=/usr/bin:1:/usr/local/bin:1:/cad/synopsys/verdi/T-2022.06-SP2/gui/dve/bin:1:/cad/synopsys/vcs/S-2021.09-SP1//gui/dve/bin:1:/bin:1:/aha/bin:1:/sbin:1:/cad/synopsys/verdi/T-2022.06-SP2/bin:1:/usr/sbin:1:/cad/common/Linux/x86_64/bin:1:/cad/synopsys/vcs/S-2021.09-SP1//bin:1:/usr/local/sbin:1
OVA_UUM=0
OA_UNSUPPORTED_PLAT=linux_rhel60
MODULES_REL=2.6.32
MODULES_OS=Linux
MODULES_MACH=x86_64
MODULESHOME=/cad/modules/tcl
MODULEPATH_modshare=/root/.modules:1:/cad/modules/modulefiles/tools:1
MODULEPATH=/root/.modules:/cad/modules/modulefiles/tools
MFLOWGEN=/aha/mflowgen
MFLAGS=
MANPATH_modshare=/cad/synopsys/vcs/S-2021.09-SP1//doc/man:1:/cad/synopsys/verdi/T-2022.06-SP2/doc/man:1
MAKE_TERMOUT=/dev/pts/2
MAKE_TERMERR=/dev/pts/2
MAKELEVEL=1
MAKEFLAGS=
LOADEDMODULES_modshare=vcs/latest:1:verdi/T-2022.06-SP2:1:base/rsg:1
LOADEDMODULES=base/rsg:vcs/latest:verdi/T-2022.06-SP2
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LD_LIBRARY_PATH_modshare=/cad/common/Linux/x86_64/lib:1
LC_CTYPE=C.UTF-8
LC_ALL=C
LAKE_PATH=/aha/lake
GARNET_HOME=/aha/garnet
DEBIAN_FRONTEND=noninteractive
COREIR_PATH=/aha/coreir
CAD_COMMON=/cad/common/Linux/x86_64
CADENCE_LICENSE=5280@cadlic0.stanford.edu
APP_ARGS=+APP0=/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise
0
2
761634685 /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CWTECH/
741591418 /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/
30
1558472131 /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/CW_tap.v
1705254517 tb/garnet_test.sv
1705254517 tb/environment.sv
1705254517 tb/axil_driver.sv
1705254517 tb/proc_driver.sv
1705254517 tb/kernel.sv
1705254517 tb/proc_ifc.sv
1705254517 tb/axil_ifc.sv
1705254517 tb/top.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/tap_unq1.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/jtag.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/global_controller.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/glc_jtag_ctrl.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/glc_axi_ctrl.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/glc_axi_addrmap.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/flop_unq3.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/flop_unq2.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/flop_unq1.sv
1705708480 /aha/garnet/tests/test_app//../../genesis_verif/cfg_and_dbg_unq1.sv
1705708480 /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_logic.sv
1705708480 /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_decode.sv
1705708480 /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_pio.sv
1705708481 /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_logic.sv
1705708481 /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_decode.sv
1705708481 /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_pio.sv
1705708513 /aha/garnet/tests/test_app//../../garnet.v
1705708516 /aha/garnet/tests/test_app//../../global_controller/header/glc.svh
1705708514 /aha/garnet/tests/test_app//../../global_buffer/header/glb.svh
1705708513 /aha/garnet/tests/test_app//../../global_buffer/header/global_buffer_param.svh
1705254517 tb/tb_cgra.f
4
1638257447 /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libvirsim.so
1638246089 /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/liberrorinf.so
1638245983 /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libsnpsmalloc.so
1638246086 /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/libvfs.so
1705709190 simv.daidir
-1 partitionlib
