// Seed: 612117670
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  wire id_4[1 'b0 : 1];
  always $clog2(72);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6[1-1 :-1'b0<=id_4],
    id_7
);
  output wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (id_3);
  output wire id_1;
endmodule
