// Seed: 75104612
module module_0 (
    input wor id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3
    , id_10,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    input supply0 id_8
    , id_11
);
  wire id_12;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    output uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri id_7,
    output wand id_8,
    input uwire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    input uwire id_18,
    input supply0 id_19,
    output wire id_20
);
  wire id_22;
  ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_19,
      id_9,
      id_19,
      id_17,
      id_12,
      id_17
  );
  logic [1 : 1] id_23;
endmodule
