{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1689064654116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1689064654117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 09:37:33 2023 " "Processing started: Tue Jul 11 09:37:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1689064654117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1689064654117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1689064654118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1689064656229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "componentes.v(142) " "Verilog HDL warning at componentes.v(142): extended using \"x\" or \"z\"" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1689064656328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/componentes.v 10 10 " "Found 10 design units, including 10 entities, in source file Documentos/pr1_processor_design/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "2 datafile " "Found entity 2: datafile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum " "Found entity 3: sum" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "4 registro " "Found entity 4: registro" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4 " "Found entity 6: mux4" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "7 ffd " "Found entity 7: ffd" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "8 stackfile " "Found entity 8: stackfile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "9 extmemmod " "Found entity 9: extmemmod" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""} { "Info" "ISGN_ENTITY_NAME" "10 sevensegments " "Found entity 10: sevensegments" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "Documentos/pr1_processor_design/cd.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1689064656332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064656332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064656332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1689064656430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cd:data_path " "Elaborating entity \"cd\" for hierarchy \"cd:data_path\"" {  } { { "Documentos/pr1_processor_design/cpu.v" "data_path" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cd:data_path\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cd:data_path\|registro:pc\"" {  } { { "Documentos/pr1_processor_design/cd.v" "pc" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cd:data_path\|memprog:mem " "Elaborating entity \"memprog\" for hierarchy \"cd:data_path\|memprog:mem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656441 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1689064656442 "|cpu|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1689064656442 "|cpu|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1689064656442 "|cpu|cd:data_path|memprog:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cd:data_path\|sum:sumador " "Elaborating entity \"sum\" for hierarchy \"cd:data_path\|sum:sumador\"" {  } { { "Documentos/pr1_processor_design/cd.v" "sumador" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_jump " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_jump\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_jump" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cd:data_path\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"cd:data_path\|alu:alu0\"" {  } { { "Documentos/pr1_processor_design/cd.v" "alu0" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(19) " "Verilog HDL assignment warning at alu.v(19): truncated value with size 32 to match size of target (17)" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656450 "|cpu|cd:data_path|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_op_alu " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_op_alu\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_op_alu" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cd:data_path\|ffd:flag_zero " "Elaborating entity \"ffd\" for hierarchy \"cd:data_path\|ffd:flag_zero\"" {  } { { "Documentos/pr1_processor_design/cd.v" "flag_zero" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cd:data_path\|regfile:banc_reg " "Elaborating entity \"regfile\" for hierarchy \"cd:data_path\|regfile:banc_reg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "banc_reg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(23) " "Verilog HDL assignment warning at componentes.v(23): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656465 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(24) " "Verilog HDL assignment warning at componentes.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656465 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(25) " "Verilog HDL assignment warning at componentes.v(25): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656465 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_rd2_or_const " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_rd2_or_const\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_rd2_or_const" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cd:data_path\|mux4:mux_to_banc_reg " "Elaborating entity \"mux4\" for hierarchy \"cd:data_path\|mux4:mux_to_banc_reg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_to_banc_reg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datafile cd:data_path\|datafile:data_mem " "Elaborating entity \"datafile\" for hierarchy \"cd:data_path\|datafile:data_mem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "data_mem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(46) " "Verilog HDL assignment warning at componentes.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656476 "|cpu|cd:data_path|datafile:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extmemmod cd:data_path\|extmemmod:extmem " "Elaborating entity \"extmemmod\" for hierarchy \"cd:data_path\|extmemmod:extmem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "extmem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegments cd:data_path\|sevensegments:sevenseg " "Elaborating entity \"sevensegments\" for hierarchy \"cd:data_path\|sevensegments:sevenseg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "sevenseg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stackfile cd:data_path\|stackfile:stack " "Elaborating entity \"stackfile\" for hierarchy \"cd:data_path\|stackfile:stack\"" {  } { { "Documentos/pr1_processor_design/cd.v" "stack" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(126) " "Verilog HDL assignment warning at componentes.v(126): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656484 "|cpu|cd:data_path|stackfile:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 componentes.v(128) " "Verilog HDL assignment warning at componentes.v(128): truncated value with size 32 to match size of target (10)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656484 "|cpu|cd:data_path|stackfile:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"uc:control_unit\"" {  } { { "Documentos/pr1_processor_design/cpu.v" "control_unit" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1689064656486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(6) " "Verilog HDL assignment warning at uc.v(6): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656489 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(7) " "Verilog HDL assignment warning at uc.v(7): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656489 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(38) " "Verilog HDL assignment warning at uc.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656489 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(39) " "Verilog HDL assignment warning at uc.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656489 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(59) " "Verilog HDL assignment warning at uc.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inm uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_inm\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_rgj uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_rgj\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we3 uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"we3\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wez uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wez\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wes uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wes\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "weo uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"weo\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wep uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wep\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wed uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wed\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wext uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wext\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rws uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"rws\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wsp uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wsp\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wro uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wro\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wed_ext uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wed_ext\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_ram uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"we_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656490 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inc uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inc uc.v(98) " "Inferred latch for \"s_inc\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_ram uc.v(98) " "Inferred latch for \"we_ram\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wed_ext uc.v(98) " "Inferred latch for \"wed_ext\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wro\[0\] uc.v(98) " "Inferred latch for \"wro\[0\]\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wro\[1\] uc.v(98) " "Inferred latch for \"wro\[1\]\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsp uc.v(98) " "Inferred latch for \"wsp\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rws uc.v(98) " "Inferred latch for \"rws\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wext uc.v(98) " "Inferred latch for \"wext\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wed uc.v(98) " "Inferred latch for \"wed\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wep uc.v(98) " "Inferred latch for \"wep\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weo uc.v(98) " "Inferred latch for \"weo\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wes uc.v(98) " "Inferred latch for \"wes\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wez uc.v(98) " "Inferred latch for \"wez\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we3 uc.v(98) " "Inferred latch for \"we3\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rgj uc.v(98) " "Inferred latch for \"s_rgj\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inm uc.v(98) " "Inferred latch for \"s_inm\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1689064656491 "|cpu|uc:control_unit"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft14 " "Found entity 1: altsyncram_ft14" {  } { { "db/altsyncram_ft14.tdf" "" { Text "/home/alumno/db/altsyncram_ft14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064658475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064658475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhq1 " "Found entity 1: altsyncram_nhq1" {  } { { "db/altsyncram_nhq1.tdf" "" { Text "/home/alumno/db/altsyncram_nhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064658893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064658893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "/home/alumno/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064658989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064658989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/alumno/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdi " "Found entity 1: cntr_pdi" {  } { { "db/cntr_pdi.tdf" "" { Text "/home/alumno/db/cntr_pdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "/home/alumno/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "/home/alumno/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "/home/alumno/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/alumno/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/alumno/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/alumno/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1689064659466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1689064659466 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1689064660046 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:data_path\|datafile:data_mem\|mem_data " "RAM logic \"cd:data_path\|datafile:data_mem\|mem_data\" is uninferred due to asynchronous read logic" {  } { { "Documentos/pr1_processor_design/componentes.v" "mem_data" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1689064661153 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:data_path\|stackfile:stack\|mem_stack " "RAM logic \"cd:data_path\|stackfile:stack\|mem_stack\" is uninferred due to asynchronous read logic" {  } { { "Documentos/pr1_processor_design/componentes.v" "mem_stack" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 115 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1689064661153 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1689064661153 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uc:control_unit\|wext uc:control_unit\|we_ram " "Duplicate LATCH primitive \"uc:control_unit\|wext\" merged with LATCH primitive \"uc:control_unit\|we_ram\"" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1689064672504 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1689064672504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_inm " "Latch uc:control_unit\|s_inm has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672509 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wed_ext " "Latch uc:control_unit\|wed_ext has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672509 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|we_ram " "Latch uc:control_unit\|we_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672510 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|we3 " "Latch uc:control_unit\|we3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672510 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wro\[0\] " "Latch uc:control_unit\|wro\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672510 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wro\[1\] " "Latch uc:control_unit\|wro\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672510 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_rgj " "Latch uc:control_unit\|s_rgj has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672511 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_inc " "Latch uc:control_unit\|s_inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672511 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|rws " "Latch uc:control_unit\|rws has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672511 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wed " "Latch uc:control_unit\|wed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672512 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wez " "Latch uc:control_unit\|wez has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672512 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wsp " "Latch uc:control_unit\|wsp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1689064672512 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1689064672512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dir_mem_ex\[16\] GND " "Pin \"dir_mem_ex\[16\]\" is stuck at GND" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1689064679251 "|cpu|dir_mem_ex[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dir_mem_ex\[17\] GND " "Pin \"dir_mem_ex\[17\]\" is stuck at GND" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1689064679251 "|cpu|dir_mem_ex[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1689064679251 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_0_ data_bus\[0\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_0_\" driven by bidirectional pin \"data_bus\[0\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679313 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_1_ data_bus\[1\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_1_\" driven by bidirectional pin \"data_bus\[1\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679313 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_2_ data_bus\[2\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_2_\" driven by bidirectional pin \"data_bus\[2\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679313 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_3_ data_bus\[3\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_3_\" driven by bidirectional pin \"data_bus\[3\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679313 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_4_ data_bus\[4\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_4_\" driven by bidirectional pin \"data_bus\[4\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679313 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_5_ data_bus\[5\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_5_\" driven by bidirectional pin \"data_bus\[5\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_6_ data_bus\[6\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_6_\" driven by bidirectional pin \"data_bus\[6\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_7_ data_bus\[7\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_7_\" driven by bidirectional pin \"data_bus\[7\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_8_ data_bus\[8\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_8_\" driven by bidirectional pin \"data_bus\[8\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_9_ data_bus\[9\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_9_\" driven by bidirectional pin \"data_bus\[9\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_10_ data_bus\[10\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_10_\" driven by bidirectional pin \"data_bus\[10\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_11_ data_bus\[11\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_11_\" driven by bidirectional pin \"data_bus\[11\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679314 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_12_ data_bus\[12\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_12_\" driven by bidirectional pin \"data_bus\[12\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679315 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_13_ data_bus\[13\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_13_\" driven by bidirectional pin \"data_bus\[13\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679315 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_14_ data_bus\[14\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_14_\" driven by bidirectional pin \"data_bus\[14\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679315 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_15_ data_bus\[15\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_15_\" driven by bidirectional pin \"data_bus\[15\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689064679315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2624 " "2624 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1689064690318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/output_files/pr1_cpu_extendida.map.smsg " "Generated suppressed messages file /home/alumno/output_files/pr1_cpu_extendida.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1689064690717 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 660 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 660 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1689064692122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1689064692691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1689064692691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20133 " "Implemented 20133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1689064694815 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1689064694815 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1689064694815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19732 " "Implemented 19732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1689064694815 ""} { "Info" "ICUT_CUT_TM_RAMS" "329 " "Implemented 329 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1689064694815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1689064694815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689064694911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 09:38:14 2023 " "Processing ended: Tue Jul 11 09:38:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689064694911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689064694911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689064694911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689064694911 ""}
