Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7z010-3-clg400

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\remote_sources\_\_\Proba1\EBoard\Constants.vhd" into library work
Parsing package <Constants>.
Parsing package body <constants>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\V_Counter.vhd" into library work
Parsing entity <V_Counter>.
Parsing architecture <Utility> of entity <v_counter>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\SRFF.vhd" into library work
Parsing entity <SRFF>.
Parsing architecture <Utility> of entity <srff>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Edge_Sensing.vhd" into library work
Parsing entity <Edge_Sensing>.
Parsing architecture <Utility> of entity <edge_sensing>.
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Light_Pulser.vhd" into library work
Parsing entity <Light_Pulser>.
Parsing architecture <Utility> of entity <light_pulser>.
WARNING:HDLCompiler:946 - "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Light_Pulser.vhd" Line 47: Actual for formal port clk_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Light_Pulser.vhd" Line 48: Actual for formal port sclr is neither a static name nor a globally static expression
Parsing VHDL file "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\Top.vhd" Line 32: <pll100> remains a black-box since it has no binding entity.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <Light_Pulser> (architecture <Utility>) with generics from library <work>.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <V_Counter> (architecture <Utility>) with generics from library <work>.

Elaborating entity <Edge_Sensing> (architecture <Utility>) from library <work>.

Elaborating entity <SRFF> (architecture <Utility>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\Top.vhd".
WARNING:Xst:647 - Input <SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <V_Counter_1>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\V_Counter.vhd".
        WIDTH = 32
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_8_o_mux_4_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <V_Counter_1> synthesized.

Synthesizing Unit <Light_Pulser>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Light_Pulser.vhd".
        DIV = 1000
        DUR = 10000
    Found 1-bit register for signal <Flah_Freq>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Light_Pulser> synthesized.

Synthesizing Unit <V_Counter_2>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\V_Counter.vhd".
        WIDTH = 10
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_12_o_mux_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <V_Counter_2> synthesized.

Synthesizing Unit <V_Counter_3>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\V_Counter.vhd".
        WIDTH = 14
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <count>.
    Found 14-bit adder for signal <GND_13_o_count[13]_mux_2_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <V_Counter_3> synthesized.

Synthesizing Unit <Edge_Sensing>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\Edge_Sensing.vhd".
    Found 1-bit register for signal <Trig0>.
    Found 1-bit register for signal <Trig1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Edge_Sensing> synthesized.

Synthesizing Unit <SRFF>.
    Related source file is "C:\Work\COMET project\trunk\FPGA\Proba4\ZynqDemoBoard\LIB\Utility\SRFF.vhd".
    Found 1-bit register for signal <Trig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SRFF> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 4
 10-bit register                                       : 1
 14-bit register                                       : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <V_Counter_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <V_Counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <V_Counter_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <V_Counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <V_Counter_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <V_Counter_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Cnt/count_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Cnt/count_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Cnt/count_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Cnt/count_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Cnt/count_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Cnt/count_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <Light_Pulser> ...
INFO:Xst:2261 - The FF/Latch <Cnt/count_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <LPulserLD1/Prescaler/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 157
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 47
#      LUT2                        : 3
#      LUT5                        : 1
#      LUT6                        : 4
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 53
#      FD                          : 30
#      FDR                         : 9
#      FDRE                        : 14
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
# Others                           : 1
#      PLL100                      : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  35200     0%  
 Number of Slice LUTs:                   59  out of  17600     0%  
    Number used as Logic:                59  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     60
   Number with an unused Flip Flop:       7  out of     60    11%  
   Number with an unused LUT:             1  out of     60     1%  
   Number of fully used LUT-FF pairs:    52  out of     60    86%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   4  out of    100     4%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK125                             | NONE(Cnt/count_0)      | 53    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.548ns (Maximum Frequency: 645.953MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.902ns
   Maximum combinational path delay: 0.612ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK125'
  Clock period: 1.548ns (frequency: 645.953MHz)
  Total number of paths / destination ports: 590 / 90
-------------------------------------------------------------------------
Delay:               1.548ns (Levels of Logic = 3)
  Source:            LPulserLD1/Timer/count_0 (FF)
  Destination:       LPulserLD1/DurTrig_SRFF/Trig (FF)
  Source Clock:      CLK125 rising
  Destination Clock: CLK125 rising

  Data Path: LPulserLD1/Timer/count_0 to LPulserLD1/DurTrig_SRFF/Trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.232   0.554  LPulserLD1/Timer/count_0 (LPulserLD1/Timer/count_0)
     LUT6:I0->O            1   0.043   0.343  LPulserLD1/R_Trig_SRFF<13>1 (LPulserLD1/R_Trig_SRFF<13>)
     LUT2:I0->O            1   0.043   0.289  LPulserLD1/DurTrig_SRFF/Trig_rstpot_SW2 (N13)
     LUT6:I5->O            1   0.043   0.000  LPulserLD1/DurTrig_SRFF/Trig_rstpot (LPulserLD1/DurTrig_SRFF/Trig_rstpot)
     FD:D                     -0.001          LPulserLD1/DurTrig_SRFF/Trig
    ----------------------------------------
    Total                      1.548ns (0.361ns logic, 1.187ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK125'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.902ns (Levels of Logic = 2)
  Source:            Cnt/count_24 (FF)
  Destination:       LD0 (PAD)
  Source Clock:      CLK125 rising

  Data Path: Cnt/count_24 to LD0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.232   0.347  Cnt/count_24 (Cnt/count_24)
     LUT2:I0->O            1   0.043   0.279  LD01 (LD0_OBUF)
     OBUF:I->O                 0.000          LD0_OBUF (LD0)
    ----------------------------------------
    Total                      0.902ns (0.275ns logic, 0.627ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.612ns (Levels of Logic = 3)
  Source:            SW0 (PAD)
  Destination:       LD0 (PAD)

  Data Path: SW0 to LD0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.289  SW0_IBUF (SW0_IBUF)
     LUT2:I1->O            1   0.043   0.279  LD01 (LD0_OBUF)
     OBUF:I->O                 0.000          LD0_OBUF (LD0)
    ----------------------------------------
    Total                      0.612ns (0.043ns logic, 0.569ns route)
                                       (7.0% logic, 93.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK125
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK125         |    1.548|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.75 secs
 
--> 

Total memory usage is 471064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

