
                               Synplify Pro (R) 

                Version S-2021.09M-SP1 for win64 - Jun 14, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
Hostname:    DESKTOP-DD7N7QM
Date:        Sun Nov 26 18:11:27 2023
Version:     S-2021.09M-SP1

Arguments:   -batch -log synplify.log MPFS_ICICLE_KIT_BASE_DESIGN_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.
log file: "E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr"
Running: synthesis in foreground

Running MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running Flow: compile (Compile) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:11:28 2023

Running Flow: compile_flow (Compile Process) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:11:28 2023

Running: compiler (Compile Input) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:11:28 2023
Copied E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs to E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs

compiler completed
# Sun Nov 26 18:11:59 2023

Return Code: 0
Run Time:00h:00m:31s

Running: multi_srs_gen (Multi-srs Generator) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:11:59 2023

multi_srs_gen completed
# Sun Nov 26 18:12:00 2023

Return Code: 0
Run Time:00h:00m:01s
Copied E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_mult.srs to E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs
Complete: Compile Process on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running: premap (Premap) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:12:00 2023

premap completed with warnings
# Sun Nov 26 18:12:17 2023

Return Code: 1
Run Time:00h:00m:17s
Complete: Compile on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis

Running Flow: map (Map) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:12:17 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
# Sun Nov 26 18:12:17 2023
Copied E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_m.srm to E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srm

fpga_mapper completed with warnings
# Sun Nov 26 18:12:49 2023

Return Code: 1
Run Time:00h:00m:32s
Complete: Map on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
Complete: Logic Synthesis on MPFS_ICICLE_KIT_BASE_DESIGN_syn|synthesis
TCL script complete: "MPFS_ICICLE_KIT_BASE_DESIGN_syn.tcl"
exit status=0

