// Seed: 2435333495
module module_0 (
    input tri id_0,
    input tri id_1,
    output wor id_2,
    output tri1 id_3,
    output wire id_4,
    output supply0 id_5,
    output tri id_6,
    output supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply0 id_6,
    output logic id_7,
    output wand id_8,
    output tri1 id_9
);
  always @(posedge 1 * 1) id_7 = id_1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_9,
      id_9,
      id_8,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
