/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.20
Hash     : 3b67354
Date     : Mar 26 2024
Type     : Engineering
Log Time   : Tue Mar 26 08:57:23 2024 GMT
#Timing report of worst 8 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: $techmap126\ram.0.3.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (28,35) clocked by $auto$clkbufmap.cc:294:execute$1098)
Endpoint  : $auto$memory_libmap.cc:2298:execute$78[3].D[0] (dffre at (33,30) clocked by $auto$clkbufmap.cc:294:execute$1098)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap126\ram.0.3.C1DATA_TOTAL[32].CLK_B1[0] (RS_TDP36K at (28,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
$techmap126\ram.0.3.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (28,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:691633 side: (TOP,) (28,37,0)0))                                                      0.000     1.240
| (CHANX:1151512 L4 length:4 (28,37,0)-> (31,37,0))                                           0.119     1.359
| (CHANY:1274679 L4 length:4 (31,37,0)-> (31,34,0))                                           0.119     1.478
| (CHANY:1274487 L4 length:4 (31,34,0)-> (31,31,0))                                           0.119     1.596
| (CHANX:1123320 L4 length:4 (32,30,0)-> (35,30,0))                                           0.119     1.715
| (IPIN:617052 side: (TOP,) (33,30,0)0))                                                      0.101     1.816
| (intra 'clb' routing)                                                                       0.085     1.901
$iopadmap$doutA[3].in[1] (.names at (33,30))                                                  0.000     1.901
| (primitive '.names' combinational delay)                                                    0.218     2.119
$iopadmap$doutA[3].out[0] (.names at (33,30))                                                 0.000     2.119
| (intra 'clb' routing)                                                                       0.000     2.119
| (OPIN:617046 side: (RIGHT,) (33,30,0)0))                                                    0.000     2.119
| (CHANY:1280236 L4 length:4 (33,30,0)-> (33,33,0))                                           0.119     2.238
| (CHANX:1123349 L1 length:1 (33,30,0)-> (33,30,0))                                           0.061     2.299
| (IPIN:617073 side: (TOP,) (33,30,0)0))                                                      0.101     2.400
| (intra 'clb' routing)                                                                       0.221     2.621
$auto$memory_libmap.cc:2298:execute$78[3].D[0] (dffre at (33,30))                             0.000     2.621
data arrival time                                                                                       2.621

clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$78[3].C[0] (dffre at (33,30))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.621
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.742


#Path 2
Startpoint: $techmap125\ram.0.2.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (40,32) clocked by $auto$clkbufmap.cc:294:execute$1101)
Endpoint  : $auto$memory_libmap.cc:2298:execute$71[2].D[0] (dffre at (33,29) clocked by $auto$clkbufmap.cc:294:execute$1101)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap125\ram.0.2.C1DATA_TOTAL[32].CLK_A1[0] (RS_TDP36K at (40,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.293     1.187
$techmap125\ram.0.2.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (40,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                      0.000     1.187
| (OPIN:648363 side: (TOP,) (40,32,0)0))                                                      0.000     1.187
| (CHANX:1131769 L4 length:4 (40,32,0)-> (37,32,0))                                           0.119     1.306
| (CHANX:1131581 L4 length:4 (37,32,0)-> (34,32,0))                                           0.119     1.425
| (CHANX:1131529 L1 length:1 (34,32,0)-> (34,32,0))                                           0.061     1.486
| (CHANY:1280197 L4 length:4 (33,32,0)-> (33,29,0))                                           0.119     1.605
| (IPIN:617097 side: (RIGHT,) (33,30,0)0))                                                    0.101     1.705
| (intra 'clb' routing)                                                                       0.085     1.791
$iopadmap$doutB[2].in[1] (.names at (33,30))                                                  0.000     1.791
| (primitive '.names' combinational delay)                                                    0.135     1.926
$iopadmap$doutB[2].out[0] (.names at (33,30))                                                 0.000     1.926
| (intra 'clb' routing)                                                                       0.000     1.926
| (OPIN:617037 side: (RIGHT,) (33,30,0)0))                                                    0.000     1.926
| (CHANY:1280043 L4 length:4 (33,30,0)-> (33,27,0))                                           0.119     2.045
| (CHANX:1119279 L1 length:1 (33,29,0)-> (33,29,0))                                           0.061     2.106
| (IPIN:600926 side: (TOP,) (33,29,0)0))                                                      0.101     2.207
| (intra 'clb' routing)                                                                       0.303     2.510
$auto$memory_libmap.cc:2298:execute$71[2].D[0] (dffre at (33,29))                             0.000     2.510
data arrival time                                                                                       2.510

clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$71[2].C[0] (dffre at (33,29))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.510
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.853


#Path 3
Startpoint: $techmap124\ram.0.1.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (28,32) clocked by $auto$clkbufmap.cc:294:execute$1101)
Endpoint  : $auto$memory_libmap.cc:2298:execute$71[1].D[0] (dffre at (33,29) clocked by $auto$clkbufmap.cc:294:execute$1101)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap124\ram.0.1.C1DATA_TOTAL[32].CLK_A1[0] (RS_TDP36K at (28,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.293     1.187
$techmap124\ram.0.1.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (28,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                      0.000     1.187
| (OPIN:645595 side: (TOP,) (28,32,0)0))                                                      0.000     1.187
| (CHANX:1131192 L4 length:4 (28,32,0)-> (31,32,0))                                           0.119     1.306
| (CHANX:1131322 L4 length:4 (30,32,0)-> (33,32,0))                                           0.119     1.425
| (CHANY:1280185 L4 length:4 (33,32,0)-> (33,29,0))                                           0.119     1.544
| (IPIN:617081 side: (RIGHT,) (33,30,0)0))                                                    0.101     1.644
| (intra 'clb' routing)                                                                       0.085     1.730
$iopadmap$doutB[1].in[1] (.names at (33,30))                                                  0.000     1.730
| (primitive '.names' combinational delay)                                                    0.197     1.926
$iopadmap$doutB[1].out[0] (.names at (33,30))                                                 0.000     1.926
| (intra 'clb' routing)                                                                       0.000     1.926
| (OPIN:617034 side: (TOP,) (33,30,0)0))                                                      0.000     1.926
| (CHANX:1123388 L4 length:4 (33,30,0)-> (36,30,0))                                           0.119     2.045
| (CHANY:1280069 L4 length:4 (33,30,0)-> (33,27,0))                                           0.119     2.164
| (IPIN:600952 side: (RIGHT,) (33,29,0)0))                                                    0.101     2.265
| (intra 'clb' routing)                                                                       0.233     2.498
$auto$memory_libmap.cc:2298:execute$71[1].D[0] (dffre at (33,29))                             0.000     2.498
data arrival time                                                                                       2.498

clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$71[1].C[0] (dffre at (33,29))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.498
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.865


#Path 4
Startpoint: $techmap126\ram.0.3.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (28,35) clocked by $auto$clkbufmap.cc:294:execute$1101)
Endpoint  : $auto$memory_libmap.cc:2298:execute$71[3].D[0] (dffre at (33,29) clocked by $auto$clkbufmap.cc:294:execute$1101)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap126\ram.0.3.C1DATA_TOTAL[32].CLK_A1[0] (RS_TDP36K at (28,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.293     1.187
$techmap126\ram.0.3.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (28,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                      0.000     1.187
| (OPIN:691463 side: (TOP,) (28,35,0)0))                                                      0.000     1.187
| (CHANX:1143384 L4 length:4 (28,35,0)-> (31,35,0))                                           0.119     1.306
| (CHANY:1274551 L4 length:4 (31,35,0)-> (31,32,0))                                           0.119     1.425
| (CHANX:1135508 L4 length:4 (32,33,0)-> (35,33,0))                                           0.119     1.544
| (CHANY:1277325 L4 length:4 (32,33,0)-> (32,30,0))                                           0.119     1.663
| (CHANX:1123352 L1 length:1 (33,30,0)-> (33,30,0))                                           0.061     1.724
| (IPIN:617059 side: (TOP,) (33,30,0)0))                                                      0.101     1.824
| (intra 'clb' routing)                                                                       0.085     1.909
$iopadmap$doutB[3].in[2] (.names at (33,30))                                                  0.000     1.909
| (primitive '.names' combinational delay)                                                    0.099     2.009
$iopadmap$doutB[3].out[0] (.names at (33,30))                                                 0.000     2.009
| (intra 'clb' routing)                                                                       0.000     2.009
| (OPIN:617039 side: (RIGHT,) (33,30,0)0))                                                    0.000     2.009
| (CHANY:1280063 L4 length:4 (33,30,0)-> (33,27,0))                                           0.119     2.128
| (CHANX:1119275 L1 length:1 (33,29,0)-> (33,29,0))                                           0.061     2.188
| (IPIN:600924 side: (TOP,) (33,29,0)0))                                                      0.101     2.289
| (intra 'clb' routing)                                                                       0.184     2.473
$auto$memory_libmap.cc:2298:execute$71[3].D[0] (dffre at (33,29))                             0.000     2.473
data arrival time                                                                                       2.473

clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$71[3].C[0] (dffre at (33,29))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.473
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.889


#Path 5
Startpoint: $techmap123\ram.0.0.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (40,29) clocked by $auto$clkbufmap.cc:294:execute$1101)
Endpoint  : $auto$memory_libmap.cc:2298:execute$71[0].D[0] (dffre at (33,29) clocked by $auto$clkbufmap.cc:294:execute$1101)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap123\ram.0.0.C1DATA_TOTAL[32].CLK_A1[0] (RS_TDP36K at (40,29))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.293     1.187
$techmap123\ram.0.0.C1DATA_TOTAL[32].RDATA_A1[0] (RS_TDP36K at (40,29)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                      0.000     1.187
| (OPIN:602495 side: (TOP,) (40,29,0)0))                                                      0.000     1.187
| (CHANX:1119561 L4 length:4 (40,29,0)-> (37,29,0))                                           0.119     1.306
| (CHANY:1288966 L1 length:1 (36,30,0)-> (36,30,0))                                           0.061     1.367
| (CHANX:1123369 L4 length:4 (36,30,0)-> (33,30,0))                                           0.119     1.486
| (IPIN:617054 side: (TOP,) (33,30,0)0))                                                      0.101     1.586
| (intra 'clb' routing)                                                                       0.085     1.672
$iopadmap$doutB[0].in[1] (.names at (33,30))                                                  0.000     1.672
| (primitive '.names' combinational delay)                                                    0.218     1.890
$iopadmap$doutB[0].out[0] (.names at (33,30))                                                 0.000     1.890
| (intra 'clb' routing)                                                                       0.000     1.890
| (OPIN:617036 side: (RIGHT,) (33,30,0)0))                                                    0.000     1.890
| (CHANY:1280041 L4 length:4 (33,30,0)-> (33,27,0))                                           0.119     2.009
| (IPIN:600968 side: (RIGHT,) (33,29,0)0))                                                    0.101     2.109
| (intra 'clb' routing)                                                                       0.184     2.294
$auto$memory_libmap.cc:2298:execute$71[0].D[0] (dffre at (33,29))                             0.000     2.294
data arrival time                                                                                       2.294

clock $auto$clkbufmap.cc:294:execute$1101 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1101.inpad[0] (.input at (4,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$71[0].C[0] (dffre at (33,29))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.294
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             1.069


#Path 6
Startpoint: $techmap125\ram.0.2.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (40,32) clocked by $auto$clkbufmap.cc:294:execute$1098)
Endpoint  : $auto$memory_libmap.cc:2298:execute$78[2].D[0] (dffre at (33,30) clocked by $auto$clkbufmap.cc:294:execute$1098)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap125\ram.0.2.C1DATA_TOTAL[32].CLK_B1[0] (RS_TDP36K at (40,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
$techmap125\ram.0.2.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (40,32)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:648533 side: (TOP,) (40,34,0)0))                                                      0.000     1.240
| (CHANX:1139897 L4 length:4 (40,34,0)-> (37,34,0))                                           0.119     1.359
| (CHANY:1289205 L1 length:1 (36,34,0)-> (36,34,0))                                           0.061     1.420
| (CHANX:1135581 L4 length:4 (36,33,0)-> (33,33,0))                                           0.119     1.539
| (CHANX:1135529 L1 length:1 (33,33,0)-> (33,33,0))                                           0.061     1.600
| (CHANY:1277349 L4 length:4 (32,33,0)-> (32,30,0))                                           0.119     1.718
| (CHANX:1123360 L1 length:1 (33,30,0)-> (33,30,0))                                           0.061     1.779
| (IPIN:617063 side: (TOP,) (33,30,0)0))                                                      0.101     1.880
| (intra 'clb' routing)                                                                       0.085     1.965
$iopadmap$doutA[2].in[1] (.names at (33,30))                                                  0.000     1.965
| (primitive '.names' combinational delay)                                                    0.136     2.101
$iopadmap$doutA[2].out[0] (.names at (33,30))                                                 0.000     2.101
| (intra 'clb' routing)                                                                       0.184     2.285
$auto$memory_libmap.cc:2298:execute$78[2].D[0] (dffre at (33,30))                             0.000     2.285
data arrival time                                                                                       2.285

clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$78[2].C[0] (dffre at (33,30))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.285
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             1.078


#Path 7
Startpoint: $techmap124\ram.0.1.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (28,32) clocked by $auto$clkbufmap.cc:294:execute$1098)
Endpoint  : $auto$memory_libmap.cc:2298:execute$78[1].D[0] (dffre at (33,30) clocked by $auto$clkbufmap.cc:294:execute$1098)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap124\ram.0.1.C1DATA_TOTAL[32].CLK_B1[0] (RS_TDP36K at (28,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
$techmap124\ram.0.1.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (28,32)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:645765 side: (TOP,) (28,34,0)0))                                                      0.000     1.240
| (CHANX:1139320 L4 length:4 (28,34,0)-> (31,34,0))                                           0.119     1.359
| (CHANY:1268667 L4 length:4 (29,34,0)-> (29,31,0))                                           0.119     1.478
| (CHANX:1123196 L4 length:4 (30,30,0)-> (33,30,0))                                           0.119     1.596
| (CHANX:1123336 L1 length:1 (33,30,0)-> (33,30,0))                                           0.061     1.657
| (IPIN:617067 side: (TOP,) (33,30,0)0))                                                      0.101     1.758
| (intra 'clb' routing)                                                                       0.085     1.843
$iopadmap$doutA[1].in[1] (.names at (33,30))                                                  0.000     1.843
| (primitive '.names' combinational delay)                                                    0.135     1.979
$iopadmap$doutA[1].out[0] (.names at (33,30))                                                 0.000     1.979
| (intra 'clb' routing)                                                                       0.303     2.282
$auto$memory_libmap.cc:2298:execute$78[1].D[0] (dffre at (33,30))                             0.000     2.282
data arrival time                                                                                       2.282

clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$78[1].C[0] (dffre at (33,30))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.282
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             1.081


#Path 8
Startpoint: $techmap123\ram.0.0.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (40,29) clocked by $auto$clkbufmap.cc:294:execute$1098)
Endpoint  : $auto$memory_libmap.cc:2298:execute$78[0].D[0] (dffre at (33,30) clocked by $auto$clkbufmap.cc:294:execute$1098)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         0.000     0.000
clock source latency                                                                          0.000     0.000
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
$techmap123\ram.0.0.C1DATA_TOTAL[32].CLK_B1[0] (RS_TDP36K at (40,29))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
$techmap123\ram.0.0.C1DATA_TOTAL[32].RDATA_B1[0] (RS_TDP36K at (40,29)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:602665 side: (TOP,) (40,31,0)0))                                                      0.000     1.240
| (CHANX:1127705 L4 length:4 (40,31,0)-> (37,31,0))                                           0.119     1.359
| (CHANY:1289013 L1 length:1 (36,31,0)-> (36,31,0))                                           0.061     1.420
| (CHANX:1123389 L4 length:4 (36,30,0)-> (33,30,0))                                           0.119     1.539
| (IPIN:617070 side: (TOP,) (33,30,0)0))                                                      0.101     1.639
| (intra 'clb' routing)                                                                       0.085     1.724
$iopadmap$doutA[0].in[2] (.names at (33,30))                                                  0.000     1.724
| (primitive '.names' combinational delay)                                                    0.135     1.860
$iopadmap$doutA[0].out[0] (.names at (33,30))                                                 0.000     1.860
| (intra 'clb' routing)                                                                       0.282     2.142
$auto$memory_libmap.cc:2298:execute$78[0].D[0] (dffre at (33,30))                             0.000     2.142
data arrival time                                                                                       2.142

clock $auto$clkbufmap.cc:294:execute$1098 (rise edge)                                         2.500     2.500
clock source latency                                                                          0.000     2.500
$auto$clkbufmap.cc:294:execute$1098.inpad[0] (.input at (2,1))                                0.000     2.500
| (intra 'io' routing)                                                                        0.894     3.394
| (inter-block routing:global net)                                                            0.000     3.394
| (intra 'clb' routing)                                                                       0.000     3.394
$auto$memory_libmap.cc:2298:execute$78[0].C[0] (dffre at (33,30))                             0.000     3.394
clock uncertainty                                                                             0.000     3.394
cell setup time                                                                              -0.032     3.363
data required time                                                                                      3.363
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      3.363
data arrival time                                                                                      -2.142
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             1.221


#End of timing report
