#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x124159be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1241598c0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1241769e0_0 .net "active", 0 0, L_0x12417fd60;  1 drivers
v0x124176a90_0 .var "clk", 0 0;
v0x124176ba0_0 .var "clk_enable", 0 0;
v0x124176c30_0 .net "data_address", 31 0, v0x1241747c0_0;  1 drivers
v0x124176cc0_0 .net "data_read", 0 0, L_0x12417f4c0;  1 drivers
v0x124176d50_0 .var "data_readdata", 31 0;
v0x124176de0_0 .net "data_write", 0 0, L_0x12417ee30;  1 drivers
v0x124176e70_0 .net "data_writedata", 31 0, v0x12416d460_0;  1 drivers
v0x124176f40_0 .net "instr_address", 31 0, L_0x12417fe90;  1 drivers
v0x124177050_0 .var "instr_readdata", 31 0;
v0x1241770e0_0 .net "register_v0", 31 0, L_0x12417d700;  1 drivers
v0x1241771b0_0 .var "reset", 0 0;
S_0x12412bbb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x1241598c0;
 .timescale 0 0;
v0x12415b090_0 .var "imm", 15 0;
v0x12416a4d0_0 .var "imm_instr", 31 0;
v0x12416a570_0 .var "opcode", 5 0;
v0x12416a620_0 .var "rs", 4 0;
v0x12416a6d0_0 .var "rt", 4 0;
E_0x124158950 .event posedge, v0x12416d7d0_0;
S_0x12416a7c0 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x1241598c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x124178850 .functor OR 1, L_0x124178500, L_0x124178710, C4<0>, C4<0>;
L_0x124178940 .functor BUFZ 1, L_0x124177ff0, C4<0>, C4<0>, C4<0>;
L_0x124178cd0 .functor BUFZ 1, L_0x124178110, C4<0>, C4<0>, C4<0>;
L_0x124178e20 .functor AND 1, L_0x124177ff0, L_0x124178f70, C4<1>, C4<1>;
L_0x124179110 .functor OR 1, L_0x124178e20, L_0x124178e90, C4<0>, C4<0>;
L_0x124179250 .functor OR 1, L_0x124179110, L_0x124178bf0, C4<0>, C4<0>;
L_0x124179340 .functor OR 1, L_0x124179250, L_0x12417a5e0, C4<0>, C4<0>;
L_0x124179430 .functor OR 1, L_0x124179340, L_0x12417a0c0, C4<0>, C4<0>;
L_0x124179f80 .functor AND 1, L_0x124179a90, L_0x124179bb0, C4<1>, C4<1>;
L_0x12417a0c0 .functor OR 1, L_0x124179830, L_0x124179f80, C4<0>, C4<0>;
L_0x12417a5e0 .functor AND 1, L_0x124179d60, L_0x12417a250, C4<1>, C4<1>;
L_0x12417ab60 .functor OR 1, L_0x12417a480, L_0x12417a810, C4<0>, C4<0>;
L_0x124177da0 .functor OR 1, L_0x12417aef0, L_0x12417b1a0, C4<0>, C4<0>;
L_0x12417b580 .functor AND 1, L_0x124178af0, L_0x124177da0, C4<1>, C4<1>;
L_0x12417b710 .functor OR 1, L_0x12417b360, L_0x12417b850, C4<0>, C4<0>;
L_0x12417b510 .functor OR 1, L_0x12417b710, L_0x12417bb00, C4<0>, C4<0>;
L_0x12417bc60 .functor AND 1, L_0x124177ff0, L_0x12417b510, C4<1>, C4<1>;
L_0x12417b930 .functor AND 1, L_0x124177ff0, L_0x12417be20, C4<1>, C4<1>;
L_0x124179ea0 .functor AND 1, L_0x124177ff0, L_0x12417b9a0, C4<1>, C4<1>;
L_0x12417c870 .functor AND 1, v0x1241746a0_0, v0x1241766e0_0, C4<1>, C4<1>;
L_0x12417c8e0 .functor AND 1, L_0x12417c870, L_0x124179430, C4<1>, C4<1>;
L_0x12417cac0 .functor OR 1, L_0x12417a0c0, L_0x12417a5e0, C4<0>, C4<0>;
L_0x12417d770 .functor BUFZ 32, L_0x12417d3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12417d920 .functor BUFZ 32, L_0x12417d650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12417e780 .functor AND 1, v0x124176ba0_0, L_0x12417bc60, C4<1>, C4<1>;
L_0x12417e8c0 .functor AND 1, L_0x12417e780, v0x1241746a0_0, C4<1>, C4<1>;
L_0x12417d100 .functor AND 1, L_0x12417e8c0, L_0x12417e9d0, C4<1>, C4<1>;
L_0x12417edc0 .functor AND 1, v0x1241746a0_0, v0x1241766e0_0, C4<1>, C4<1>;
L_0x12417ee30 .functor AND 1, L_0x12417edc0, L_0x1241795c0, C4<1>, C4<1>;
L_0x12417eb10 .functor OR 1, L_0x12417ece0, L_0x12417f010, C4<0>, C4<0>;
L_0x12417f350 .functor AND 1, L_0x12417eb10, L_0x12417ec00, C4<1>, C4<1>;
L_0x12417f4c0 .functor OR 1, L_0x124178bf0, L_0x12417f350, C4<0>, C4<0>;
L_0x12417fd60 .functor BUFZ 1, v0x1241746a0_0, C4<0>, C4<0>, C4<0>;
L_0x12417fe90 .functor BUFZ 32, v0x124174730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12416f810_0 .net *"_ivl_102", 31 0, L_0x12417a1b0;  1 drivers
L_0x1180504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12416f8a0_0 .net *"_ivl_105", 25 0, L_0x1180504d8;  1 drivers
L_0x118050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12416f930_0 .net/2u *"_ivl_106", 31 0, L_0x118050520;  1 drivers
v0x12416f9c0_0 .net *"_ivl_108", 0 0, L_0x124179d60;  1 drivers
v0x12416fa50_0 .net *"_ivl_111", 5 0, L_0x12417a3e0;  1 drivers
L_0x118050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12416faf0_0 .net/2u *"_ivl_112", 5 0, L_0x118050568;  1 drivers
v0x12416fba0_0 .net *"_ivl_114", 0 0, L_0x12417a250;  1 drivers
v0x12416fc40_0 .net *"_ivl_118", 31 0, L_0x12417a770;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12416fcf0_0 .net/2u *"_ivl_12", 5 0, L_0x1180500a0;  1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12416fe00_0 .net *"_ivl_121", 25 0, L_0x1180505b0;  1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12416feb0_0 .net/2u *"_ivl_122", 31 0, L_0x1180505f8;  1 drivers
v0x12416ff60_0 .net *"_ivl_124", 0 0, L_0x12417a480;  1 drivers
v0x124170000_0 .net *"_ivl_126", 31 0, L_0x12417a940;  1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1241700b0_0 .net *"_ivl_129", 25 0, L_0x118050640;  1 drivers
L_0x118050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x124170160_0 .net/2u *"_ivl_130", 31 0, L_0x118050688;  1 drivers
v0x124170210_0 .net *"_ivl_132", 0 0, L_0x12417a810;  1 drivers
v0x1241702b0_0 .net *"_ivl_136", 31 0, L_0x12417ac50;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124170440_0 .net *"_ivl_139", 25 0, L_0x1180506d0;  1 drivers
L_0x118050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1241704d0_0 .net/2u *"_ivl_140", 31 0, L_0x118050718;  1 drivers
v0x124170580_0 .net *"_ivl_142", 0 0, L_0x124178af0;  1 drivers
v0x124170620_0 .net *"_ivl_145", 5 0, L_0x12417b000;  1 drivers
L_0x118050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1241706d0_0 .net/2u *"_ivl_146", 5 0, L_0x118050760;  1 drivers
v0x124170780_0 .net *"_ivl_148", 0 0, L_0x12417aef0;  1 drivers
v0x124170820_0 .net *"_ivl_151", 5 0, L_0x12417b2c0;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1241708d0_0 .net/2u *"_ivl_152", 5 0, L_0x1180507a8;  1 drivers
v0x124170980_0 .net *"_ivl_154", 0 0, L_0x12417b1a0;  1 drivers
v0x124170a20_0 .net *"_ivl_157", 0 0, L_0x124177da0;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x124170ac0_0 .net/2u *"_ivl_16", 5 0, L_0x1180500e8;  1 drivers
v0x124170b70_0 .net *"_ivl_161", 1 0, L_0x12417b630;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x124170c20_0 .net/2u *"_ivl_162", 1 0, L_0x1180507f0;  1 drivers
v0x124170cd0_0 .net *"_ivl_164", 0 0, L_0x12417b360;  1 drivers
L_0x118050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x124170d70_0 .net/2u *"_ivl_166", 5 0, L_0x118050838;  1 drivers
v0x124170e20_0 .net *"_ivl_168", 0 0, L_0x12417b850;  1 drivers
v0x124170350_0 .net *"_ivl_171", 0 0, L_0x12417b710;  1 drivers
L_0x118050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1241710b0_0 .net/2u *"_ivl_172", 5 0, L_0x118050880;  1 drivers
v0x124171140_0 .net *"_ivl_174", 0 0, L_0x12417bb00;  1 drivers
v0x1241711d0_0 .net *"_ivl_177", 0 0, L_0x12417b510;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x124171260_0 .net/2u *"_ivl_180", 5 0, L_0x1180508c8;  1 drivers
v0x124171300_0 .net *"_ivl_182", 0 0, L_0x12417be20;  1 drivers
L_0x118050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1241713a0_0 .net/2u *"_ivl_186", 5 0, L_0x118050910;  1 drivers
v0x124171450_0 .net *"_ivl_188", 0 0, L_0x12417b9a0;  1 drivers
L_0x118050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1241714f0_0 .net/2u *"_ivl_196", 4 0, L_0x118050958;  1 drivers
v0x1241715a0_0 .net *"_ivl_199", 4 0, L_0x12417bf60;  1 drivers
v0x124171650_0 .net *"_ivl_20", 31 0, L_0x124178360;  1 drivers
v0x124171700_0 .net *"_ivl_201", 4 0, L_0x12417c520;  1 drivers
v0x1241717b0_0 .net *"_ivl_202", 4 0, L_0x12417c5c0;  1 drivers
v0x124171860_0 .net *"_ivl_207", 0 0, L_0x12417c870;  1 drivers
v0x124171900_0 .net *"_ivl_211", 0 0, L_0x12417cac0;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1241719a0_0 .net/2u *"_ivl_212", 31 0, L_0x1180509a0;  1 drivers
v0x124171a50_0 .net *"_ivl_214", 31 0, L_0x12417cb30;  1 drivers
v0x124171b00_0 .net *"_ivl_216", 31 0, L_0x12417c660;  1 drivers
v0x124171bb0_0 .net *"_ivl_218", 31 0, L_0x12417cdd0;  1 drivers
v0x124171c60_0 .net *"_ivl_220", 31 0, L_0x12417cc90;  1 drivers
v0x124171d10_0 .net *"_ivl_229", 0 0, L_0x12417e780;  1 drivers
L_0x118050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124171db0_0 .net *"_ivl_23", 25 0, L_0x118050130;  1 drivers
v0x124171e60_0 .net *"_ivl_231", 0 0, L_0x12417e8c0;  1 drivers
v0x124171f00_0 .net *"_ivl_232", 31 0, L_0x12417e930;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124171fb0_0 .net *"_ivl_235", 30 0, L_0x118050ac0;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x124172060_0 .net/2u *"_ivl_236", 31 0, L_0x118050b08;  1 drivers
v0x124172110_0 .net *"_ivl_238", 0 0, L_0x12417e9d0;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1241721b0_0 .net/2u *"_ivl_24", 31 0, L_0x118050178;  1 drivers
v0x124172260_0 .net *"_ivl_243", 0 0, L_0x12417edc0;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x124172300_0 .net/2u *"_ivl_246", 5 0, L_0x118050b50;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1241723b0_0 .net/2u *"_ivl_250", 5 0, L_0x118050b98;  1 drivers
v0x124172460_0 .net *"_ivl_257", 0 0, L_0x12417ec00;  1 drivers
v0x124170ec0_0 .net *"_ivl_259", 0 0, L_0x12417f350;  1 drivers
v0x124170f60_0 .net *"_ivl_26", 0 0, L_0x124178500;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x124171000_0 .net/2u *"_ivl_262", 5 0, L_0x118050be0;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1241724f0_0 .net/2u *"_ivl_266", 5 0, L_0x118050c28;  1 drivers
v0x1241725a0_0 .net *"_ivl_271", 15 0, L_0x12417fa00;  1 drivers
v0x124172650_0 .net *"_ivl_272", 17 0, L_0x12417f5b0;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124172700_0 .net *"_ivl_275", 1 0, L_0x118050cb8;  1 drivers
v0x1241727b0_0 .net *"_ivl_278", 15 0, L_0x12417fcc0;  1 drivers
v0x124172860_0 .net *"_ivl_28", 31 0, L_0x124178620;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124172910_0 .net *"_ivl_280", 1 0, L_0x118050d00;  1 drivers
v0x1241729c0_0 .net *"_ivl_283", 0 0, L_0x12417fbe0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x124172a70_0 .net/2u *"_ivl_284", 13 0, L_0x118050d48;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x124172b20_0 .net/2u *"_ivl_286", 13 0, L_0x118050d90;  1 drivers
v0x124172bd0_0 .net *"_ivl_288", 13 0, L_0x12417ff80;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124172c80_0 .net *"_ivl_31", 25 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x124172d30_0 .net/2u *"_ivl_32", 31 0, L_0x118050208;  1 drivers
v0x124172de0_0 .net *"_ivl_34", 0 0, L_0x124178710;  1 drivers
v0x124172e80_0 .net *"_ivl_4", 31 0, L_0x124177ec0;  1 drivers
v0x124172f30_0 .net *"_ivl_41", 2 0, L_0x1241789f0;  1 drivers
L_0x118050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x124172fe0_0 .net/2u *"_ivl_42", 2 0, L_0x118050250;  1 drivers
v0x124173090_0 .net *"_ivl_49", 2 0, L_0x124178d80;  1 drivers
L_0x118050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x124173140_0 .net/2u *"_ivl_50", 2 0, L_0x118050298;  1 drivers
v0x1241731f0_0 .net *"_ivl_55", 0 0, L_0x124178f70;  1 drivers
v0x124173290_0 .net *"_ivl_57", 0 0, L_0x124178e20;  1 drivers
v0x124173330_0 .net *"_ivl_59", 0 0, L_0x124179110;  1 drivers
v0x1241733d0_0 .net *"_ivl_61", 0 0, L_0x124179250;  1 drivers
v0x124173470_0 .net *"_ivl_63", 0 0, L_0x124179340;  1 drivers
v0x124173510_0 .net *"_ivl_67", 2 0, L_0x124179500;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1241735c0_0 .net/2u *"_ivl_68", 2 0, L_0x1180502e0;  1 drivers
L_0x118050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124173670_0 .net *"_ivl_7", 25 0, L_0x118050010;  1 drivers
v0x124173720_0 .net *"_ivl_72", 31 0, L_0x124179790;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1241737d0_0 .net *"_ivl_75", 25 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x124173880_0 .net/2u *"_ivl_76", 31 0, L_0x118050370;  1 drivers
v0x124173930_0 .net *"_ivl_78", 0 0, L_0x124179830;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1241739d0_0 .net/2u *"_ivl_8", 31 0, L_0x118050058;  1 drivers
v0x124173a80_0 .net *"_ivl_80", 31 0, L_0x1241799f0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124173b30_0 .net *"_ivl_83", 25 0, L_0x1180503b8;  1 drivers
L_0x118050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x124173be0_0 .net/2u *"_ivl_84", 31 0, L_0x118050400;  1 drivers
v0x124173c90_0 .net *"_ivl_86", 0 0, L_0x124179a90;  1 drivers
v0x124173d30_0 .net *"_ivl_89", 0 0, L_0x124179950;  1 drivers
v0x124173de0_0 .net *"_ivl_90", 31 0, L_0x124179c60;  1 drivers
L_0x118050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124173e90_0 .net *"_ivl_93", 30 0, L_0x118050448;  1 drivers
L_0x118050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x124173f40_0 .net/2u *"_ivl_94", 31 0, L_0x118050490;  1 drivers
v0x124173ff0_0 .net *"_ivl_96", 0 0, L_0x124179bb0;  1 drivers
v0x124174090_0 .net *"_ivl_99", 0 0, L_0x124179f80;  1 drivers
v0x124174130_0 .net "active", 0 0, L_0x12417fd60;  alias, 1 drivers
v0x1241741d0_0 .net "alu_op1", 31 0, L_0x12417d770;  1 drivers
v0x124174270_0 .net "alu_op2", 31 0, L_0x12417d920;  1 drivers
v0x124174310_0 .net "alui_instr", 0 0, L_0x124178e90;  1 drivers
v0x1241743b0_0 .net "b_flag", 0 0, v0x12416b440_0;  1 drivers
v0x124174460_0 .net "b_imm", 17 0, L_0x12417fac0;  1 drivers
v0x1241744f0_0 .net "b_offset", 31 0, L_0x124180100;  1 drivers
v0x124174580_0 .net "clk", 0 0, v0x124176a90_0;  1 drivers
v0x124174610_0 .net "clk_enable", 0 0, v0x124176ba0_0;  1 drivers
v0x1241746a0_0 .var "cpu_active", 0 0;
v0x124174730_0 .var "curr_addr", 31 0;
v0x1241747c0_0 .var "data_address", 31 0;
v0x124174860_0 .net "data_read", 0 0, L_0x12417f4c0;  alias, 1 drivers
v0x124174900_0 .net "data_readdata", 31 0, v0x124176d50_0;  1 drivers
v0x1241749e0_0 .net "data_write", 0 0, L_0x12417ee30;  alias, 1 drivers
v0x124174a80_0 .net "data_writedata", 31 0, v0x12416d460_0;  alias, 1 drivers
v0x124174b20_0 .var "delay_slot", 31 0;
v0x124174bc0_0 .net "effective_addr", 31 0, v0x12416b800_0;  1 drivers
v0x124174c60_0 .net "funct_code", 5 0, L_0x124177e20;  1 drivers
v0x124174d10_0 .net "hi_out", 31 0, v0x12416d860_0;  1 drivers
v0x124174dd0_0 .net "hl_reg_enable", 0 0, L_0x12417d100;  1 drivers
v0x124174ea0_0 .net "instr_address", 31 0, L_0x12417fe90;  alias, 1 drivers
v0x124174f40_0 .net "instr_opcode", 5 0, L_0x124177cc0;  1 drivers
v0x124174fe0_0 .net "instr_readdata", 31 0, v0x124177050_0;  1 drivers
v0x1241750b0_0 .net "j_imm", 0 0, L_0x12417ab60;  1 drivers
v0x124175150_0 .net "j_reg", 0 0, L_0x12417b580;  1 drivers
v0x1241751f0_0 .net "link_const", 0 0, L_0x12417a0c0;  1 drivers
v0x124175290_0 .net "link_reg", 0 0, L_0x12417a5e0;  1 drivers
v0x124175330_0 .net "lo_out", 31 0, v0x12416df70_0;  1 drivers
v0x1241753d0_0 .net "load_data", 31 0, v0x12416c8b0_0;  1 drivers
v0x124175480_0 .net "load_instr", 0 0, L_0x124178bf0;  1 drivers
v0x124175510_0 .net "lw", 0 0, L_0x124178110;  1 drivers
v0x1241755b0_0 .net "lwl", 0 0, L_0x12417ef60;  1 drivers
v0x124175650_0 .net "lwr", 0 0, L_0x12417f0f0;  1 drivers
v0x1241756f0_0 .net "mem_to_reg", 0 0, L_0x124178cd0;  1 drivers
v0x124175790_0 .net "mfhi", 0 0, L_0x12417b930;  1 drivers
v0x124175830_0 .net "mflo", 0 0, L_0x124179ea0;  1 drivers
v0x1241758d0_0 .net "movefrom", 0 0, L_0x124178850;  1 drivers
v0x124175970_0 .net "muldiv", 0 0, L_0x12417bc60;  1 drivers
v0x124175a10_0 .var "next_delay_slot", 31 0;
v0x124175ac0_0 .net "partial_store", 0 0, L_0x12417eb10;  1 drivers
v0x124175b60_0 .net "r_format", 0 0, L_0x124177ff0;  1 drivers
v0x124175c00_0 .net "reg_a_read_data", 31 0, L_0x12417d3a0;  1 drivers
v0x124175cc0_0 .net "reg_a_read_index", 4 0, L_0x12417c2c0;  1 drivers
v0x124175d70_0 .net "reg_b_read_data", 31 0, L_0x12417d650;  1 drivers
v0x124175e40_0 .net "reg_b_read_index", 4 0, L_0x12417bec0;  1 drivers
v0x124175ee0_0 .net "reg_dst", 0 0, L_0x124178940;  1 drivers
v0x124175f70_0 .net "reg_write", 0 0, L_0x124179430;  1 drivers
v0x124176010_0 .net "reg_write_data", 31 0, L_0x12417d060;  1 drivers
v0x1241760d0_0 .net "reg_write_enable", 0 0, L_0x12417c8e0;  1 drivers
v0x124176180_0 .net "reg_write_index", 4 0, L_0x12417c420;  1 drivers
v0x124176230_0 .net "register_v0", 31 0, L_0x12417d700;  alias, 1 drivers
v0x1241762e0_0 .net "reset", 0 0, v0x1241771b0_0;  1 drivers
v0x124176370_0 .net "result", 31 0, v0x12416bc50_0;  1 drivers
v0x124176420_0 .net "result_hi", 31 0, v0x12416b5f0_0;  1 drivers
v0x1241764f0_0 .net "result_lo", 31 0, v0x12416b750_0;  1 drivers
v0x1241765c0_0 .net "sb", 0 0, L_0x12417ece0;  1 drivers
v0x124176650_0 .net "sh", 0 0, L_0x12417f010;  1 drivers
v0x1241766e0_0 .var "state", 0 0;
v0x124176780_0 .net "store_instr", 0 0, L_0x1241795c0;  1 drivers
v0x124176820_0 .net "sw", 0 0, L_0x124178280;  1 drivers
E_0x12416ab10/0 .event edge, v0x12416b440_0, v0x124174b20_0, v0x1241744f0_0, v0x1241750b0_0;
E_0x12416ab10/1 .event edge, v0x124174b20_0, v0x12416b6a0_0, v0x124175150_0, v0x12416ec30_0;
E_0x12416ab10 .event/or E_0x12416ab10/0, E_0x12416ab10/1;
E_0x12416ab80 .event edge, v0x1241755b0_0, v0x124175650_0, v0x12416d160_0, v0x12416b800_0;
L_0x124177cc0 .part v0x124177050_0, 26, 6;
L_0x124177e20 .part v0x124177050_0, 0, 6;
L_0x124177ec0 .concat [ 6 26 0 0], L_0x124177cc0, L_0x118050010;
L_0x124177ff0 .cmp/eq 32, L_0x124177ec0, L_0x118050058;
L_0x124178110 .cmp/eq 6, L_0x124177cc0, L_0x1180500a0;
L_0x124178280 .cmp/eq 6, L_0x124177cc0, L_0x1180500e8;
L_0x124178360 .concat [ 6 26 0 0], L_0x124177cc0, L_0x118050130;
L_0x124178500 .cmp/eq 32, L_0x124178360, L_0x118050178;
L_0x124178620 .concat [ 6 26 0 0], L_0x124177cc0, L_0x1180501c0;
L_0x124178710 .cmp/eq 32, L_0x124178620, L_0x118050208;
L_0x1241789f0 .part L_0x124177cc0, 3, 3;
L_0x124178bf0 .cmp/eq 3, L_0x1241789f0, L_0x118050250;
L_0x124178d80 .part L_0x124177cc0, 3, 3;
L_0x124178e90 .cmp/eq 3, L_0x124178d80, L_0x118050298;
L_0x124178f70 .reduce/nor L_0x12417bc60;
L_0x124179500 .part L_0x124177cc0, 3, 3;
L_0x1241795c0 .cmp/eq 3, L_0x124179500, L_0x1180502e0;
L_0x124179790 .concat [ 6 26 0 0], L_0x124177cc0, L_0x118050328;
L_0x124179830 .cmp/eq 32, L_0x124179790, L_0x118050370;
L_0x1241799f0 .concat [ 6 26 0 0], L_0x124177cc0, L_0x1180503b8;
L_0x124179a90 .cmp/eq 32, L_0x1241799f0, L_0x118050400;
L_0x124179950 .part v0x124177050_0, 20, 1;
L_0x124179c60 .concat [ 1 31 0 0], L_0x124179950, L_0x118050448;
L_0x124179bb0 .cmp/eq 32, L_0x124179c60, L_0x118050490;
L_0x12417a1b0 .concat [ 6 26 0 0], L_0x124177cc0, L_0x1180504d8;
L_0x124179d60 .cmp/eq 32, L_0x12417a1b0, L_0x118050520;
L_0x12417a3e0 .part v0x124177050_0, 0, 6;
L_0x12417a250 .cmp/eq 6, L_0x12417a3e0, L_0x118050568;
L_0x12417a770 .concat [ 6 26 0 0], L_0x124177cc0, L_0x1180505b0;
L_0x12417a480 .cmp/eq 32, L_0x12417a770, L_0x1180505f8;
L_0x12417a940 .concat [ 6 26 0 0], L_0x124177cc0, L_0x118050640;
L_0x12417a810 .cmp/eq 32, L_0x12417a940, L_0x118050688;
L_0x12417ac50 .concat [ 6 26 0 0], L_0x124177cc0, L_0x1180506d0;
L_0x124178af0 .cmp/eq 32, L_0x12417ac50, L_0x118050718;
L_0x12417b000 .part v0x124177050_0, 0, 6;
L_0x12417aef0 .cmp/eq 6, L_0x12417b000, L_0x118050760;
L_0x12417b2c0 .part v0x124177050_0, 0, 6;
L_0x12417b1a0 .cmp/eq 6, L_0x12417b2c0, L_0x1180507a8;
L_0x12417b630 .part L_0x124177e20, 3, 2;
L_0x12417b360 .cmp/eq 2, L_0x12417b630, L_0x1180507f0;
L_0x12417b850 .cmp/eq 6, L_0x124177e20, L_0x118050838;
L_0x12417bb00 .cmp/eq 6, L_0x124177e20, L_0x118050880;
L_0x12417be20 .cmp/eq 6, L_0x124177e20, L_0x1180508c8;
L_0x12417b9a0 .cmp/eq 6, L_0x124177e20, L_0x118050910;
L_0x12417c2c0 .part v0x124177050_0, 21, 5;
L_0x12417bec0 .part v0x124177050_0, 16, 5;
L_0x12417bf60 .part v0x124177050_0, 11, 5;
L_0x12417c520 .part v0x124177050_0, 16, 5;
L_0x12417c5c0 .functor MUXZ 5, L_0x12417c520, L_0x12417bf60, L_0x124178940, C4<>;
L_0x12417c420 .functor MUXZ 5, L_0x12417c5c0, L_0x118050958, L_0x12417a0c0, C4<>;
L_0x12417cb30 .arith/sum 32, v0x124174b20_0, L_0x1180509a0;
L_0x12417c660 .functor MUXZ 32, v0x12416bc50_0, v0x12416c8b0_0, L_0x124178cd0, C4<>;
L_0x12417cdd0 .functor MUXZ 32, L_0x12417c660, v0x12416df70_0, L_0x124179ea0, C4<>;
L_0x12417cc90 .functor MUXZ 32, L_0x12417cdd0, v0x12416d860_0, L_0x12417b930, C4<>;
L_0x12417d060 .functor MUXZ 32, L_0x12417cc90, L_0x12417cb30, L_0x12417cac0, C4<>;
L_0x12417e930 .concat [ 1 31 0 0], v0x1241766e0_0, L_0x118050ac0;
L_0x12417e9d0 .cmp/eq 32, L_0x12417e930, L_0x118050b08;
L_0x12417ece0 .cmp/eq 6, L_0x124177cc0, L_0x118050b50;
L_0x12417f010 .cmp/eq 6, L_0x124177cc0, L_0x118050b98;
L_0x12417ec00 .reduce/nor v0x1241766e0_0;
L_0x12417ef60 .cmp/eq 6, L_0x124177cc0, L_0x118050be0;
L_0x12417f0f0 .cmp/eq 6, L_0x124177cc0, L_0x118050c28;
L_0x12417fa00 .part v0x124177050_0, 0, 16;
L_0x12417f5b0 .concat [ 16 2 0 0], L_0x12417fa00, L_0x118050cb8;
L_0x12417fcc0 .part L_0x12417f5b0, 0, 16;
L_0x12417fac0 .concat [ 2 16 0 0], L_0x118050d00, L_0x12417fcc0;
L_0x12417fbe0 .part L_0x12417fac0, 17, 1;
L_0x12417ff80 .functor MUXZ 14, L_0x118050d90, L_0x118050d48, L_0x12417fbe0, C4<>;
L_0x124180100 .concat [ 18 14 0 0], L_0x12417fac0, L_0x12417ff80;
S_0x12416abb0 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12416af10_0 .net *"_ivl_10", 15 0, L_0x12417e200;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12416afd0_0 .net/2u *"_ivl_14", 15 0, L_0x118050a78;  1 drivers
v0x12416b080_0 .net *"_ivl_17", 15 0, L_0x12417e340;  1 drivers
v0x12416b140_0 .net *"_ivl_5", 0 0, L_0x12417db50;  1 drivers
v0x12416b1f0_0 .net *"_ivl_6", 15 0, L_0x12417b0a0;  1 drivers
v0x12416b2e0_0 .net *"_ivl_9", 15 0, L_0x12417df00;  1 drivers
v0x12416b390_0 .net "addr_rt", 4 0, L_0x12417e520;  1 drivers
v0x12416b440_0 .var "b_flag", 0 0;
v0x12416b4e0_0 .net "funct", 5 0, L_0x12417dab0;  1 drivers
v0x12416b5f0_0 .var "hi", 31 0;
v0x12416b6a0_0 .net "instructionword", 31 0, v0x124177050_0;  alias, 1 drivers
v0x12416b750_0 .var "lo", 31 0;
v0x12416b800_0 .var "memaddroffset", 31 0;
v0x12416b8b0_0 .var "multresult", 63 0;
v0x12416b960_0 .net "op1", 31 0, L_0x12417d770;  alias, 1 drivers
v0x12416ba10_0 .net "op2", 31 0, L_0x12417d920;  alias, 1 drivers
v0x12416bac0_0 .net "opcode", 5 0, L_0x12417da10;  1 drivers
v0x12416bc50_0 .var "result", 31 0;
v0x12416bce0_0 .net "shamt", 4 0, L_0x12417e480;  1 drivers
v0x12416bd90_0 .net/s "sign_op1", 31 0, L_0x12417d770;  alias, 1 drivers
v0x12416be50_0 .net/s "sign_op2", 31 0, L_0x12417d920;  alias, 1 drivers
v0x12416bee0_0 .net "simmediatedata", 31 0, L_0x12417e2a0;  1 drivers
v0x12416bf70_0 .net "simmediatedatas", 31 0, L_0x12417e2a0;  alias, 1 drivers
v0x12416c000_0 .net "uimmediatedata", 31 0, L_0x12417e3e0;  1 drivers
v0x12416c090_0 .net "unsign_op1", 31 0, L_0x12417d770;  alias, 1 drivers
v0x12416c160_0 .net "unsign_op2", 31 0, L_0x12417d920;  alias, 1 drivers
v0x12416c240_0 .var "unsigned_result", 31 0;
E_0x12416ae80/0 .event edge, v0x12416bac0_0, v0x12416b4e0_0, v0x12416ba10_0, v0x12416bce0_0;
E_0x12416ae80/1 .event edge, v0x12416b960_0, v0x12416b8b0_0, v0x12416b390_0, v0x12416bee0_0;
E_0x12416ae80/2 .event edge, v0x12416c000_0, v0x12416c240_0;
E_0x12416ae80 .event/or E_0x12416ae80/0, E_0x12416ae80/1, E_0x12416ae80/2;
L_0x12417da10 .part v0x124177050_0, 26, 6;
L_0x12417dab0 .part v0x124177050_0, 0, 6;
L_0x12417db50 .part v0x124177050_0, 15, 1;
LS_0x12417b0a0_0_0 .concat [ 1 1 1 1], L_0x12417db50, L_0x12417db50, L_0x12417db50, L_0x12417db50;
LS_0x12417b0a0_0_4 .concat [ 1 1 1 1], L_0x12417db50, L_0x12417db50, L_0x12417db50, L_0x12417db50;
LS_0x12417b0a0_0_8 .concat [ 1 1 1 1], L_0x12417db50, L_0x12417db50, L_0x12417db50, L_0x12417db50;
LS_0x12417b0a0_0_12 .concat [ 1 1 1 1], L_0x12417db50, L_0x12417db50, L_0x12417db50, L_0x12417db50;
L_0x12417b0a0 .concat [ 4 4 4 4], LS_0x12417b0a0_0_0, LS_0x12417b0a0_0_4, LS_0x12417b0a0_0_8, LS_0x12417b0a0_0_12;
L_0x12417df00 .part v0x124177050_0, 0, 16;
L_0x12417e200 .concat [ 16 0 0 0], L_0x12417df00;
L_0x12417e2a0 .concat [ 16 16 0 0], L_0x12417e200, L_0x12417b0a0;
L_0x12417e340 .part v0x124177050_0, 0, 16;
L_0x12417e3e0 .concat [ 16 16 0 0], L_0x12417e340, L_0x118050a78;
L_0x12417e480 .part v0x124177050_0, 6, 5;
L_0x12417e520 .part v0x124177050_0, 16, 5;
S_0x12416c390 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x12416c5e0_0 .net "address", 31 0, v0x12416b800_0;  alias, 1 drivers
v0x12416c6a0_0 .net "datafromMem", 31 0, v0x124176d50_0;  alias, 1 drivers
v0x12416c740_0 .net "instr_word", 31 0, v0x124177050_0;  alias, 1 drivers
v0x12416c810_0 .net "opcode", 5 0, L_0x12417e5c0;  1 drivers
v0x12416c8b0_0 .var "out_transformed", 31 0;
v0x12416c9a0_0 .net "whichbyte", 1 0, L_0x12417e660;  1 drivers
E_0x12416c5b0 .event edge, v0x12416c810_0, v0x12416c6a0_0, v0x12416c9a0_0, v0x12416b6a0_0;
L_0x12417e5c0 .part v0x124177050_0, 26, 6;
L_0x12417e660 .part v0x12416b800_0, 0, 2;
S_0x12416ca90 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12416cd60_0 .net *"_ivl_1", 1 0, L_0x12417f1d0;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12416ce20_0 .net *"_ivl_5", 0 0, L_0x118050c70;  1 drivers
v0x12416ced0_0 .net "bytenum", 2 0, L_0x12417f7a0;  1 drivers
v0x12416cf90_0 .net "dataword", 31 0, v0x124176d50_0;  alias, 1 drivers
v0x12416d050_0 .net "eff_addr", 31 0, v0x12416b800_0;  alias, 1 drivers
v0x12416d160_0 .net "opcode", 5 0, L_0x124177cc0;  alias, 1 drivers
v0x12416d1f0_0 .net "regbyte", 7 0, L_0x12417f880;  1 drivers
v0x12416d2a0_0 .net "reghalfword", 15 0, L_0x12417f940;  1 drivers
v0x12416d350_0 .net "regword", 31 0, L_0x12417d650;  alias, 1 drivers
v0x12416d460_0 .var "storedata", 31 0;
E_0x12416cd00/0 .event edge, v0x12416d160_0, v0x12416d350_0, v0x12416ced0_0, v0x12416d1f0_0;
E_0x12416cd00/1 .event edge, v0x12416c6a0_0, v0x12416d2a0_0;
E_0x12416cd00 .event/or E_0x12416cd00/0, E_0x12416cd00/1;
L_0x12417f1d0 .part v0x12416b800_0, 0, 2;
L_0x12417f7a0 .concat [ 2 1 0 0], L_0x12417f1d0, L_0x118050c70;
L_0x12417f880 .part L_0x12417d650, 0, 8;
L_0x12417f940 .part L_0x12417d650, 0, 16;
S_0x12416d590 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12416d7d0_0 .net "clk", 0 0, v0x124176a90_0;  alias, 1 drivers
v0x12416d860_0 .var "data", 31 0;
v0x12416d8f0_0 .net "data_in", 31 0, v0x12416b5f0_0;  alias, 1 drivers
v0x12416d9c0_0 .net "data_out", 31 0, v0x12416d860_0;  alias, 1 drivers
v0x12416da60_0 .net "enable", 0 0, L_0x12417d100;  alias, 1 drivers
v0x12416db40_0 .net "reset", 0 0, v0x1241771b0_0;  alias, 1 drivers
S_0x12416dc60 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12416dee0_0 .net "clk", 0 0, v0x124176a90_0;  alias, 1 drivers
v0x12416df70_0 .var "data", 31 0;
v0x12416e000_0 .net "data_in", 31 0, v0x12416b750_0;  alias, 1 drivers
v0x12416e0d0_0 .net "data_out", 31 0, v0x12416df70_0;  alias, 1 drivers
v0x12416e170_0 .net "enable", 0 0, L_0x12417d100;  alias, 1 drivers
v0x12416e240_0 .net "reset", 0 0, v0x1241771b0_0;  alias, 1 drivers
S_0x12416e350 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x12416a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12417d3a0 .functor BUFZ 32, L_0x12417cf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12417d650 .functor BUFZ 32, L_0x12417d490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12416efb0_2 .array/port v0x12416efb0, 2;
L_0x12417d700 .functor BUFZ 32, v0x12416efb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12416e680_0 .net *"_ivl_0", 31 0, L_0x12417cf30;  1 drivers
v0x12416e740_0 .net *"_ivl_10", 6 0, L_0x12417d530;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12416e7e0_0 .net *"_ivl_13", 1 0, L_0x118050a30;  1 drivers
v0x12416e880_0 .net *"_ivl_2", 6 0, L_0x12417d2c0;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12416e930_0 .net *"_ivl_5", 1 0, L_0x1180509e8;  1 drivers
v0x12416ea20_0 .net *"_ivl_8", 31 0, L_0x12417d490;  1 drivers
v0x12416ead0_0 .net "r_clk", 0 0, v0x124176a90_0;  alias, 1 drivers
v0x12416eba0_0 .net "r_clk_enable", 0 0, v0x124176ba0_0;  alias, 1 drivers
v0x12416ec30_0 .net "read_data1", 31 0, L_0x12417d3a0;  alias, 1 drivers
v0x12416ed40_0 .net "read_data2", 31 0, L_0x12417d650;  alias, 1 drivers
v0x12416edf0_0 .net "read_reg1", 4 0, L_0x12417c2c0;  alias, 1 drivers
v0x12416ee80_0 .net "read_reg2", 4 0, L_0x12417bec0;  alias, 1 drivers
v0x12416ef10_0 .net "register_v0", 31 0, L_0x12417d700;  alias, 1 drivers
v0x12416efb0 .array "registers", 0 31, 31 0;
v0x12416f350_0 .net "reset", 0 0, v0x1241771b0_0;  alias, 1 drivers
v0x12416f420_0 .net "write_control", 0 0, L_0x12417c8e0;  alias, 1 drivers
v0x12416f4c0_0 .net "write_data", 31 0, L_0x12417d060;  alias, 1 drivers
v0x12416f650_0 .net "write_reg", 4 0, L_0x12417c420;  alias, 1 drivers
L_0x12417cf30 .array/port v0x12416efb0, L_0x12417d2c0;
L_0x12417d2c0 .concat [ 5 2 0 0], L_0x12417c2c0, L_0x1180509e8;
L_0x12417d490 .array/port v0x12416efb0, L_0x12417d530;
L_0x12417d530 .concat [ 5 2 0 0], L_0x12417bec0, L_0x118050a30;
S_0x124139c80 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x124139df0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x11801b5e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1241772c0_0 .net "in", 31 0, o0x11801b5e0;  0 drivers
v0x124177350_0 .var "out", 31 0;
S_0x12412da40 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x11801b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1241773e0_0 .net "clk", 0 0, o0x11801b6a0;  0 drivers
o0x11801b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124177470_0 .net "data_address", 31 0, o0x11801b6d0;  0 drivers
o0x11801b700 .functor BUFZ 1, C4<z>; HiZ drive
v0x124177520_0 .net "data_read", 0 0, o0x11801b700;  0 drivers
v0x1241775d0_0 .var "data_readdata", 31 0;
o0x11801b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x124177680_0 .net "data_write", 0 0, o0x11801b760;  0 drivers
o0x11801b790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124177760_0 .net "data_writedata", 31 0, o0x11801b790;  0 drivers
S_0x12412dbb0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x11801b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1241778a0_0 .net "clk", 0 0, o0x11801b8e0;  0 drivers
v0x124177950_0 .var "curr_addr", 31 0;
o0x11801b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x124177a00_0 .net "enable", 0 0, o0x11801b940;  0 drivers
o0x11801b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124177ab0_0 .net "next_addr", 31 0, o0x11801b970;  0 drivers
o0x11801b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124177b60_0 .net "reset", 0 0, o0x11801b9a0;  0 drivers
E_0x124159840 .event posedge, v0x1241778a0_0;
    .scope S_0x12416e350;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12416efb0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12416e350;
T_1 ;
    %wait E_0x124158950;
    %load/vec4 v0x12416f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12416eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12416f420_0;
    %load/vec4 v0x12416f650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12416f4c0_0;
    %load/vec4 v0x12416f650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12416efb0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12416abb0;
T_2 ;
    %wait E_0x12416ae80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %load/vec4 v0x12416bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x12416b4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x12416be50_0;
    %ix/getv 4, v0x12416bce0_0;
    %shiftl 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x12416be50_0;
    %ix/getv 4, v0x12416bce0_0;
    %shiftr 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x12416be50_0;
    %ix/getv 4, v0x12416bce0_0;
    %shiftr/s 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x12416be50_0;
    %load/vec4 v0x12416c090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x12416be50_0;
    %load/vec4 v0x12416c090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x12416be50_0;
    %load/vec4 v0x12416c090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x12416bd90_0;
    %pad/s 64;
    %load/vec4 v0x12416be50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12416b8b0_0, 0, 64;
    %load/vec4 v0x12416b8b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12416b5f0_0, 0, 32;
    %load/vec4 v0x12416b8b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12416b750_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x12416c090_0;
    %pad/u 64;
    %load/vec4 v0x12416c160_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12416b8b0_0, 0, 64;
    %load/vec4 v0x12416b8b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12416b5f0_0, 0, 32;
    %load/vec4 v0x12416b8b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12416b750_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416be50_0;
    %mod/s;
    %store/vec4 v0x12416b5f0_0, 0, 32;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416be50_0;
    %div/s;
    %store/vec4 v0x12416b750_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %mod;
    %store/vec4 v0x12416b5f0_0, 0, 32;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %div;
    %store/vec4 v0x12416b750_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x12416b960_0;
    %store/vec4 v0x12416b5f0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x12416b960_0;
    %store/vec4 v0x12416b750_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416be50_0;
    %add;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %add;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %sub;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %and;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %or;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %xor;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %or;
    %inv;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416be50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c160_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x12416b390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416be50_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416ba10_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x12416bd90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12416b440_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416bf70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c000_0;
    %and;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c000_0;
    %or;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x12416c090_0;
    %load/vec4 v0x12416c000_0;
    %xor;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x12416c000_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12416c240_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x12416bd90_0;
    %load/vec4 v0x12416bee0_0;
    %add;
    %store/vec4 v0x12416b800_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x12416c240_0;
    %store/vec4 v0x12416bc50_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12416c390;
T_3 ;
    %wait E_0x12416c5b0;
    %load/vec4 v0x12416c810_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x12416c9a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x12416c9a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x12416c9a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x12416c9a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12416c6a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x12416c740_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12416c8b0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12416dc60;
T_4 ;
    %wait E_0x124158950;
    %load/vec4 v0x12416e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12416df70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12416e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12416e000_0;
    %assign/vec4 v0x12416df70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12416d590;
T_5 ;
    %wait E_0x124158950;
    %load/vec4 v0x12416db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12416d860_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12416da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12416d8f0_0;
    %assign/vec4 v0x12416d860_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12416ca90;
T_6 ;
    %wait E_0x12416cd00;
    %load/vec4 v0x12416d160_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12416d350_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12416d460_0, 4, 8;
    %load/vec4 v0x12416d350_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12416d460_0, 4, 8;
    %load/vec4 v0x12416d350_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12416d460_0, 4, 8;
    %load/vec4 v0x12416d350_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12416d460_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12416d160_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12416ced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12416d1f0_0;
    %load/vec4 v0x12416cf90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12416cf90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12416d1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416cf90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12416cf90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12416d1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416cf90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12416cf90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12416d1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12416d160_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12416ced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12416d2a0_0;
    %load/vec4 v0x12416cf90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12416cf90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12416d2a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416d460_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12416a7c0;
T_7 ;
    %wait E_0x12416ab80;
    %load/vec4 v0x1241755b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x124175650_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x124174f40_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x124174bc0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1241747c0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12416a7c0;
T_8 ;
Ewait_0 .event/or E_0x12416ab10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1241743b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x124174b20_0;
    %load/vec4 v0x1241744f0_0;
    %add;
    %store/vec4 v0x124175a10_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1241750b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x124174b20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x124174fe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x124175a10_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x124175150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x124175c00_0;
    %store/vec4 v0x124175a10_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x124174b20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x124175a10_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12416a7c0;
T_9 ;
    %wait E_0x124158950;
    %load/vec4 v0x124174610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1241762e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x124174730_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x124174b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1241746a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1241766e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1241746a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1241766e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1241766e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1241766e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1241766e0_0, 0;
    %load/vec4 v0x124174b20_0;
    %assign/vec4 v0x124174730_0, 0;
    %load/vec4 v0x124175a10_0;
    %assign/vec4 v0x124174b20_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x124174b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1241746a0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1241598c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124176a90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x124176a90_0;
    %inv;
    %store/vec4 v0x124176a90_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x1241598c0;
T_11 ;
    %fork t_1, S_0x12412bbb0;
    %jmp t_0;
    .scope S_0x12412bbb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1241771b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124176ba0_0, 0, 1;
    %wait E_0x124158950;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1241771b0_0, 0, 1;
    %wait E_0x124158950;
    %wait E_0x124158950;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12416a570_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12416a620_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12416a6d0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x12415b090_0, 0, 16;
    %load/vec4 v0x12416a570_0;
    %load/vec4 v0x12416a620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416a6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12415b090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416a4d0_0, 0, 32;
    %load/vec4 v0x12416a4d0_0;
    %store/vec4 v0x124177050_0, 0, 32;
    %wait E_0x124158950;
    %wait E_0x124158950;
    %delay 2, 0;
    %load/vec4 v0x124176de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x124176cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1241770e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x1241770e0_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12416a570_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12416a620_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12416a6d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12415b090_0, 0, 16;
    %load/vec4 v0x12416a570_0;
    %load/vec4 v0x12416a620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416a6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12415b090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416a4d0_0, 0, 32;
    %load/vec4 v0x12416a4d0_0;
    %store/vec4 v0x124177050_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x124176d50_0, 0, 32;
    %delay 2, 0;
    %wait E_0x124158950;
    %wait E_0x124158950;
    %delay 2, 0;
    %load/vec4 v0x124176de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x124176cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x124176c30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x124176c30_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x1241770e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12416a570_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12416a620_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12416a6d0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x12415b090_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x12415b090_0 {0 0 0};
    %load/vec4 v0x12416a570_0;
    %load/vec4 v0x12416a620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12416a6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12415b090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12416a4d0_0, 0, 32;
    %load/vec4 v0x12416a4d0_0;
    %store/vec4 v0x124177050_0, 0, 32;
    %wait E_0x124158950;
    %wait E_0x124158950;
    %delay 2, 0;
    %load/vec4 v0x124176de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x124176cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x1241770e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x1241770e0_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x1241598c0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x12412dbb0;
T_12 ;
    %wait E_0x124159840;
    %load/vec4 v0x124177b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x124177950_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x124177a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x124177ab0_0;
    %assign/vec4 v0x124177950_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
