C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe  -osyn  D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_comp.srs  -hdllog  D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synlog\Prototype2_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\  -I C:\lscc\iCEcube2.2020.12\synpbase\lib   -v2001  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\AUDCTL_reg.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IO_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IRQ_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_PLA.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\POT_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SERIN_PLA.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SEROUT_PLA.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SER_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKCTLS_reg.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKSTAT_reg.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control_hp.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cel11.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell15.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell16.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell17.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell20.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell23.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24option1.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell25.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2p.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2pr.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2r.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell3.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell4.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell6.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\clock_gen_core.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\freq_control.v -lib work D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v -lib work D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_pll.v -lib work D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\POKEY_Top.v 
rc:0 success:1 runtime:2
file:D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_comp.srs|io:o|time:1728773273|size:55953|exec:0
file:D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synlog\Prototype2_compiler.srr|io:o|time:1728773273|size:12595|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1728675191|size:224837|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\AUDCTL_reg.v|io:i|time:1726987309|size:911|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IO_core.v|io:i|time:1726523264|size:4006|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IRQ_core.v|io:i|time:1727579210|size:1991|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_PLA.v|io:i|time:1723091541|size:849|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_core.v|io:i|time:1727803420|size:5831|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\POT_core.v|io:i|time:1725350280|size:3938|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SERIN_PLA.v|io:i|time:1723057689|size:835|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SEROUT_PLA.v|io:i|time:1723088374|size:623|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SER_core.v|io:i|time:1728771924|size:9154|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKCTLS_reg.v|io:i|time:1726625131|size:502|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKSTAT_reg.v|io:i|time:1727549115|size:1303|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control.v|io:i|time:1727225001|size:1954|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control_hp.v|io:i|time:1727226677|size:2184|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cel11.v|io:i|time:1723399206|size:404|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell15.v|io:i|time:1725927135|size:656|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell16.v|io:i|time:1725927238|size:638|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell17.v|io:i|time:1726859996|size:561|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell20.v|io:i|time:1726379594|size:783|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell23.v|io:i|time:1725343121|size:632|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24.v|io:i|time:1726356055|size:750|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24option1.v|io:i|time:1726356457|size:762|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell25.v|io:i|time:1726859875|size:494|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2p.v|io:i|time:1725824548|size:606|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2pr.v|io:i|time:1726859490|size:617|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2r.v|io:i|time:1727038859|size:562|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell3.v|io:i|time:1725826842|size:709|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell4.v|io:i|time:1727576584|size:521|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell6.v|io:i|time:1725827035|size:709|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\clock_gen_core.v|io:i|time:1728771756|size:3341|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\freq_control.v|io:i|time:1727582085|size:6565|exec:0
file:D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v|io:i|time:1727037617|size:3709|exec:0
file:D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_pll.v|io:i|time:1728770019|size:1622|exec:0
file:D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\POKEY_Top.v|io:i|time:1728773269|size:7030|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\c_hdl.exe|io:i|time:1728675186|size:1338368|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe|io:i|time:1728675188|size:1754112|exec:1
