<div id="pf1a5" class="pf w0 h0" data-page-no="1a5"><div class="pc pc1a5 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1a5.png"/><div class="c x4f y2515 w46 hfb"><div class="t m0 xec hfc y2516 ff9 fs2 fc0 sc0 ls0 ws0">Program flash<span class="_ _b5"></span><span class="ff3"> </span></div><div class="t m0 x15a hfc y2517 ff9 fs2 fc0 sc0 ls0">0</div><div class="t m0 xa6 h27 y2518 ff3 fsa fc0 sc0 ls0 ws0">To MCU&apos;s<span class="_ _1d4"></span><span class="fs2"> </span></div><div class="t m0 xcb hfd y2519 ff3 fsa fc0 sc0 ls0 ws0">flash controller</div><div class="t m0 x36 hfd y251a ff3 fsa fc0 sc0 ls0">Interrupt</div><div class="t m0 xa9 h27 y251b ff3 fsa fc0 sc0 ls0 ws34c">Control<span class="fs2 ws0"> </span></div><div class="t m0 x92 hfd y251c ff3 fsa fc0 sc0 ls0">registers</div><div class="t m0 xbe h27 y251d ff3 fsa fc0 sc0 ls0 ws34c">Status<span class="_ _b5"></span><span class="fs2 ws0"> </span></div><div class="t m0 x92 hfd y251e ff3 fsa fc0 sc0 ls0">registers</div><div class="t m0 x0 hfd y251f ff3 fsa fc0 sc0 ls0 ws0">Register access</div><div class="t m0 x19 hfd y2520 ff3 fsa fc0 sc0 ls0 ws0">Memory controller</div></div><div class="t m0 x1c h9 y2521 ff1 fs2 fc0 sc0 ls0 ws0">Figure 27-1. Flash Block Diagram</div><div class="t m0 x9 he y2522 ff1 fs1 fc0 sc0 ls0 ws18f">27.1.3 Glossary</div><div class="t m0 x9 hfe y2523 ff9 fs5 fc0 sc0 ls0 ws0">Command write sequence<span class="ff3"> — A series of MCU writes to the flash FCCOB register</span></div><div class="t m0 x9 hf y2524 ff3 fs5 fc0 sc0 ls0 ws0">group that initiates and controls the execution of flash algorithms that are built into the</div><div class="t m0 x9 hf y2525 ff3 fs5 fc0 sc0 ls0 ws0">flash memory module.</div><div class="t m0 x9 hfe y2526 ff9 fs5 fc0 sc0 ls0 ws1a6">Endurance<span class="ff3 ws0"> — The number of times that a flash memory location can be erased and</span></div><div class="t m0 x9 hf y2527 ff3 fs5 fc0 sc0 ls0">reprogrammed.</div><div class="t m0 x9 hfe y2528 ff9 fs5 fc0 sc0 ls0 ws0">FCCOB (Flash Common Command Object)<span class="ff3"> — A group of flash registers that are used</span></div><div class="t m0 x9 hf y2529 ff3 fs5 fc0 sc0 ls0 ws0">to pass command, address, data, and any associated parameters to the memory controller</div><div class="t m0 x9 hf y252a ff3 fs5 fc0 sc0 ls0 ws0">in the flash memory module.</div><div class="t m0 x9 hfe y252b ff9 fs5 fc0 sc0 ls0 ws0">Flash block<span class="ff3"> — A macro within the flash memory module which provides the nonvolatile</span></div><div class="t m0 x9 hf y252c ff3 fs5 fc0 sc0 ls0 ws0">memory storage.</div><div class="t m0 x9 hfe y252d ff9 fs5 fc0 sc0 ls0 ws0">Flash Memory Module<span class="ff3"> — All flash blocks plus a flash management unit providing</span></div><div class="t m0 x9 hf y252e ff3 fs5 fc0 sc0 ls0 ws0">high-level control and an interface to MCU buses.</div><div class="t m0 x9 hfe y252f ff9 fs5 fc0 sc0 ls0 ws1a6">IFR<span class="ff3 ws0"> — Nonvolatile information register found in each flash block, separate from the</span></div><div class="t m0 x9 hf y2530 ff3 fs5 fc0 sc0 ls0 ws0">main memory array.</div><div class="t m0 x9 hfe y2531 ff9 fs5 fc0 sc0 ls0 ws1a6">NVM<span class="ff3 ws0"> — Nonvolatile memory. A memory technology that maintains stored data during</span></div><div class="t m0 x9 hf y2532 ff3 fs5 fc0 sc0 ls0 ws0">power-off. The flash array is an NVM using NOR-type flash memory technology.</div><div class="t m0 x9 hfe y2533 ff9 fs5 fc0 sc0 ls0 ws0">NVM Normal Mode<span class="ff3"> — An NVM mode that provides basic user access to flash memory</span></div><div class="t m0 x9 hf y2534 ff3 fs5 fc0 sc0 ls0 ws0">module resources. The CPU or other bus masters initiate flash program and erase</div><div class="t m0 x9 hf y2535 ff3 fs5 fc0 sc0 ls0 ws0">operations (or other flash commands) using writes to the FCCOB register group in the</div><div class="t m0 x9 hf y2536 ff3 fs5 fc0 sc0 ls0 ws0">flash memory module.</div><div class="t m0 x150 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 27 Flash Memory Module (FTFA)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>421</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
