$date
	Thu May 25 16:56:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module chat $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 4 % count [3:0] $end
$var reg 1 ! out $end
$var reg 1 & val $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b1111 %
1$
1#
0"
1!
$end
#5
1"
#10
0!
b1110 %
0"
0$
#15
1"
#20
b1101 %
0"
0#
#25
1"
#30
b1100 %
0"
1#
#35
1"
#40
b1011 %
0"
0#
#45
1"
#50
b1010 %
0"
1#
#55
1"
#60
b1001 %
0"
#65
1"
#70
b1000 %
0"
#75
1"
#80
b111 %
0"
0#
#85
1"
#90
b110 %
0"
1#
#95
1"
#100
b101 %
0"
#105
1"
#110
b100 %
0"
#115
1"
#120
b11 %
0"
0#
#125
1"
#130
b10 %
0"
1#
#135
1"
#140
b1 %
0"
#145
1"
#150
1!
b0 %
0"
#155
1"
#160
0!
0"
0#
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
b1111 %
1!
0"
1$
1#
#235
1"
#240
0!
b1110 %
0"
0$
#245
1"
#250
b1101 %
0"
#255
1"
#260
b1100 %
0"
#265
1"
#270
b1011 %
0"
0#
#275
1"
#280
b1010 %
0"
#285
1"
#290
b1001 %
0"
1#
#295
1"
#300
b1000 %
0"
0#
#305
1"
#310
b111 %
0"
