<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 1]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [NysX: An Accurate and Energy-Efficient FPGA Accelerator for Hyperdimensional Graph Classification at the Edge](https://arxiv.org/abs/2512.08089)
*Jebacyril Arockiaraj,Dhruv Parikh,Viktor Prasanna*

Main category: cs.AR

TL;DR: NysX：首个用于边缘设备上基于Nyström的HDC图分类的端到端FPGA加速器，通过混合地标选择、流式架构、完美哈希查找和稀疏感知SpMV引擎等优化，在ZCU104 FPGA上实现6.85倍速度提升和169倍能效提升。


<details>
  <summary>Details</summary>
Motivation: 边缘设备上实时、高能效的图分类推理需求日益增长。基于Nyström核近似的HDC方法在边缘加速面临四大挑战：均匀采样的地标样本冗余、片上内存有限下的投影矩阵存储、昂贵且易冲突的码本查找、以及稀疏SpMV的负载不均衡。

Method: 提出NysX加速器，包含四项关键优化：1) 混合地标选择策略（均匀采样+DPPs）减少冗余；2) 流式Nyström投影矩阵架构最大化内存带宽利用率；3) 最小完美哈希查找引擎实现O(1)键值映射；4) 稀疏感知SpMV引擎配合静态负载均衡。

Result: 在AMD Zynq UltraScale+ (ZCU104) FPGA上实现，相比优化CPU基准获得6.85倍加速和169倍能效提升，相比GPU基准获得4.32倍加速和314倍能效提升，在TUDataset基准测试中平均分类准确率提升3.4%。

Conclusion: NysX成功解决了Nyström-based HDC图分类在边缘加速中的关键挑战，实现了实时、高能效的推理，为资源受限的边缘平台提供了有效的解决方案。

Abstract: Real-time, energy-efficient inference on edge devices is essential for graph classification across a range of applications. Hyperdimensional Computing (HDC) is a brain-inspired computing paradigm that encodes input features into low-precision, high-dimensional vectors with simple element-wise operations, making it well-suited for resource-constrained edge platforms. Recent work enhances HDC accuracy for graph classification via Nyström kernel approximations. Edge acceleration of such methods faces several challenges: (i) redundancy among (landmark) samples selected via uniform sampling, (ii) storing the Nyström projection matrix under limited on-chip memory, (iii) expensive, contention-prone codebook lookups, and (iv) load imbalance due to irregular sparsity in SpMV. To address these challenges, we propose NysX, the first end-to-end FPGA accelerator for Nyström-based HDC graph classification at the edge. NysX integrates four key optimizations: (i) a hybrid landmark selection strategy combining uniform sampling with determinantal point processes (DPPs) to reduce redundancy while improving accuracy; (ii) a streaming architecture for Nyström projection matrix maximizing external memory bandwidth utilization; (iii) a minimal-perfect-hash lookup engine enabling $O(1)$ key-to-index mapping with low on-chip memory overhead; and (iv) sparsity-aware SpMV engines with static load balancing. Together, these innovations enable real-time, energy-efficient inference on resource-constrained platforms. Implemented on an AMD Zynq UltraScale+ (ZCU104) FPGA, NysX achieves $6.85\times$ ($4.32\times$) speedup and $169\times$ ($314\times$) energy efficiency gains over optimized CPU (GPU) baselines, while improving classification accuracy by $3.4\%$ on average across TUDataset benchmarks, a widely used standard for graph classification.

</details>
