<pragmas>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="567" pragmaType="inline" parentfunction="_ZN8ssdm_intILi3ELb0EEC2EDq3_j" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="106" pragmaType="dataflow" parentfunction="v_vscaler" disable_start_propagation="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="66" pragmaType="interface" parentfunction="v_vscaler" mode="axis" port="s_axis_video" register="1" register_mode="both" name="" depth="-1"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="67" pragmaType="interface" parentfunction="v_vscaler" mode="axis" port="m_axis_video" register="1" register_mode="both" name="" depth="-1"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="69" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="71" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="vfltCoeff" bundle="CTRL" offset="2048" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="73" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="HeightIn" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="74" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="Width" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="75" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="HeightOut" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="76" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="LineRate" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="77" pragmaType="interface" parentfunction="v_vscaler" mode="s_axilite" port="ColorMode" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="79" pragmaType="stable" parentfunction="v_vscaler" variable="HeightIn"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="80" pragmaType="stable" parentfunction="v_vscaler" variable="Width"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="81" pragmaType="stable" parentfunction="v_vscaler" variable="HeightOut"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="82" pragmaType="stable" parentfunction="v_vscaler" variable="LineRate"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="83" pragmaType="stable" parentfunction="v_vscaler" variable="ColorMode"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="85" pragmaType="bind_storage" parentfunction="v_vscaler" op="666" impl="18" latency="-1" variable="vfltCoeff"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="107" pragmaType="stream" parentfunction="v_vscaler" depth="16" type="fifo" variable="SrcYUV"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="108" pragmaType="stream" parentfunction="v_vscaler" depth="16" type="fifo" variable="SrcYUV422"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="109" pragmaType="stream" parentfunction="v_vscaler" depth="16" type="fifo" variable="OutYUV"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="110" pragmaType="stream" parentfunction="v_vscaler" depth="16" type="fifo" variable="OutYUV420"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="103" pragmaType="inline" parentfunction="hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="255" pragmaType="pipeline" parentfunction="vscale_core_polyphase" off="0" ii="-1" rewind="0" style=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="254" pragmaType="loop_flatten" parentfunction="vscale_core_polyphase" off="1"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="175" pragmaType="bind_storage" parentfunction="vscale_core_polyphase" op="666" impl="19" latency="-1" variable="FiltCoeff"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="187" pragmaType="array_partition" parentfunction="vscale_core_polyphase" dim="0" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="188" pragmaType="array_partition" parentfunction="vscale_core_polyphase" dim="0" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="189" pragmaType="array_partition" parentfunction="vscale_core_polyphase" dim="0" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="190" pragmaType="array_partition" parentfunction="vscale_core_polyphase" dim="2" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h" line="183" pragmaType="inline" parentfunction="hls::Scalar<3, ap_uint<8> >::Scalar()" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h" line="184" pragmaType="array_partition" parentfunction="hls::Scalar<3, ap_uint<8> >::Scalar()" dim="1" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="230" pragmaType="inline" parentfunction="ap_uint<8>::ap_uint()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/utils/x_hls_utils.h" line="252" pragmaType="inline" parentfunction="reg" off="1" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/utils/x_hls_utils.h" line="250" pragmaType="pipeline" parentfunction="reg" off="0" ii="1" style=""/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/utils/x_hls_utils.h" line="251" pragmaType="latency" parentfunction="reg" min="1" max="1"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="262" pragmaType="inline" parentfunction="hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<5>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<1>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="124" pragmaType="inline" parentfunction="hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<24>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="587" pragmaType="inline" parentfunction="ap_int_base<5, false>::operator unsigned long long() const" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1130" pragmaType="inline" parentfunction="ap_int_base<24, false>::operator()(int, int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<3>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="302" pragmaType="inline" parentfunction="write" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="122" pragmaType="inline" parentfunction="get_user_ptr" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="126" pragmaType="inline" parentfunction="get_id_ptr" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="130" pragmaType="inline" parentfunction="get_dest_ptr" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<3, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<24, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="567" pragmaType="inline" parentfunction="_ZN8ssdm_intILi24ELb0EEC2EDq24_j" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1091" pragmaType="inline" parentfunction="range" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h" line="349" pragmaType="inline" parentfunction="ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<24, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="144" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<1, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="567" pragmaType="inline" parentfunction="_ZN8ssdm_intILi1ELb0EEC2EDq1_j" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<5, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="567" pragmaType="inline" parentfunction="_ZN8ssdm_intILi5ELb0EEC2EDq5_j" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="230" pragmaType="inline" parentfunction="ap_uint<24>::ap_uint()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="230" pragmaType="inline" parentfunction="ap_uint<3>::ap_uint()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="230" pragmaType="inline" parentfunction="ap_uint<1>::ap_uint()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="221" pragmaType="inline" parentfunction="ap_int_base<1, false>::ap_int_base()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="0" pragmaType="inline" parentfunction="ssdm_int<3, false>::ssdm_int()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="221" pragmaType="inline" parentfunction="ap_int_base<3, false>::ap_int_base()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="0" pragmaType="inline" parentfunction="ssdm_int<24, false>::ssdm_int()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="221" pragmaType="inline" parentfunction="ap_int_base<24, false>::ap_int_base()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="0" pragmaType="inline" parentfunction="ssdm_int<8, false>::ssdm_int()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="221" pragmaType="inline" parentfunction="ap_int_base<8, false>::ap_int_base()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="624" pragmaType="inline" parentfunction="hls::LineBuffer<6, 1920, ap_uint<24>, 0>::LineBuffer()" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="625" pragmaType="array_partition" parentfunction="hls::LineBuffer<6, 1920, ap_uint<24>, 0>::LineBuffer()" dim="1" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="626" pragmaType="dependence" parentfunction="hls::LineBuffer<6, 1920, ap_uint<24>, 0>::LineBuffer()" class="" direction="NODIR" type="inter" distance="0" variable="val11"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="627" pragmaType="dependence" parentfunction="hls::LineBuffer<6, 1920, ap_uint<24>, 0>::LineBuffer()" class="" direction="NODIR" type="intra" distance="0" variable="val12"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="834" pragmaType="inline" parentfunction="getval" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="266" pragmaType="inline" parentfunction="ap_uint<8>::ap_uint<24, false>(ap_range_ref<24, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="873" pragmaType="inline" parentfunction="insert_bottom" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="336" pragmaType="inline" parentfunction="vscale_polyphase" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="342" pragmaType="express_balance" parentfunction="vscale_polyphase" off="1"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="128" pragmaType="inline" parentfunction="hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="173" pragmaType="inline" parentfunction="write" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1677" pragmaType="inline" parentfunction="ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="587" pragmaType="inline" parentfunction="ap_int_base<24, true>::operator long long() const" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<8>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<8, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="567" pragmaType="inline" parentfunction="ssdm_int<8, false>::ssdm_int(unsigned char)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="258" pragmaType="inline" parentfunction="ap_int_base<16, true>::ap_int_base(short)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1540" pragmaType="inline" parentfunction="ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<24, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<24, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<24, true>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="145" pragmaType="inline" parentfunction="ap_int<24>::ap_int<24, true>(ap_int_base<24, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="559" pragmaType="inline" parentfunction="_ZN8ssdm_intILi24ELb1EEC2EDq24_i" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="559" pragmaType="inline" parentfunction="ssdm_int<16, true>::ssdm_int(short)" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h" line="789" pragmaType="inline" parentfunction="insert_top_row" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="403" pragmaType="inline" parentfunction="ap_int_base<8, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h" line="672" pragmaType="inline" parentfunction="get" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="260" pragmaType="inline" parentfunction="hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="598" pragmaType="inline" parentfunction="to_int" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1834" pragmaType="inline" parentfunction="bool operator<<5, false>(ap_int_base<5, false> const&, int)" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h" line="70" pragmaType="inline" parentfunction="AXIGetBitFields" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1679" pragmaType="inline" parentfunction="ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="587" pragmaType="inline" parentfunction="ap_int_base<33, true>::operator long long() const" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1679" pragmaType="inline" parentfunction="ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="587" pragmaType="inline" parentfunction="ap_int_base<65, true>::operator long long() const" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="300" pragmaType="inline" parentfunction="ap_uint<5>::ap_uint<5, false>(ap_int_base<5, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<32, true>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1540" pragmaType="inline" parentfunction="ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<65, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<65, true>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="145" pragmaType="inline" parentfunction="ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="559" pragmaType="inline" parentfunction="_ZN8ssdm_intILi65ELb1EEC2EDq65_i" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="559" pragmaType="inline" parentfunction="ssdm_int<32, true>::ssdm_int(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1541" pragmaType="inline" parentfunction="ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<33, true>::ap_int_base<5, false>(ap_int_base<5, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="231" pragmaType="inline" parentfunction="ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<33, true>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h" line="145" pragmaType="inline" parentfunction="ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="559" pragmaType="inline" parentfunction="_ZN8ssdm_intILi33ELb1EEC2EDq33_i" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h" line="47" pragmaType="inline" parentfunction="AXIGetBitFields" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="1072" pragmaType="inline" parentfunction="bool ap_int_base<5, false>::operator<<32, true>(ap_int_base<32, true> const&) const" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h" line="281" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h" line="0" pragmaType="inline" parentfunction="ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="ap_int_base<5, false>& ap_int_base<5, false>::operator+=<1, false>(ap_int_base<1, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_common.h" line="0" pragmaType="inline" parentfunction="ssdm_int<1, false>::ssdm_int()" off="0" region="0" recursive="0"/>
<pragma file="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h" line="0" pragmaType="inline" parentfunction="ap_int_base<5, false>::operator++(int)" off="0" region="0" recursive="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="769" pragmaType="loop_tripcount" parentfunction="AXIvideo2MultiPixStream" min="0" max="2160" avg="1080"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="775" pragmaType="pipeline" parentfunction="AXIvideo2MultiPixStream" off="0" ii="1" rewind="0" style=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="774" pragmaType="loop_flatten" parentfunction="AXIvideo2MultiPixStream" off="1"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="819" pragmaType="pipeline" parentfunction="AXIvideo2MultiPixStream" off="0" ii="1" rewind="0" style=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="820" pragmaType="loop_tripcount" parentfunction="AXIvideo2MultiPixStream" min="0" max="0" avg="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="761" pragmaType="pipeline" parentfunction="AXIvideo2MultiPixStream" off="0" ii="1" rewind="0" style=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="762" pragmaType="loop_tripcount" parentfunction="AXIvideo2MultiPixStream" min="0" max="0" avg="0"/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="796" pragmaType="array_partition" parentfunction="AXIvideo2MultiPixStream" dim="0" factor="0" mode="complete" dynamic="0" variable=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="898" pragmaType="pipeline" parentfunction="MultiPixStream2AXIvideo" off="0" ii="1" rewind="0" style=""/>
<pragma file="/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp" line="897" pragmaType="loop_flatten" parentfunction="MultiPixStream2AXIvideo" off="1"/>
</pragmas>
