digraph " test with simple recursion" {
rankdir = LR
"__input__\nINPUT" -> "z1_1_0\nINPUT";
"__input__\nINPUT" -> "z1_0_0\nINPUT";
"__input__\nINPUT" -> "x\nINPUT";
"y\nAND" -> "__output__\nOUTPUT";
"x\nINPUT" -> "y\nAND";
"z1_0_0\nINPUT" -> "y\nAND";
"z_0\nAND" -> "z_1\nNOT";
"y\nAND" -> "z_0\nAND";
"z1_1_0\nINPUT" -> "z_0\nAND";
"__input__\nINPUT" -> "x_0\nINPUT";
"y_0\nAND" -> "__output__\nOUTPUT";
"x_0\nINPUT" -> "y_0\nAND";
"z_0\nAND" -> "y_0\nAND";
"z_0_0\nAND" -> "z_1_0\nNOT";
"y_0\nAND" -> "z_0_0\nAND";
"z_1\nNOT" -> "z_0_0\nAND";
"__input__\nINPUT" -> "x_1\nINPUT";
"y_1\nAND" -> "__output__\nOUTPUT";
"x_1\nINPUT" -> "y_1\nAND";
"z_0_0\nAND" -> "y_1\nAND";
"z_0_1\nAND" -> "z_1_1\nNOT";
"y_1\nAND" -> "z_0_1\nAND";
"z_1_0\nNOT" -> "z_0_1\nAND";
"__input__\nINPUT" -> "x_2\nINPUT";
"y_2\nAND" -> "__output__\nOUTPUT";
"x_2\nINPUT" -> "y_2\nAND";
"z_0_1\nAND" -> "y_2\nAND";
"z_0_2\nAND" -> "z_1_2\nNOT";
"y_2\nAND" -> "z_0_2\nAND";
"z_1_1\nNOT" -> "z_0_2\nAND";
"__input__\nINPUT" -> "x_3\nINPUT";
"y_3\nAND" -> "__output__\nOUTPUT";
"x_3\nINPUT" -> "y_3\nAND";
"z_0_2\nAND" -> "y_3\nAND";
"z_0_3\nAND" -> "z_1_3\nNOT";
"y_3\nAND" -> "z_0_3\nAND";
"z_1_2\nNOT" -> "z_0_3\nAND";
"__input__\nINPUT" -> "x_4\nINPUT";
"y_4\nAND" -> "__output__\nOUTPUT";
"x_4\nINPUT" -> "y_4\nAND";
"z_0_3\nAND" -> "y_4\nAND";
"z_0_4\nAND" -> "z_1_4\nNOT";
"y_4\nAND" -> "z_0_4\nAND";
"z_1_3\nNOT" -> "z_0_4\nAND";
"__input__\nINPUT" -> "x_5\nINPUT";
"y_5\nAND" -> "__output__\nOUTPUT";
"x_5\nINPUT" -> "y_5\nAND";
"z_0_4\nAND" -> "y_5\nAND";
"z_0_5\nAND" -> "z_1_5\nNOT";
"y_5\nAND" -> "z_0_5\nAND";
"z_1_4\nNOT" -> "z_0_5\nAND";
"__input__\nINPUT" -> "x_6\nINPUT";
"y_6\nAND" -> "__output__\nOUTPUT";
"x_6\nINPUT" -> "y_6\nAND";
"z_0_5\nAND" -> "y_6\nAND";
"z_0_6\nAND" -> "z_1_6\nNOT";
"y_6\nAND" -> "z_0_6\nAND";
"z_1_5\nNOT" -> "z_0_6\nAND";
"__input__\nINPUT" -> "x_7\nINPUT";
"y_7\nAND" -> "__output__\nOUTPUT";
"x_7\nINPUT" -> "y_7\nAND";
"z_0_6\nAND" -> "y_7\nAND";
"z_0_7\nAND" -> "z_1_7\nNOT";
"y_7\nAND" -> "z_0_7\nAND";
"z_1_6\nNOT" -> "z_0_7\nAND";
"__input__\nINPUT" -> "x_8\nINPUT";
"y_8\nAND" -> "__output__\nOUTPUT";
"x_8\nINPUT" -> "y_8\nAND";
"z_0_7\nAND" -> "y_8\nAND";
"z_0_8\nAND" -> "z_1_8\nNOT";
"y_8\nAND" -> "z_0_8\nAND";
"z_1_7\nNOT" -> "z_0_8\nAND";
"__input__\nINPUT" -> "x_9\nINPUT";
"y_9\nAND" -> "__output__\nOUTPUT";
"x_9\nINPUT" -> "y_9\nAND";
"z_0_8\nAND" -> "y_9\nAND";
"z_0_9\nAND" -> "z_1_9\nNOT";
"y_9\nAND" -> "z_0_9\nAND";
"z_1_8\nNOT" -> "z_0_9\nAND";
"__input__\nINPUT" -> "x_10\nINPUT";
"y_10\nAND" -> "__output__\nOUTPUT";
"x_10\nINPUT" -> "y_10\nAND";
"z_0_9\nAND" -> "y_10\nAND";
"z_0_10\nAND" -> "z_1_10\nNOT";
"y_10\nAND" -> "z_0_10\nAND";
"z_1_9\nNOT" -> "z_0_10\nAND";
"__input__\nINPUT" -> "x_11\nINPUT";
"y_11\nAND" -> "__output__\nOUTPUT";
"x_11\nINPUT" -> "y_11\nAND";
"z_0_10\nAND" -> "y_11\nAND";
"z_0_11\nAND" -> "z_1_11\nNOT";
"y_11\nAND" -> "z_0_11\nAND";
"z_1_10\nNOT" -> "z_0_11\nAND";
"__input__\nINPUT" -> "x_12\nINPUT";
"y_12\nAND" -> "__output__\nOUTPUT";
"x_12\nINPUT" -> "y_12\nAND";
"z_0_11\nAND" -> "y_12\nAND";
"z_0_12\nAND" -> "z_1_12\nNOT";
"y_12\nAND" -> "z_0_12\nAND";
"z_1_11\nNOT" -> "z_0_12\nAND";
"__input__\nINPUT" -> "x_13\nINPUT";
"y_13\nAND" -> "__output__\nOUTPUT";
"x_13\nINPUT" -> "y_13\nAND";
"z_0_12\nAND" -> "y_13\nAND";
"z_0_13\nAND" -> "z_1_13\nNOT";
"y_13\nAND" -> "z_0_13\nAND";
"z_1_12\nNOT" -> "z_0_13\nAND";
"__input__\nINPUT" -> "x_14\nINPUT";
"y_14\nAND" -> "__output__\nOUTPUT";
"x_14\nINPUT" -> "y_14\nAND";
"z_0_13\nAND" -> "y_14\nAND";
"z_0_14\nAND" -> "z_1_14\nNOT";
"y_14\nAND" -> "z_0_14\nAND";
"z_1_13\nNOT" -> "z_0_14\nAND";
"__input__\nINPUT" -> "x_15\nINPUT";
"y_15\nAND" -> "__output__\nOUTPUT";
"x_15\nINPUT" -> "y_15\nAND";
"z_0_14\nAND" -> "y_15\nAND";
"z_0_15\nAND" -> "z_1_15\nNOT";
"y_15\nAND" -> "z_0_15\nAND";
"z_1_14\nNOT" -> "z_0_15\nAND";
"__input__\nINPUT" -> "x_16\nINPUT";
"y_16\nAND" -> "__output__\nOUTPUT";
"x_16\nINPUT" -> "y_16\nAND";
"z_0_15\nAND" -> "y_16\nAND";
"z_0_16\nAND" -> "z_1_16\nNOT";
"y_16\nAND" -> "z_0_16\nAND";
"z_1_15\nNOT" -> "z_0_16\nAND";
"__input__\nINPUT" -> "x_17\nINPUT";
"y_17\nAND" -> "__output__\nOUTPUT";
"x_17\nINPUT" -> "y_17\nAND";
"z_0_16\nAND" -> "y_17\nAND";
"z_0_17\nAND" -> "z_1_17\nNOT";
"y_17\nAND" -> "z_0_17\nAND";
"z_1_16\nNOT" -> "z_0_17\nAND";
"__input__\nINPUT" -> "x_18\nINPUT";
"y_18\nAND" -> "__output__\nOUTPUT";
"x_18\nINPUT" -> "y_18\nAND";
"z_0_17\nAND" -> "y_18\nAND";
"z_0_18\nAND" -> "z_1_18\nNOT";
"y_18\nAND" -> "z_0_18\nAND";
"z_1_17\nNOT" -> "z_0_18\nAND";
"__input__\nINPUT" -> "x_19\nINPUT";
"y_19\nAND" -> "__output__\nOUTPUT";
"x_19\nINPUT" -> "y_19\nAND";
"z_0_18\nAND" -> "y_19\nAND";
"z_0_19\nAND" -> "z_1_19\nNOT";
"y_19\nAND" -> "z_0_19\nAND";
"z_1_18\nNOT" -> "z_0_19\nAND";
"__input__\nINPUT" -> "x_20\nINPUT";
"y_20\nAND" -> "__output__\nOUTPUT";
"x_20\nINPUT" -> "y_20\nAND";
"z_0_19\nAND" -> "y_20\nAND";
"z_0_20\nAND" -> "z_1_20\nNOT";
"y_20\nAND" -> "z_0_20\nAND";
"z_1_19\nNOT" -> "z_0_20\nAND";
"__input__\nINPUT" -> "x_21\nINPUT";
"y_21\nAND" -> "__output__\nOUTPUT";
"x_21\nINPUT" -> "y_21\nAND";
"z_0_20\nAND" -> "y_21\nAND";
"z_0_21\nAND" -> "z_1_21\nNOT";
"y_21\nAND" -> "z_0_21\nAND";
"z_1_20\nNOT" -> "z_0_21\nAND";
"__input__\nINPUT" -> "x_22\nINPUT";
"y_22\nAND" -> "__output__\nOUTPUT";
"x_22\nINPUT" -> "y_22\nAND";
"z_0_21\nAND" -> "y_22\nAND";
"z_0_22\nAND" -> "z_1_22\nNOT";
"y_22\nAND" -> "z_0_22\nAND";
"z_1_21\nNOT" -> "z_0_22\nAND";
"__input__\nINPUT" -> "x_23\nINPUT";
"y_23\nAND" -> "__output__\nOUTPUT";
"x_23\nINPUT" -> "y_23\nAND";
"z_0_22\nAND" -> "y_23\nAND";
"z_0_23\nAND" -> "z_1_23\nNOT";
"y_23\nAND" -> "z_0_23\nAND";
"z_1_22\nNOT" -> "z_0_23\nAND";
"__input__\nINPUT" -> "x_24\nINPUT";
"y_24\nAND" -> "__output__\nOUTPUT";
"x_24\nINPUT" -> "y_24\nAND";
"z_0_23\nAND" -> "y_24\nAND";
"z_0_24\nAND" -> "z_1_24\nNOT";
"y_24\nAND" -> "z_0_24\nAND";
"z_1_23\nNOT" -> "z_0_24\nAND";
"__input__\nINPUT" -> "x_25\nINPUT";
"y_25\nAND" -> "__output__\nOUTPUT";
"x_25\nINPUT" -> "y_25\nAND";
"z_0_24\nAND" -> "y_25\nAND";
"z_0_25\nAND" -> "z_1_25\nNOT";
"y_25\nAND" -> "z_0_25\nAND";
"z_1_24\nNOT" -> "z_0_25\nAND";
"__input__\nINPUT" -> "x_26\nINPUT";
"y_26\nAND" -> "__output__\nOUTPUT";
"x_26\nINPUT" -> "y_26\nAND";
"z_0_25\nAND" -> "y_26\nAND";
"z_0_26\nAND" -> "z_1_26\nNOT";
"y_26\nAND" -> "z_0_26\nAND";
"z_1_25\nNOT" -> "z_0_26\nAND";
"__input__\nINPUT" -> "x_27\nINPUT";
"y_27\nAND" -> "__output__\nOUTPUT";
"x_27\nINPUT" -> "y_27\nAND";
"z_0_26\nAND" -> "y_27\nAND";
"z_0_27\nAND" -> "z_1_27\nNOT";
"y_27\nAND" -> "z_0_27\nAND";
"z_1_26\nNOT" -> "z_0_27\nAND";
"__input__\nINPUT" -> "x_28\nINPUT";
"y_28\nAND" -> "__output__\nOUTPUT";
"x_28\nINPUT" -> "y_28\nAND";
"z_0_27\nAND" -> "y_28\nAND";
"z_0_28\nAND" -> "z_1_28\nNOT";
"y_28\nAND" -> "z_0_28\nAND";
"z_1_27\nNOT" -> "z_0_28\nAND";
"__input__\nINPUT" -> "x_29\nINPUT";
"y_29\nAND" -> "__output__\nOUTPUT";
"x_29\nINPUT" -> "y_29\nAND";
"z_0_28\nAND" -> "y_29\nAND";
"z_0_29\nAND" -> "z_1_29\nNOT";
"y_29\nAND" -> "z_0_29\nAND";
"z_1_28\nNOT" -> "z_0_29\nAND";
"__input__\nINPUT" -> "x_30\nINPUT";
"y_30\nAND" -> "__output__\nOUTPUT";
"x_30\nINPUT" -> "y_30\nAND";
"z_0_29\nAND" -> "y_30\nAND";
"z_0_30\nAND" -> "z_1_30\nNOT";
"y_30\nAND" -> "z_0_30\nAND";
"z_1_29\nNOT" -> "z_0_30\nAND";
"__input__\nINPUT" -> "x_31\nINPUT";
"y_31\nAND" -> "__output__\nOUTPUT";
"x_31\nINPUT" -> "y_31\nAND";
"z_0_30\nAND" -> "y_31\nAND";
"z_0_31\nAND" -> "z_1_31\nNOT";
"y_31\nAND" -> "z_0_31\nAND";
"z_1_30\nNOT" -> "z_0_31\nAND";
"__input__\nINPUT" -> "x_32\nINPUT";
"y_32\nAND" -> "__output__\nOUTPUT";
"x_32\nINPUT" -> "y_32\nAND";
"z_0_31\nAND" -> "y_32\nAND";
"z_0_32\nAND" -> "z_1_32\nNOT";
"y_32\nAND" -> "z_0_32\nAND";
"z_1_31\nNOT" -> "z_0_32\nAND";
"__input__\nINPUT" -> "x_33\nINPUT";
"y_33\nAND" -> "__output__\nOUTPUT";
"x_33\nINPUT" -> "y_33\nAND";
"z_0_32\nAND" -> "y_33\nAND";
"z_0_33\nAND" -> "z_1_33\nNOT";
"y_33\nAND" -> "z_0_33\nAND";
"z_1_32\nNOT" -> "z_0_33\nAND";
"__input__\nINPUT" -> "x_34\nINPUT";
"y_34\nAND" -> "__output__\nOUTPUT";
"x_34\nINPUT" -> "y_34\nAND";
"z_0_33\nAND" -> "y_34\nAND";
"z_0_34\nAND" -> "z_1_34\nNOT";
"y_34\nAND" -> "z_0_34\nAND";
"z_1_33\nNOT" -> "z_0_34\nAND";
"__input__\nINPUT" -> "x_35\nINPUT";
"y_35\nAND" -> "__output__\nOUTPUT";
"x_35\nINPUT" -> "y_35\nAND";
"z_0_34\nAND" -> "y_35\nAND";
"z_0_35\nAND" -> "z_1_35\nNOT";
"y_35\nAND" -> "z_0_35\nAND";
"z_1_34\nNOT" -> "z_0_35\nAND";
"__input__\nINPUT" -> "x_36\nINPUT";
"y_36\nAND" -> "__output__\nOUTPUT";
"x_36\nINPUT" -> "y_36\nAND";
"z_0_35\nAND" -> "y_36\nAND";
"z_0_36\nAND" -> "z_1_36\nNOT";
"y_36\nAND" -> "z_0_36\nAND";
"z_1_35\nNOT" -> "z_0_36\nAND";
"__input__\nINPUT" -> "x_37\nINPUT";
"y_37\nAND" -> "__output__\nOUTPUT";
"x_37\nINPUT" -> "y_37\nAND";
"z_0_36\nAND" -> "y_37\nAND";
"z_0_37\nAND" -> "z_1_37\nNOT";
"y_37\nAND" -> "z_0_37\nAND";
"z_1_36\nNOT" -> "z_0_37\nAND";
"__input__\nINPUT" -> "x_38\nINPUT";
"y_38\nAND" -> "__output__\nOUTPUT";
"x_38\nINPUT" -> "y_38\nAND";
"z_0_37\nAND" -> "y_38\nAND";
"z_0_38\nAND" -> "z_1_38\nNOT";
"y_38\nAND" -> "z_0_38\nAND";
"z_1_37\nNOT" -> "z_0_38\nAND";
"__input__\nINPUT" -> "x_39\nINPUT";
"y_39\nAND" -> "__output__\nOUTPUT";
"x_39\nINPUT" -> "y_39\nAND";
"z_0_38\nAND" -> "y_39\nAND";
"z_0_39\nAND" -> "z_1_39\nNOT";
"y_39\nAND" -> "z_0_39\nAND";
"z_1_38\nNOT" -> "z_0_39\nAND";
"__input__\nINPUT" -> "x_40\nINPUT";
"y_40\nAND" -> "__output__\nOUTPUT";
"x_40\nINPUT" -> "y_40\nAND";
"z_0_39\nAND" -> "y_40\nAND";
"z_0_40\nAND" -> "z_1_40\nNOT";
"y_40\nAND" -> "z_0_40\nAND";
"z_1_39\nNOT" -> "z_0_40\nAND";
"__input__\nINPUT" -> "x_41\nINPUT";
"y_41\nAND" -> "__output__\nOUTPUT";
"x_41\nINPUT" -> "y_41\nAND";
"z_0_40\nAND" -> "y_41\nAND";
"z_0_41\nAND" -> "z_1_41\nNOT";
"y_41\nAND" -> "z_0_41\nAND";
"z_1_40\nNOT" -> "z_0_41\nAND";
"__input__\nINPUT" -> "x_42\nINPUT";
"y_42\nAND" -> "__output__\nOUTPUT";
"x_42\nINPUT" -> "y_42\nAND";
"z_0_41\nAND" -> "y_42\nAND";
"z_0_42\nAND" -> "z_1_42\nNOT";
"y_42\nAND" -> "z_0_42\nAND";
"z_1_41\nNOT" -> "z_0_42\nAND";
"__input__\nINPUT" -> "x_43\nINPUT";
"y_43\nAND" -> "__output__\nOUTPUT";
"x_43\nINPUT" -> "y_43\nAND";
"z_0_42\nAND" -> "y_43\nAND";
"z_0_43\nAND" -> "z_1_43\nNOT";
"y_43\nAND" -> "z_0_43\nAND";
"z_1_42\nNOT" -> "z_0_43\nAND";
"__input__\nINPUT" -> "x_44\nINPUT";
"y_44\nAND" -> "__output__\nOUTPUT";
"x_44\nINPUT" -> "y_44\nAND";
"z_0_43\nAND" -> "y_44\nAND";
"z_0_44\nAND" -> "z_1_44\nNOT";
"y_44\nAND" -> "z_0_44\nAND";
"z_1_43\nNOT" -> "z_0_44\nAND";
"__input__\nINPUT" -> "x_45\nINPUT";
"y_45\nAND" -> "__output__\nOUTPUT";
"x_45\nINPUT" -> "y_45\nAND";
"z_0_44\nAND" -> "y_45\nAND";
"z_0_45\nAND" -> "z_1_45\nNOT";
"y_45\nAND" -> "z_0_45\nAND";
"z_1_44\nNOT" -> "z_0_45\nAND";
"__input__\nINPUT" -> "x_46\nINPUT";
"y_46\nAND" -> "__output__\nOUTPUT";
"x_46\nINPUT" -> "y_46\nAND";
"z_0_45\nAND" -> "y_46\nAND";
"z_0_46\nAND" -> "z_1_46\nNOT";
"y_46\nAND" -> "z_0_46\nAND";
"z_1_45\nNOT" -> "z_0_46\nAND";
"__input__\nINPUT" -> "x_47\nINPUT";
"y_47\nAND" -> "__output__\nOUTPUT";
"x_47\nINPUT" -> "y_47\nAND";
"z_0_46\nAND" -> "y_47\nAND";
"z_0_47\nAND" -> "z_1_47\nNOT";
"y_47\nAND" -> "z_0_47\nAND";
"z_1_46\nNOT" -> "z_0_47\nAND";
"__input__\nINPUT" -> "x_48\nINPUT";
"y_48\nAND" -> "__output__\nOUTPUT";
"x_48\nINPUT" -> "y_48\nAND";
"z_0_47\nAND" -> "y_48\nAND";
"z_0_48\nAND" -> "z_1_48\nNOT";
"y_48\nAND" -> "z_0_48\nAND";
"z_1_47\nNOT" -> "z_0_48\nAND";
"__input__\nINPUT" -> "x_49\nINPUT";
"y_49\nAND" -> "__output__\nOUTPUT";
"x_49\nINPUT" -> "y_49\nAND";
"z_0_48\nAND" -> "y_49\nAND";
"z_0_49\nAND" -> "z_1_49\nNOT";
"y_49\nAND" -> "z_0_49\nAND";
"z_1_48\nNOT" -> "z_0_49\nAND";
"__input__\nINPUT" -> "x_50\nINPUT";
"y_50\nAND" -> "__output__\nOUTPUT";
"x_50\nINPUT" -> "y_50\nAND";
"z_0_49\nAND" -> "y_50\nAND";
"z_0_50\nAND" -> "z_1_50\nNOT";
"y_50\nAND" -> "z_0_50\nAND";
"z_1_49\nNOT" -> "z_0_50\nAND";
"__input__\nINPUT" -> "x_51\nINPUT";
"y_51\nAND" -> "__output__\nOUTPUT";
"x_51\nINPUT" -> "y_51\nAND";
"z_0_50\nAND" -> "y_51\nAND";
"z_0_51\nAND" -> "z_1_51\nNOT";
"y_51\nAND" -> "z_0_51\nAND";
"z_1_50\nNOT" -> "z_0_51\nAND";
"__input__\nINPUT" -> "x_52\nINPUT";
"y_52\nAND" -> "__output__\nOUTPUT";
"x_52\nINPUT" -> "y_52\nAND";
"z_0_51\nAND" -> "y_52\nAND";
"z_0_52\nAND" -> "z_1_52\nNOT";
"y_52\nAND" -> "z_0_52\nAND";
"z_1_51\nNOT" -> "z_0_52\nAND";
"__input__\nINPUT" -> "x_53\nINPUT";
"y_53\nAND" -> "__output__\nOUTPUT";
"x_53\nINPUT" -> "y_53\nAND";
"z_0_52\nAND" -> "y_53\nAND";
"z_0_53\nAND" -> "z_1_53\nNOT";
"y_53\nAND" -> "z_0_53\nAND";
"z_1_52\nNOT" -> "z_0_53\nAND";
"__input__\nINPUT" -> "x_54\nINPUT";
"y_54\nAND" -> "__output__\nOUTPUT";
"x_54\nINPUT" -> "y_54\nAND";
"z_0_53\nAND" -> "y_54\nAND";
"z_0_54\nAND" -> "z_1_54\nNOT";
"y_54\nAND" -> "z_0_54\nAND";
"z_1_53\nNOT" -> "z_0_54\nAND";
"__input__\nINPUT" -> "x_55\nINPUT";
"y_55\nAND" -> "__output__\nOUTPUT";
"x_55\nINPUT" -> "y_55\nAND";
"z_0_54\nAND" -> "y_55\nAND";
"z_0_55\nAND" -> "z_1_55\nNOT";
"y_55\nAND" -> "z_0_55\nAND";
"z_1_54\nNOT" -> "z_0_55\nAND";
"__input__\nINPUT" -> "x_56\nINPUT";
"y_56\nAND" -> "__output__\nOUTPUT";
"x_56\nINPUT" -> "y_56\nAND";
"z_0_55\nAND" -> "y_56\nAND";
"z_0_56\nAND" -> "z_1_56\nNOT";
"y_56\nAND" -> "z_0_56\nAND";
"z_1_55\nNOT" -> "z_0_56\nAND";
"__input__\nINPUT" -> "x_57\nINPUT";
"y_57\nAND" -> "__output__\nOUTPUT";
"x_57\nINPUT" -> "y_57\nAND";
"z_0_56\nAND" -> "y_57\nAND";
"z_0_57\nAND" -> "z_1_57\nNOT";
"y_57\nAND" -> "z_0_57\nAND";
"z_1_56\nNOT" -> "z_0_57\nAND";
"__input__\nINPUT" -> "x_58\nINPUT";
"y_58\nAND" -> "__output__\nOUTPUT";
"x_58\nINPUT" -> "y_58\nAND";
"z_0_57\nAND" -> "y_58\nAND";
"z_0_58\nAND" -> "z_1_58\nNOT";
"y_58\nAND" -> "z_0_58\nAND";
"z_1_57\nNOT" -> "z_0_58\nAND";
"__input__\nINPUT" -> "x_59\nINPUT";
"y_59\nAND" -> "__output__\nOUTPUT";
"x_59\nINPUT" -> "y_59\nAND";
"z_0_58\nAND" -> "y_59\nAND";
"z_0_59\nAND" -> "z_1_59\nNOT";
"y_59\nAND" -> "z_0_59\nAND";
"z_1_58\nNOT" -> "z_0_59\nAND";
"__input__\nINPUT" -> "x_60\nINPUT";
"y_60\nAND" -> "__output__\nOUTPUT";
"x_60\nINPUT" -> "y_60\nAND";
"z_0_59\nAND" -> "y_60\nAND";
"z_0_60\nAND" -> "z_1_60\nNOT";
"y_60\nAND" -> "z_0_60\nAND";
"z_1_59\nNOT" -> "z_0_60\nAND";
"__input__\nINPUT" -> "x_61\nINPUT";
"y_61\nAND" -> "__output__\nOUTPUT";
"x_61\nINPUT" -> "y_61\nAND";
"z_0_60\nAND" -> "y_61\nAND";
"z_0_61\nAND" -> "z_1_61\nNOT";
"y_61\nAND" -> "z_0_61\nAND";
"z_1_60\nNOT" -> "z_0_61\nAND";
"__input__\nINPUT" -> "x_62\nINPUT";
"y_62\nAND" -> "__output__\nOUTPUT";
"x_62\nINPUT" -> "y_62\nAND";
"z_0_61\nAND" -> "y_62\nAND";
"z_1_62\nNOT" -> "__output__\nOUTPUT";
"z_0_62\nAND" -> "z_1_62\nNOT";
"y_62\nAND" -> "z_0_62\nAND";
"z_1_61\nNOT" -> "z_0_62\nAND";
"z_0_62\nAND" -> "__output__\nOUTPUT";
}