Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: RISC_Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISC_Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISC_Processor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : RISC_Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\decoder3_to_8.v" into library work
Parsing module <decoder3_to_8>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" into library work
Parsing module <alu16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\Integer_Datapath.v" into library work
Parsing module <Integer_Datapath>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" into library work
Parsing module <CU>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab8\RISC_Processor.v" into library work
Parsing module <RISC_Processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RISC_Processor>.

Elaborating module <CU>.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 102: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 114: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 117: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 141: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 145: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 146: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 153: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 157: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 158: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 165: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 169: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 170: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 177: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 181: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 182: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 189: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 193: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 194: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 201: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 205: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 206: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 213: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 217: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 218: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 225: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 229: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 230: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 237: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 241: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 242: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 249: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 253: Signal <N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 254: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 261: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 265: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 266: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 275: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 277: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 278: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 287: Signal <ps_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 289: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 290: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 299: Signal <ps_C> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 301: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 302: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 309: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 313: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 314: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 325: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v" Line 326: Signal <ps_N> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <CPU_EU>.

Elaborating module <Integer_Datapath>.

Elaborating module <register_file>.

Elaborating module <decoder3_to_8>.

Elaborating module <reg16>.

Elaborating module <alu16>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" Line 32: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v" Line 47: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v" Line 43: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <IR>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RISC_Processor>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\RISC_Processor.v".
    Summary:
	no macro.
Unit <RISC_Processor> synthesized.

Synthesizing Unit <CU>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\cu.v".
        RESET = 0
        FETCH = 1
        DECODE = 2
        ADD = 3
        SUB = 4
        CMP = 5
        MOV = 6
        INC = 7
        DEC = 8
        SHL = 9
        SHR = 10
        LOAD = 11
        STO = 12
        LDI = 13
        JE = 14
        JNE = 15
        JC = 16
        JMP = 17
        HALT = 18
        ILLEGAL_OP = 31
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ps_C>.
    Found 1-bit register for signal <ps_Z>.
    Found 1-bit register for signal <ps_N>.
    Found 32x16-bit Read Only RAM for signal <_n0199>
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S_Adr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <adr_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_inc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ir_ld>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rw_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_C>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ns_N>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred  37 Latch(s).
	inferred  39 Multiplexer(s).
Unit <CU> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\CPU_EU.v".
    Found 16-bit adder for signal <pc_add> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <Integer_Datapath>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Integer_Datapath.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Integer_Datapath> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Register_file.v".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <decoder3_to_8>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\decoder3_to_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder3_to_8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\Reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 40
    Found 1-bit tristate buffer for signal <DA<14>> created at line 40
    Found 1-bit tristate buffer for signal <DA<13>> created at line 40
    Found 1-bit tristate buffer for signal <DA<12>> created at line 40
    Found 1-bit tristate buffer for signal <DA<11>> created at line 40
    Found 1-bit tristate buffer for signal <DA<10>> created at line 40
    Found 1-bit tristate buffer for signal <DA<9>> created at line 40
    Found 1-bit tristate buffer for signal <DA<8>> created at line 40
    Found 1-bit tristate buffer for signal <DA<7>> created at line 40
    Found 1-bit tristate buffer for signal <DA<6>> created at line 40
    Found 1-bit tristate buffer for signal <DA<5>> created at line 40
    Found 1-bit tristate buffer for signal <DA<4>> created at line 40
    Found 1-bit tristate buffer for signal <DA<3>> created at line 40
    Found 1-bit tristate buffer for signal <DA<2>> created at line 40
    Found 1-bit tristate buffer for signal <DA<1>> created at line 40
    Found 1-bit tristate buffer for signal <DA<0>> created at line 40
    Found 1-bit tristate buffer for signal <DB<15>> created at line 41
    Found 1-bit tristate buffer for signal <DB<14>> created at line 41
    Found 1-bit tristate buffer for signal <DB<13>> created at line 41
    Found 1-bit tristate buffer for signal <DB<12>> created at line 41
    Found 1-bit tristate buffer for signal <DB<11>> created at line 41
    Found 1-bit tristate buffer for signal <DB<10>> created at line 41
    Found 1-bit tristate buffer for signal <DB<9>> created at line 41
    Found 1-bit tristate buffer for signal <DB<8>> created at line 41
    Found 1-bit tristate buffer for signal <DB<7>> created at line 41
    Found 1-bit tristate buffer for signal <DB<6>> created at line 41
    Found 1-bit tristate buffer for signal <DB<5>> created at line 41
    Found 1-bit tristate buffer for signal <DB<4>> created at line 41
    Found 1-bit tristate buffer for signal <DB<3>> created at line 41
    Found 1-bit tristate buffer for signal <DB<2>> created at line 41
    Found 1-bit tristate buffer for signal <DB<1>> created at line 41
    Found 1-bit tristate buffer for signal <DB<0>> created at line 41
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <alu16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\alu16.v".
    Found 17-bit subtractor for signal <GND_77_o_GND_77_o_sub_2_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_77_o_GND_77_o_sub_4_OUT> created at line 34.
    Found 17-bit adder for signal <n0033> created at line 31.
    Found 17-bit adder for signal <n0036> created at line 33.
    Found 17-bit subtractor for signal <GND_77_o_GND_77_o_sub_9_OUT> created at line 47.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 28.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu16> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\PC.v".
    Found 16-bit register for signal <pc_out>.
    Found 16-bit adder for signal <pc_out[15]_GND_78_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <IR>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab8\IR.v".
    Found 16-bit register for signal <ir_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
# Registers                                            : 14
 1-bit register                                        : 3
 16-bit register                                       : 10
 5-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CU>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
# Registers                                            : 168
 Flip-Flops                                            : 168
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alu_op_3> (without init value) has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit register_file: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <IR> ...

Optimizing unit <RISC_Processor> ...

Optimizing unit <register_file> ...

Optimizing unit <alu16> ...

Optimizing unit <PC> ...

Optimizing unit <CU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISC_Processor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 168
 Flip-Flops                                            : 168

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RISC_Processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 554
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 16
#      LUT3                        : 35
#      LUT4                        : 42
#      LUT5                        : 122
#      LUT6                        : 126
#      MUXCY                       : 94
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 204
#      FDC                         : 24
#      FDCE                        : 144
#      LD                          : 36
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 17
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             195  out of  126800     0%  
 Number of Slice LUTs:                  357  out of  63400     0%  
    Number used as Logic:               357  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    468
   Number with an unused Flip Flop:     273  out of    468    58%  
   Number with an unused LUT:           111  out of    468    23%  
   Number of fully used LUT-FF pairs:    84  out of    468    17%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    210    28%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+----------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)      | Load  |
---------------------------------------------------------+----------------------------+-------+
clk                                                      | BUFGP                      | 168   |
control_unit/Mram__n019915(control_unit/Mram__n0199151:O)| BUFG(*)(control_unit/pc_ld)| 36    |
---------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.700ns (Maximum Frequency: 212.745MHz)
   Minimum input arrival time before clock: 3.955ns
   Maximum output required time after clock: 4.306ns
   Maximum combinational path delay: 3.460ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.390ns (frequency: 227.801MHz)
  Total number of paths / destination ports: 81044 / 144
-------------------------------------------------------------------------
Delay:               4.390ns (Levels of Logic = 22)
  Source:            execution_unit/idp0/reg0/reg0/Dout_0 (FF)
  Destination:       execution_unit/pc0/pc_out_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: execution_unit/idp0/reg0/reg0/Dout_0 to execution_unit/pc0/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.698  execution_unit/idp0/reg0/reg0/Dout_0 (execution_unit/idp0/reg0/reg0/Dout_0)
     LUT6:I0->O            3   0.097   0.389  execution_unit/idp0/Mmux_Mux_Out12 (execution_unit/idp0/Mmux_Mux_Out17)
     LUT5:I3->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Madd_n0036_lut<0> (execution_unit/idp0/alu0/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<0> (execution_unit/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<1> (execution_unit/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<2> (execution_unit/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<3> (execution_unit/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<4> (execution_unit/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<5> (execution_unit/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<6> (execution_unit/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<7> (execution_unit/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<8> (execution_unit/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<9> (execution_unit/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<10> (execution_unit/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<11> (execution_unit/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<12> (execution_unit/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<13> (execution_unit/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<14> (execution_unit/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Madd_n0036_xor<15> (execution_unit/idp0/alu0/n0036<15>)
     LUT5:I3->O            4   0.097   0.309  execution_unit/idp0/alu0/Alu_Op<3>_710 (execution_unit/idp0/alu0/Alu_Op<3>_710)
     LUT5:I4->O            1   0.097   0.295  execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1 (execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1)
     LUT5:I4->O            1   0.097   0.000  execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>2 (execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>)
     FDC:D                     0.008          execution_unit/pc0/pc_out_15
    ----------------------------------------
    Total                      4.390ns (1.996ns logic, 2.394ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/Mram__n019915'
  Clock period: 4.700ns (frequency: 212.745MHz)
  Total number of paths / destination ports: 7684 / 3
-------------------------------------------------------------------------
Delay:               4.700ns (Levels of Logic = 13)
  Source:            control_unit/S_Adr_2 (LATCH)
  Destination:       control_unit/ns_Z (LATCH)
  Source Clock:      control_unit/Mram__n019915 falling
  Destination Clock: control_unit/Mram__n019915 falling

  Data Path: control_unit/S_Adr_2 to control_unit/ns_Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.486  control_unit/S_Adr_2 (control_unit/S_Adr_2)
     LUT6:I4->O            3   0.097   0.389  execution_unit/idp0/Mmux_Mux_Out12 (execution_unit/idp0/Mmux_Mux_Out17)
     LUT5:I3->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_lut<0> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<0> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<1> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<2> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<3> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<4> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<4>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_xor<5> (execution_unit/idp0/alu0/GND_77_o_GND_77_o_sub_4_OUT<5>)
     LUT6:I4->O            3   0.097   0.566  execution_unit/idp0/alu0/Alu_Op<3>_720 (execution_unit/idp0/alu0/Alu_Op<3>_720)
     LUT4:I0->O            1   0.097   0.295  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o14 (control_unit/Mmux_state[4]_GND_2_o_Mux_80_o13)
     LUT6:I5->O            1   0.097   0.295  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o15 (control_unit/Mmux_state[4]_GND_2_o_Mux_80_o14)
     LUT6:I5->O            1   0.097   0.000  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o110 (control_unit/state[4]_GND_2_o_Mux_80_o)
     LD:D                     -0.028          control_unit/ns_Z
    ----------------------------------------
    Total                      4.700ns (1.966ns logic, 2.734ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5494 / 328
-------------------------------------------------------------------------
Offset:              3.543ns (Levels of Logic = 22)
  Source:            D_in<0> (PAD)
  Destination:       execution_unit/pc0/pc_out_15 (FF)
  Destination Clock: clk rising

  Data Path: D_in<0> to execution_unit/pc0/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.697  D_in_0_IBUF (D_in_0_IBUF)
     LUT5:I0->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Madd_n0036_lut<0> (execution_unit/idp0/alu0/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<0> (execution_unit/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<1> (execution_unit/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<2> (execution_unit/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<3> (execution_unit/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<4> (execution_unit/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<5> (execution_unit/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<6> (execution_unit/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<7> (execution_unit/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<8> (execution_unit/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<9> (execution_unit/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<10> (execution_unit/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<11> (execution_unit/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<12> (execution_unit/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<13> (execution_unit/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<14> (execution_unit/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Madd_n0036_xor<15> (execution_unit/idp0/alu0/n0036<15>)
     LUT5:I3->O            4   0.097   0.309  execution_unit/idp0/alu0/Alu_Op<3>_710 (execution_unit/idp0/alu0/Alu_Op<3>_710)
     LUT5:I4->O            1   0.097   0.295  execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1 (execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1)
     LUT5:I4->O            1   0.097   0.000  execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>2 (execution_unit/pc0/pc_ld_pc_out[15]_select_5_OUT<15>)
     FDC:D                     0.008          execution_unit/pc0/pc_out_15
    ----------------------------------------
    Total                      3.543ns (1.539ns logic, 2.005ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/Mram__n019915'
  Total number of paths / destination ports: 722 / 3
-------------------------------------------------------------------------
Offset:              3.955ns (Levels of Logic = 13)
  Source:            D_in<0> (PAD)
  Destination:       control_unit/ns_Z (LATCH)
  Destination Clock: control_unit/Mram__n019915 falling

  Data Path: D_in<0> to control_unit/ns_Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.697  D_in_0_IBUF (D_in_0_IBUF)
     LUT5:I0->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_lut<0> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<0> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<1> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<2> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<3> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<4> (execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_cy<4>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Msub_GND_77_o_GND_77_o_sub_4_OUT_xor<5> (execution_unit/idp0/alu0/GND_77_o_GND_77_o_sub_4_OUT<5>)
     LUT6:I4->O            3   0.097   0.566  execution_unit/idp0/alu0/Alu_Op<3>_720 (execution_unit/idp0/alu0/Alu_Op<3>_720)
     LUT4:I0->O            1   0.097   0.295  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o14 (control_unit/Mmux_state[4]_GND_2_o_Mux_80_o13)
     LUT6:I5->O            1   0.097   0.295  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o15 (control_unit/Mmux_state[4]_GND_2_o_Mux_80_o14)
     LUT6:I5->O            1   0.097   0.000  control_unit/Mmux_state[4]_GND_2_o_Mux_80_o110 (control_unit/state[4]_GND_2_o_Mux_80_o)
     LD:D                     -0.028          control_unit/ns_Z
    ----------------------------------------
    Total                      3.955ns (1.398ns logic, 2.557ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_unit/Mram__n019915'
  Total number of paths / destination ports: 6365 / 41
-------------------------------------------------------------------------
Offset:              4.205ns (Levels of Logic = 22)
  Source:            control_unit/S_Adr_2 (LATCH)
  Destination:       D_out<15> (PAD)
  Source Clock:      control_unit/Mram__n019915 falling

  Data Path: control_unit/S_Adr_2 to D_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.472   0.486  control_unit/S_Adr_2 (control_unit/S_Adr_2)
     LUT6:I4->O            3   0.097   0.389  execution_unit/idp0/Mmux_Mux_Out12 (execution_unit/idp0/Mmux_Mux_Out17)
     LUT5:I3->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Madd_n0036_lut<0> (execution_unit/idp0/alu0/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<0> (execution_unit/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<1> (execution_unit/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<2> (execution_unit/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<3> (execution_unit/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<4> (execution_unit/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<5> (execution_unit/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<6> (execution_unit/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<7> (execution_unit/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<8> (execution_unit/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<9> (execution_unit/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<10> (execution_unit/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<11> (execution_unit/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<12> (execution_unit/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<13> (execution_unit/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<14> (execution_unit/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Madd_n0036_xor<15> (execution_unit/idp0/alu0/n0036<15>)
     LUT5:I3->O            4   0.097   0.309  execution_unit/idp0/alu0/Alu_Op<3>_710 (execution_unit/idp0/alu0/Alu_Op<3>_710)
     LUT3:I2->O            9   0.097   0.316  execution_unit/idp0/alu0/Alu_Op<3>61 (D_out_15_OBUF)
     OBUF:I->O                 0.000          D_out_15_OBUF (D_out<15>)
    ----------------------------------------
    Total                      4.205ns (2.002ns logic, 2.203ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9088 / 32
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 22)
  Source:            execution_unit/idp0/reg0/reg0/Dout_0 (FF)
  Destination:       D_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: execution_unit/idp0/reg0/reg0/Dout_0 to D_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.697  execution_unit/idp0/reg0/reg0/Dout_0 (execution_unit/idp0/reg0/reg0/Dout_0)
     LUT6:I0->O            3   0.097   0.389  execution_unit/idp0/Mmux_Mux_Out12 (execution_unit/idp0/Mmux_Mux_Out17)
     LUT5:I3->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Madd_n0036_lut<0> (execution_unit/idp0/alu0/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<0> (execution_unit/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<1> (execution_unit/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<2> (execution_unit/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<3> (execution_unit/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<4> (execution_unit/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<5> (execution_unit/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<6> (execution_unit/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<7> (execution_unit/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<8> (execution_unit/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<9> (execution_unit/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<10> (execution_unit/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<11> (execution_unit/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<12> (execution_unit/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<13> (execution_unit/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<14> (execution_unit/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Madd_n0036_xor<15> (execution_unit/idp0/alu0/n0036<15>)
     LUT5:I3->O            4   0.097   0.309  execution_unit/idp0/alu0/Alu_Op<3>_710 (execution_unit/idp0/alu0/Alu_Op<3>_710)
     LUT3:I2->O            9   0.097   0.316  execution_unit/idp0/alu0/Alu_Op<3>61 (D_out_15_OBUF)
     OBUF:I->O                 0.000          D_out_15_OBUF (D_out<15>)
    ----------------------------------------
    Total                      4.306ns (1.891ns logic, 2.415ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 590 / 16
-------------------------------------------------------------------------
Delay:               3.460ns (Levels of Logic = 22)
  Source:            D_in<0> (PAD)
  Destination:       D_out<15> (PAD)

  Data Path: D_in<0> to D_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.697  D_in_0_IBUF (D_in_0_IBUF)
     LUT5:I0->O            7   0.097   0.323  execution_unit/idp0/Mmux_Mux_Out13 (execution_unit/idp0/Mux_Out<0>)
     LUT4:I3->O            1   0.097   0.000  execution_unit/idp0/alu0/Madd_n0036_lut<0> (execution_unit/idp0/alu0/Madd_n0036_lut<0>)
     MUXCY:S->O            1   0.353   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<0> (execution_unit/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<1> (execution_unit/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<2> (execution_unit/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<3> (execution_unit/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<4> (execution_unit/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<5> (execution_unit/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<6> (execution_unit/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<7> (execution_unit/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<8> (execution_unit/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<9> (execution_unit/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<10> (execution_unit/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<11> (execution_unit/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<12> (execution_unit/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<13> (execution_unit/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  execution_unit/idp0/alu0/Madd_n0036_cy<14> (execution_unit/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  execution_unit/idp0/alu0/Madd_n0036_xor<15> (execution_unit/idp0/alu0/n0036<15>)
     LUT5:I3->O            4   0.097   0.309  execution_unit/idp0/alu0/Alu_Op<3>_710 (execution_unit/idp0/alu0/Alu_Op<3>_710)
     LUT3:I2->O            9   0.097   0.316  execution_unit/idp0/alu0/Alu_Op<3>61 (D_out_15_OBUF)
     OBUF:I->O                 0.000          D_out_15_OBUF (D_out<15>)
    ----------------------------------------
    Total                      3.460ns (1.434ns logic, 2.026ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    4.390|         |         |         |
control_unit/Mram__n019915|         |    4.289|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/Mram__n019915
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |         |         |    4.801|         |
control_unit/Mram__n019915|         |         |    4.700|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.89 secs
 
--> 

Total memory usage is 398688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :    1 (   0 filtered)

