# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model one_slot_break_dvr
.inputs clk rst ins ins_valid outs_ready
.outputs ins_ready outs outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[0:0] dataReg re clk 0
.names dataReg ins enable $procmux$24_Y
1-0 1
-11 1
.names $procmux$24_Y $false rst $0\dataReg[0:0]
1-0 1
-11 1
.names ins_valid control.inputReady enable
11 1
.latch $flatten\control.$0\outputValid[0:0] control.outputValid re clk 0
.latch $flatten\control.$0\inputReady[0:0] control.inputReady re clk 1
.names $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y $false rst $flatten\control.$0\outputValid[0:0]
1-0 1
-11 1
.names $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y $true rst $flatten\control.$0\inputReady[0:0]
1-0 1
-11 1
.names control.stop $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y
0 1
.names control.enable $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y
0 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$8_Y $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$9_Y $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$10_Y
11 1
.names control.enable control.stop $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$12_Y
1- 1
-1 1
.names ins_valid control.inputReady control.enable
11 1
.names control.outputValid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$14_Y control.stop
11 1
.names rst control.rst
1 1
.names control.outputValid control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names control.inputReady control.ins_ready
1 1
.names clk control.clk
1 1
.names control.inputReady inputReady
1 1
.names control.inputReady ins_ready
1 1
.names dataReg outs
1 1
.names control.outputValid outs_valid
1 1
.end
