{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 18:21:28 2019 " "Info: Processing started: Fri Nov 22 18:21:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regs -c regs " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off regs -c regs" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-one " "Info: Found design unit 1: pc-one" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-one " "Info: Found design unit 1: reg-one" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MDR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-one " "Info: Found design unit 1: MDR-one" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Info: Found entity 1: regs" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "regs " "Info: Elaborating entity \"regs\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "q MDR MDR " "Warning: Port \"q\" of type MDR and instance \"MDR\" is missing source signal" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 360 296 432 488 "MDR" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "q reg IR " "Warning: Port \"q\" of type reg and instance \"IR\" is missing source signal" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 128 296 416 224 "IR" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "q pc PC " "Warning: Port \"q\" of type pc and instance \"PC\" is missing source signal" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { -40 296 424 88 "PC" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:MAR " "Info: Elaborating entity \"reg\" for hierarchy \"reg:MAR\"" {  } { { "regs.bdf" "MAR" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 248 296 416 344 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "regs.bdf" "MDR" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 360 296 432 488 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Info: Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "regs.bdf" "PC" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { -40 296 424 88 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[7\]~0 " "Warning: Converting TRI node \"inst7\[7\]~0\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[6\]~4 " "Warning: Converting TRI node \"inst7\[6\]~4\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[5\]~8 " "Warning: Converting TRI node \"inst7\[5\]~8\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[4\]~12 " "Warning: Converting TRI node \"inst7\[4\]~12\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[3\]~16 " "Warning: Converting TRI node \"inst7\[3\]~16\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[2\]~20 " "Warning: Converting TRI node \"inst7\[2\]~20\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[1\]~24 " "Warning: Converting TRI node \"inst7\[1\]~24\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[0\]~28 " "Warning: Converting TRI node \"inst7\[0\]~28\" that feeds logic to an OR gate" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "115 " "Info: Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 18:21:29 2019 " "Info: Processing ended: Fri Nov 22 18:21:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
