

================================================================
== Vitis HLS Report for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'
================================================================
* Date:           Tue May 27 03:08:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13000|    13000|  52.000 us|  52.000 us|  13000|  13000|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_63_2_VITIS_LOOP_64_3  |    12998|    12998|         4|          1|          1|  12996|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      124|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      173|      214|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_6ns_6ns_14_4_1_U49  |mac_muladd_8ns_6ns_6ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_210_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln63_fu_198_p2         |         +|   0|  0|  21|          14|           1|
    |add_ln64_1_fu_234_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln64_fu_327_p2         |         +|   0|  0|  15|           8|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_192_p2        |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln64_fu_216_p2        |      icmp|   0|  0|  13|           6|           4|
    |select_ln63_1_fu_222_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln63_fu_272_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln64_fu_240_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 124|          61|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    6|         12|
    |i1_fu_94                              |   9|          2|    8|         16|
    |i2_fu_86                              |   9|          2|    8|         16|
    |indvar_flatten_fu_98                  |   9|          2|   14|         28|
    |indvar_fu_90                          |   9|          2|    6|         12|
    |kernel_input_blk_n_R                  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   67|        134|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i1_fu_94                          |   8|   0|    8|          0|
    |i2_fu_86                          |   8|   0|    8|          0|
    |icmp_ln64_reg_407                 |   1|   0|    1|          0|
    |icmp_ln64_reg_407_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |  14|   0|   14|          0|
    |indvar_fu_90                      |   6|   0|    6|          0|
    |trunc_ln76_1_reg_427              |  32|   0|   32|          0|
    |trunc_ln76_2_reg_432              |  32|   0|   32|          0|
    |trunc_ln76_3_reg_437              |  32|   0|   32|          0|
    |trunc_ln76_reg_422                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|   0|  173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|sext_ln63                    |   in|   60|     ap_none|                                               sext_ln63|        scalar|
|input_0_address0             |  out|   14|   ap_memory|                                                 input_0|         array|
|input_0_ce0                  |  out|    1|   ap_memory|                                                 input_0|         array|
|input_0_we0                  |  out|    1|   ap_memory|                                                 input_0|         array|
|input_0_d0                   |  out|   32|   ap_memory|                                                 input_0|         array|
|input_1_address0             |  out|   14|   ap_memory|                                                 input_1|         array|
|input_1_ce0                  |  out|    1|   ap_memory|                                                 input_1|         array|
|input_1_we0                  |  out|    1|   ap_memory|                                                 input_1|         array|
|input_1_d0                   |  out|   32|   ap_memory|                                                 input_1|         array|
|input_2_address0             |  out|   14|   ap_memory|                                                 input_2|         array|
|input_2_ce0                  |  out|    1|   ap_memory|                                                 input_2|         array|
|input_2_we0                  |  out|    1|   ap_memory|                                                 input_2|         array|
|input_2_d0                   |  out|   32|   ap_memory|                                                 input_2|         array|
|input_3_address0             |  out|   14|   ap_memory|                                                 input_3|         array|
|input_3_ce0                  |  out|    1|   ap_memory|                                                 input_3|         array|
|input_3_we0                  |  out|    1|   ap_memory|                                                 input_3|         array|
|input_3_d0                   |  out|   32|   ap_memory|                                                 input_3|         array|
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

