

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 115 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5560 clock pin(s) of sequential element(s)
0 instances converted, 5560 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID     Driving Element                                                   Drive Element Type                     Fanout     Sample Instance                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_0.genblk1.genblk1.genblk1.UJTAG_inst.UJTAG_inst     UJTAG                                  17         COREJTAGDEBUG_0.genblk3.genblk1.UJ_JTAG.UTDODRV         
@K:CKID0004       MSS_SUBSYSTEM_sb_0.MSS_SUBSYSTEM_sb_MSS_0.MSS_ADLIB_INST          clock definition on MSS_025            76         MSS_SUBSYSTEM_sb_0.MSS_SUBSYSTEM_sb_MSS_0.MSS_ADLIB_INST
@K:CKID0005       MSS_SUBSYSTEM_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                      clock definition on RCOSC_25_50MHZ     22         MSS_SUBSYSTEM_sb_0.CORERESETP_0.count_ddr[13]           
==============================================================================================================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                              Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MSS_SUBSYSTEM_sb_0.CCC_0.CCC_INST                           CCC                    5266       MSS_SUBSYSTEM_sb_0.MSS_SUBSYSTEM_sb_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0002       COREJTAGDEBUG_0.genblk3.genblk1.UJ_JTAG.un1_DUT_TCK_0_0     CFG4                   294        MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.skipOpReg                No gated clock conversion method for cell cell:ACG4.SLE    
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

