{
  "DESIGN_NAME": "comp32",
  "PDK": "sky130A", 
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 5,
  "FP_CORE_UTIL": 20,
  "FP_ASPECT_RATIO": 0.75,
  "VDD_NETS": "vdd",
  "GND_NETS": "vss",
  "MAX_FANOUT_CONSTRAINT": 12,
  "FP_PIN_ORDER_CFG": "dir::pin.cfg"
}

