2025-03-04 15:42:21     INFO: ************Create Cell Apr: c110 Logger************
2025-03-04 15:42:21     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-04 15:42:21     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-04 15:42:21     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-04 15:42:21     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-04 15:53:16     INFO: ************Create Cell Apr: c110 Logger************
2025-03-04 15:53:16     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-04 15:53:16     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-04 15:53:16     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-04 15:53:16     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 11:37:08     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 11:37:08     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 11:37:08     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 11:37:08     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 11:37:08     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 12:14:45     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 12:14:45     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 12:14:45     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 12:14:45     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 12:14:45     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 12:40:00     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 12:40:00     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 12:40:00     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 12:40:00     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 12:40:00     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 12:41:04     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 12:41:04     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 12:41:04     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 12:41:04     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 12:41:04     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 12:41:26     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 12:41:26     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 12:41:26     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 12:41:26     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 12:41:26     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 12:42:44     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 12:42:44     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 12:42:44     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 12:42:44     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 12:42:44     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 14:21:13     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 14:21:13     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 14:21:13     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 14:21:13     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 14:21:13     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 15:09:29     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 15:09:29     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 15:09:29     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 15:09:29     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 15:09:29     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 15:44:22     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 15:44:22     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 15:44:22     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 15:44:22     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 15:44:22     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 15:45:04     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 15:45:04     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 15:45:04     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 15:45:04     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 15:45:04     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 15:52:14     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 15:52:14     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 15:52:14     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 15:52:14     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 15:52:14     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:05:02     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:05:02     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:05:02     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:05:02     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:05:02     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:05:19     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:05:19     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:05:19     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:05:19     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:05:19     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:05:41     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:05:41     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:05:41     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:05:41     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:05:41     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:15:43     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:15:43     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:15:43     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:15:43     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:15:43     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:15:51     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:15:51     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:15:51     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:15:51     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:15:51     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:39:02     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:39:02     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:39:02     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:39:02     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:39:02     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:39:29     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:39:29     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:39:29     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:39:29     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:39:29     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:39:45     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:39:45     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:39:45     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:39:45     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:39:45     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 16:41:15     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 16:41:15     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 16:41:15     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 16:41:15     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 16:41:15     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 17:19:11     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 17:19:11     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 17:19:11     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 17:19:11     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 17:19:11     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 17:19:47     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 17:19:47     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 17:19:47     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 17:19:47     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 17:19:47     INFO: tech->Load tech files of tech:c110 sucessfully
2025-03-05 17:26:28     INFO: ************Create Cell Apr: c110 Logger************
2025-03-05 17:26:28     INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
2025-03-05 17:26:28     INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
2025-03-05 17:26:28     INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm]
2025-03-05 17:26:28     INFO: tech->Load tech files of tech:c110 sucessfully
