EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# LAN9252I/PT
#
DEF LAN9252I/PT U 0 10 Y Y 1 L N
F0 "U" 4200 400 60 H V C CNN
F1 "LAN9252I/PT" 4200 300 60 H V C CNN
F2 "TQFP-EP64_PT_MCH" 4200 240 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 TQFP-EP64_PT_MCH
 TQFP-EP64_PT_MCH-M
 TQFP-EP64_PT_MCH-L
$ENDFPLIST
DRAW
X OSCI 1 0 0 300 R 59 59 1 1 U
X OSCO 2 0 -100 300 R 59 59 1 1 U
X OSCVDD12 3 0 -200 300 R 59 59 1 1 U
X OSCVSS 4 0 -300 300 R 59 59 1 1 U
X VDD33 5 0 -400 300 R 59 59 1 1 U
X VDDCR 6 0 -500 300 R 59 59 1 1 U
X REG_EN 7 0 -600 300 R 59 59 1 1 U
X FXLOSEN 8 0 -700 300 R 59 59 1 1 U
X FXSDA/FXLOSA/FXSDENA 9 0 -800 300 R 59 59 1 1 U
X FXSDB/FXLOSB/FXSDENB 10 0 -900 300 R 59 59 1 1 U
X RST# 11 0 -1000 300 R 59 59 1 1 U
X D2/AD2/SOF/SIO2 12 0 -1100 300 R 59 59 1 1 U
X D1/AD1/EOF/SO/SIO1 13 0 -1200 300 R 59 59 1 1 U
X VDDIO 14 0 -1300 300 R 59 59 1 1 U
X D14/AD14/DIGIO8/GPI8/GPO8/MII_TXD3/TX_SHIFT1 15 0 -1400 300 R 59 59 1 1 U
X D13/AD13/DIGIO7/GPI7/GPO7/MII_TXD2/TX_SHIFT0 16 0 -1500 300 R 59 59 1 1 U
X D0/AD0/WD_STATE/SI/SIO0 17 0 -1600 300 R 59 59 1 1 U
X SYNC1/LATCH1 18 0 -1700 300 R 59 59 1 1 U
X D9/AD9/LATCH_IN/SCK 19 0 -1800 300 R 59 59 1 1 U
X VDDIO 20 0 -1900 300 R 59 59 1 1 U
X D12/AD12/DIGIO6/GPI6/GPO6/MII_TXD1 21 0 -2000 300 R 59 59 1 1 U
X D11/AD11/DIGIO5/GPI5/GPO5/MII_TXD0 22 0 -2100 300 R 59 59 1 1 U
X D10/AD10/DIGIO4/GPI4/GPO4/MII_TXEN 23 0 -2200 300 R 59 59 1 1 U
X VDDCR 24 0 -2300 300 R 59 59 1 1 U
X A1/ALELO/OE_EXT/MII_CLK25 25 0 -2400 300 R 59 59 1 1 U
X A3/DIGIO11/GPI11/GPO11/MII_RXDV 26 0 -2500 300 R 59 59 1 1 U
X A4/DIGIO12/GPI12/GPO12/MII_RXD0 27 0 -2600 300 R 59 59 1 1 U
X CS/DIGIO13/GPI13/GPO13/MII_RXD1 28 0 -2700 300 R 59 59 1 1 U
X A2/ALEHI/DIGIO10/GPI10/GPO10/LINKACTLED2/MII_LINKPOL 29 0 -2800 300 R 59 59 1 1 U
X WR/ENB/DIGIO14/GPI14/GPO14/MII_RXD2 30 0 -2900 300 R 59 59 1 1 U
X RD/RD_WR/DIGIO15/GPI15/GPO15/MII_RXD3 31 0 -3000 300 R 59 59 1 1 U
X VDDIO 32 0 -3100 300 R 59 59 1 1 U
X A0/D15/AD15/DIGIO9/GPI9/GPO9/MII_RXER 33 8400 -3200 300 L 59 59 1 1 U
X SYNC0/LATCH0 34 8400 -3100 300 L 59 59 1 1 U
X D3/AD3/WD_TRIG/SIO3 35 8400 -3000 300 L 59 59 1 1 U
X D6/AD6/DIGIO0/GPI0/GPO0/MII_RXCLK 36 8400 -2900 300 L 59 59 1 1 U
X VDDIO 37 8400 -2800 300 L 59 59 1 1 U
X VDDCR 38 8400 -2700 300 L 59 59 1 1 U
X D7/AD7/DIGIO1/GPI1/GPO1/MII_MDC 39 8400 -2600 300 L 59 59 1 1 U
X D8/AD8/DIGIO2/GPI2/GPO2/MII_MDIO 40 8400 -2500 300 L 59 59 1 1 U
X TESTMODE 41 8400 -2400 300 L 59 59 1 1 U
X EESDA/TMS 42 8400 -2300 300 L 59 59 1 1 U
X EESCL/TCK 43 8400 -2200 300 L 59 59 1 1 U
X IRQ 44 8400 -2100 300 L 59 59 1 1 U
X RUNLED/E2PSIZE 45 8400 -2000 300 L 59 59 1 1 U
X LINKACTLED1/TDI/CHIP_MODE1 46 8400 -1900 300 L 59 59 1 1 U
X VDDIO 47 8400 -1800 300 L 59 59 1 1 U
X LINKACTLED0/TDO/CHIP_MODE0 48 8400 -1700 300 L 59 59 1 1 U
X D4/AD4/DIGIO3/GPI3/GPO3/MII_LINK 49 8400 -1600 300 L 59 59 1 1 U
X D5/AD5/OUTVALID/SCS# 50 8400 -1500 300 L 59 59 1 1 U
X VDD33TXRX1 51 8400 -1400 300 L 59 59 1 1 U
X TXNA 52 8400 -1300 300 L 59 59 1 1 U
X TXPA 53 8400 -1200 300 L 59 59 1 1 U
X RXNA 54 8400 -1100 300 L 59 59 1 1 U
X RXPA 55 8400 -1000 300 L 59 59 1 1 U
X VDD12TX1 56 8400 -900 300 L 59 59 1 1 U
X RBIAS 57 8400 -800 300 L 59 59 1 1 U
X VDD33BIAS 58 8400 -700 300 L 59 59 1 1 U
X VDD12TX2 59 8400 -600 300 L 59 59 1 1 U
X RXPB 60 8400 -500 300 L 59 59 1 1 U
X RXNB 61 8400 -400 300 L 59 59 1 1 U
X TXPB 62 8400 -300 300 L 59 59 1 1 U
X TXNB 63 8400 -200 300 L 59 59 1 1 U
X VDD33TXRX2 64 8400 -100 300 L 59 59 1 1 U
X VSS EPAD 8400 0 300 L 59 59 1 1 U
P 2 1 1 5 300 200 300 -3400 N
P 2 1 1 5 300 -3400 8100 -3400 N
P 2 1 1 5 8100 -3400 8100 200 N
P 2 1 1 5 8100 200 300 200 N
ENDDRAW
ENDDEF
#
#End Library
