/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/explorer/procedures/hwp/memory/lib/workarounds/exp_omi_workarounds.C $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2022                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

///
/// @file exp_omi_workarounds.C
/// @brief Workarounds for exp_omi_* procedures
///
// *HWP HWP Owner: Stephen Glancy <sglancy@us.ibm.com>
// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 3
// *HWP Consumed by: Memory

#include <fapi2.H>
#include <i2c_access.H>
#include <generic/memory/lib/utils/find.H>
#include <lib/workarounds/exp_omi_workarounds.H>
#include <lib/shared/exp_consts.H>
#include <lib/omi/exp_omi_utils.H>
#include <lib/i2c/exp_i2c.H>
#include <lib/i2c/exp_i2c_fields.H>
#include <mss_explorer_attribute_getters.H>
#include <mss_generic_attribute_getters.H>
#include <mss_generic_system_attribute_getters.H>
#include <lib/inband/exp_inband.H>
#include <exp_oc_regs.H>

namespace mss
{
namespace exp
{
namespace workarounds
{
namespace omi
{

///
/// @brief Determine if the OCMB is an explorer
///
/// @param[in] i_ocmb_chip OCMB chip
/// @param[out] o_explorer true/false is explorer
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
/// @note Used for exp_omi_train procedure to differentiate fw_status behavior with gemini
///
fapi2::ReturnCode ocmb_is_explorer(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_ocmb_chip, bool& o_explorer)
{
    uint8_t l_name = 0;
    FAPI_TRY(FAPI_ATTR_GET_PRIVILEGED(fapi2::ATTR_NAME, i_ocmb_chip, l_name));

    o_explorer = (l_name == fapi2::ENUM_ATTR_NAME_EXPLORER);

fapi_try_exit:
    return fapi2::current_err;
}
///
/// @brief Set configurable delay based on the PRBS ATTR and SIM mode
///
/// @param[in] i_ocmb_chip OCMB target
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode prbs_delay(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_ocmb_chip)
{
    uint8_t l_sim = 0;
    uint32_t l_prbs_time = 0;
    uint64_t l_prbs_time_scaled = 0;

    FAPI_TRY( mss::attr::get_is_simulation( l_sim) );

    FAPI_TRY(mss::attr::get_omi_dl_preipl_prbs_time(mss::find_target<fapi2::TARGET_TYPE_OMI>(i_ocmb_chip), l_prbs_time),
             "Error from FAPI_ATTR_GET (ATTR_OMI_DL_PREIPL_PRBS_TIME)");
    l_prbs_time_scaled = l_prbs_time * mss::common_timings::DELAY_1MS;

    FAPI_TRY(fapi2::delay(l_prbs_time_scaled, mss::common_timings::DELAY_1US));
    FAPI_DBG("OMI Training Pre-ipl PRBS Time = %dns",
             (l_sim ? mss::common_timings::DELAY_1US : l_prbs_time_scaled));

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Determine if we need to bypass MENTERP register reads/writes
///
/// @param[in] i_target OCMB chip
/// @param[out] o_workaround true (1) for gemini, else false (0)
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success, else error code
///
fapi2::ReturnCode gem_menterp(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP> i_target,
                              uint8_t& o_workaround)
{
    o_workaround = 0;
    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_GEMINI_MENTERP_WORKAROUND, i_target, o_workaround),
             "Error getting ATTR_CHIP_EC_FEATURE_GEMINI_MENTERP_WORKAROUND");

fapi_try_exit:
    return fapi2::current_err;
}

/// @brief Determine if / perform the gemini workaround to setup the OMI config registers
///
/// @param[in] i_target OCMB (gemini)
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success, else error
/// @note Gemini workaround to setup METADATA and TEMPLATE bits before doing reads
///
fapi2::ReturnCode gem_setup_config(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target)
{
    uint8_t l_gemini_config_workaround = 0;

    // Check if gemini workaround should be performed
    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_GEMINI_OMI_SETUP_CONFIG_WORKAROUND, i_target,
                           l_gemini_config_workaround),
             "Error getting ATTR_CHIP_EC_FEATURE_GEMINI_OMI_SETUP_CONFIG_WORKAROUND");

    if (l_gemini_config_workaround)
    {
        // Set metadata bits
        fapi2::buffer<uint32_t> l_value;
        l_value.setBit<EXPLR_OC_OCTRLPID_MSB_METADATA_SUPPORTED>();
        l_value.setBit<EXPLR_OC_OCTRLPID_MSB_METADATA_ENABLED>();
        FAPI_TRY(mss::exp::ib::putOCCfg(i_target, EXPLR_OC_OCTRLPID_MSB, l_value));

        // Set template bits
        l_value.flush<0>();
        l_value.setBit<EXPLR_OC_OTTCFG_MSB_TEMPLATE_0>();
        l_value.setBit<EXPLR_OC_OTTCFG_MSB_TEMPLATE_5>();
        FAPI_TRY(mss::exp::ib::putOCCfg(i_target, EXPLR_OC_OTTCFG_MSB, l_value));
    }

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Workaround for exp_omi_train to perform dlx_config0 setup
///
/// @param[in] i_target OCMB chip
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode training_prbs(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target)
{
    uint8_t l_dl_x4_backoff_en = 0;

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE, i_target, l_dl_x4_backoff_en),
             "Error getting ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE");

    // Train mode 1 (PATTERN_A)
    FAPI_TRY(mss::exp::omi::setup_omi_dl0_config0(i_target,
             mss::omi::train_mode::TX_PATTERN_A,
             l_dl_x4_backoff_en));

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Workaround for exp_omi_setup to perform dlx_config0 setup
///
/// @param[in] i_target OCMB chip
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode pre_training_prbs(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target)
{
    uint8_t l_dl_x4_backoff_en = 0;

    FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE, i_target, l_dl_x4_backoff_en),
             "Error getting ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE");

    // State 6
    FAPI_TRY(mss::exp::omi::setup_omi_dl0_config0(i_target,
             mss::omi::train_mode::TX_TRAINING_STATE3,
             l_dl_x4_backoff_en));

    // Set configurable delay based on the PRBS ATTR and SIM mode
    FAPI_TRY(prbs_delay(i_target));

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Get value for explorer cdr bw value
/// @param[in] i_target OCMB chip
/// @param[in] i_omi_freq OMI operating frequency
/// @param[in,out] io_cdr_bw_override CDR BW setting, originally from ATTR_OMI_CDR_BW_OVERRIDE
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode cdr_bw_override(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
                                  const uint32_t i_omi_freq,
                                  uint8_t& io_cdr_bw_override)
{
    // These are the default for OMI CDR BW for each frequency
    // This will be set after BOOT_CONFIG_0 unless ATTR_MSS_EXP_OMI_CDR_OFFSET
    // has a non-zero value
    static const std::vector<std::pair<uint32_t, uint8_t>> CDR_BW_MAP =
    {
        {fapi2::ENUM_ATTR_FREQ_OMI_MHZ_21330, 0x20},
        {fapi2::ENUM_ATTR_FREQ_OMI_MHZ_23460, 0x20},
        {fapi2::ENUM_ATTR_FREQ_OMI_MHZ_25600, 0x20},
    };

    // Use the default for the current OMI freq if the override is zero and we're not on Apollo
    if (io_cdr_bw_override == 0)
    {
        // Get default override from our freq map
        FAPI_ASSERT( mss::find_value_from_key(CDR_BW_MAP, i_omi_freq, io_cdr_bw_override),
                     fapi2::OMI_CDR_BW_UNKNOWN_FREQ()
                     .set_OCMB_TARGET(i_target)
                     .set_OMI_FREQ(i_omi_freq),
                     "%s Got unsupported OMI freq (%d) when fetching OMI CDR BW override",
                     mss::c_str(i_target), i_omi_freq );
    }

    return fapi2::FAPI2_RC_SUCCESS;

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Override CDR bandwidth setting via I2C command
///
/// @param[in] i_cdr_bw_override setting from ATTR_OMI_CDR_BW_OVERRIDE
/// @param[in,out] io_data i2c data to send
///
void setup_cdr_bw_i2c(const uint8_t i_cdr_bw_override,
                      std::vector<uint8_t>& io_data)
{
    // INTEG_GAIN value should always be 0 according to the Explorer FW spec
    constexpr uint8_t INTEG_GAIN = 0x00;

    // Add the INTEG_GAIN value
    io_data.insert(io_data.begin(), INTEG_GAIN);

    // Add the override value
    io_data.insert(io_data.begin(), i_cdr_bw_override);

    // Add data length
    io_data.insert(io_data.begin(), mss::exp::i2c::FW_CDR_BANDWIDTH_SET_LEN);

    // Then add the command
    io_data.insert(io_data.begin(), mss::exp::i2c::FW_CDR_BANDWIDTH_SET);
}

///
/// @brief Override CDR bandwidth setting via I2C command
///
/// @param[in] i_target OCMB_CHIP target
/// @param[in] i_cdr_bw_override setting from cdr_bw_override function
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode override_cdr_bw_i2c(
    const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
    const uint8_t i_cdr_bw_override)
{
    uint8_t l_version = 0;
    std::vector<uint8_t> l_i2c_data;
    std::vector<uint8_t> l_fw_status_data;

    if (i_cdr_bw_override == 0)
    {
        FAPI_DBG("%s No CDR bandwidth override requested", mss::c_str(i_target));
        return fapi2::FAPI2_RC_SUCCESS;
    }

    FAPI_TRY(mss::attr::get_exp_fw_api_version(i_target, l_version));

    if (l_version < FW_CDR_BANDWIDTH_SET_SUPPORTED)
    {
        FAPI_INF("%s CDR bandwidth override not supported in Explorer FW version %d",
                 mss::c_str(i_target), l_version);
        return fapi2::FAPI2_RC_SUCCESS;
    }

    // Set up command
    setup_cdr_bw_i2c(i_cdr_bw_override, l_i2c_data);

    // Send the command
    FAPI_TRY(fapi2::putI2c(i_target, l_i2c_data));

    // Check status
    FAPI_TRY(mss::exp::i2c::poll_fw_status(i_target, mss::DELAY_1MS, 20, l_fw_status_data));
    FAPI_TRY(mss::exp::i2c::check::command_result(i_target, mss::exp::i2c::FW_CDR_BANDWIDTH_SET,
             l_i2c_data, l_fw_status_data));

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Override CDR offset setting via I2C command
///
/// @param[in] i_cdr_offset setting from ATTR_MSS_EXP_OMI_CDR_OFFSET
/// @param[in] i_cdr_offset_lane_mask setting from ATTR_MSS_EXP_OMI_CDR_OFFSET_LANE_MASK
/// @param[in,out] io_data i2c data to send
///
void setup_cdr_offset_i2c(const uint8_t i_cdr_offset,
                          const uint8_t i_cdr_offset_lane_mask,
                          std::vector<uint8_t>& io_data)
{
    // Add the offset value
    io_data.insert(io_data.begin(), i_cdr_offset);

    // Add the lane mask
    io_data.insert(io_data.begin(), i_cdr_offset_lane_mask);

    // Add data length
    io_data.insert(io_data.begin(), mss::exp::i2c::FW_CDR_OFFSET_FROM_CAL_SET_LEN);

    // Then add the command
    io_data.insert(io_data.begin(), mss::exp::i2c::FW_CDR_OFFSET_FROM_CAL_SET);
}

///
/// @brief Override CDR offset setting via I2C command
///
/// @param[in] i_target OCMB_CHIP target
/// @param[in] i_cdr_offset setting from ATTR_MSS_EXP_OMI_CDR_OFFSET
/// @param[in] i_cdr_offset_lane_mask setting from ATTR_MSS_EXP_OMI_CDR_OFFSET_LANE_MASK
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode override_cdr_offset(
    const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
    const uint8_t i_cdr_offset,
    const uint8_t i_cdr_offset_lane_mask)
{
    uint8_t l_version = 0;
    std::vector<uint8_t> l_i2c_data;
    std::vector<uint8_t> l_fw_status_data;

    if (i_cdr_offset == 0)
    {
        FAPI_DBG("%s No CDR offset requested", mss::c_str(i_target));
        return fapi2::FAPI2_RC_SUCCESS;
    }

    FAPI_TRY(mss::attr::get_exp_fw_api_version(i_target, l_version));

    if (l_version < FW_CDR_OFFSET_FROM_CAL_SET_SUPPORTED)
    {
        FAPI_INF("%s CDR offset command not supported in Explorer FW version %d",
                 mss::c_str(i_target), l_version);
        return fapi2::FAPI2_RC_SUCCESS;
    }

    FAPI_INF("%s Setting CDR offset of %d from calibrated value, with lane mask 0x%02X",
             mss::c_str(i_target), static_cast<int8_t>(i_cdr_offset), i_cdr_offset_lane_mask);

    // Set up command
    setup_cdr_offset_i2c(i_cdr_offset, i_cdr_offset_lane_mask, l_i2c_data);

    // Send the command
    FAPI_TRY(fapi2::putI2c(i_target, l_i2c_data));

    // Check status
    FAPI_TRY(mss::exp::i2c::poll_fw_status(i_target, mss::DELAY_1MS, 20, l_fw_status_data));
    FAPI_TRY(mss::exp::i2c::check::command_result(i_target, mss::exp::i2c::FW_CDR_OFFSET_FROM_CAL_SET,
             l_i2c_data, l_fw_status_data));

fapi_try_exit:
    return fapi2::current_err;
}

///
/// @brief Select and set dl_layer_boot_mode for BOOT_CONFIG0
///
/// @param[in] i_target OCMB_CHIP target
/// @param[in] i_is_apollo value of ATTR_IS_APOLLO
/// @param[in,out] io_boot_config_data BOOT_CONFIG0 data
/// @return fapi2::ReturnCode FAPI2_RC_SUCCESS iff success
///
fapi2::ReturnCode select_dl_layer_boot_mode(
    const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
    const uint8_t i_is_apollo,
    std::vector<uint8_t>& io_boot_config_data)
{
    constexpr uint8_t BOOT_MODE_VERSION1 = fapi2::ENUM_ATTR_MSS_OCMB_EXP_BOOT_CONFIG_DL_LAYER_BOOT_MODE_NON_DL_TRAINING;
    constexpr uint8_t BOOT_MODE_VERSION2 =
        fapi2::ENUM_ATTR_MSS_OCMB_EXP_BOOT_CONFIG_DL_LAYER_BOOT_MODE_NON_DL_TRAINING_VERSION2;

    uint8_t l_version = 0;

    if (i_is_apollo == fapi2::ENUM_ATTR_MSS_IS_APOLLO_TRUE)
    {
        FAPI_DBG("%s Selecting dl_layer_boot_mode = 0b00 for Apollo", mss::c_str(i_target));
        FAPI_TRY(mss::exp::i2c::boot_cfg::set_dl_layer_boot_mode( i_target,
                 io_boot_config_data,
                 BOOT_MODE_VERSION1 ));
        return fapi2::FAPI2_RC_SUCCESS;
    }

    FAPI_TRY(mss::attr::get_exp_fw_api_version(i_target, l_version));

    if (l_version >= DL_TRAINING_VERSION2_SUPPORTED)
    {
        FAPI_DBG("%s Selecting dl_layer_boot_mode = 0b01", mss::c_str(i_target));
        FAPI_TRY(mss::exp::i2c::boot_cfg::set_dl_layer_boot_mode( i_target,
                 io_boot_config_data,
                 BOOT_MODE_VERSION2 ));
        return fapi2::FAPI2_RC_SUCCESS;
    }

    FAPI_DBG("%s Selecting dl_layer_boot_mode = 0b00 due to legacy FW", mss::c_str(i_target));
    FAPI_TRY(mss::exp::i2c::boot_cfg::set_dl_layer_boot_mode( i_target,
             io_boot_config_data,
             BOOT_MODE_VERSION1 ));
fapi_try_exit:
    return fapi2::current_err;
}

} // omi
} // workarounds
} // exp
} // mss
