Pipeline; OriginalScore; CrossApplication; CrossScore;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon2_t_8.jpg_mean_pipeline;0.1758475211249546939579864144;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_bright_mean_pipeline;0.1758475211249546939579864144;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_dark_1_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_dark_2_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_dark_3_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_dark_4_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;AirCarbon3_80.jpg_dark_5_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;KolektorSDD_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MAIPreform2_Spule0_0315_Upside_Thread_256_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MAIPreform2_Spule0_0315_Upside_Thread_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MAIPreform2_Spule0_0315_Upside_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MAIPreform2_Spule0_0816_Upside_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;CF_ReferenceSet_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;CF_ReferenceSet_Small_Dark_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;CF_ReferenceSet_Small_Light_mean_pipeline;0.1945194192948075412527202527;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;FabricDefectsAITEX_mean_pipeline;0.05425148161214168926094742475;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MT_Blowhole_train_mean_pipeline;0.05425148161214168926094742475;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Bottle_Broken_Lg_mean_pipeline;0.02757306547263249133608437491;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Bottle_Broken_Sm_mean_pipeline;0.02489081994930433578569529597;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Cable_Missing_mean_pipeline;0.04359101717805583788791653973;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Capsule_mean_pipeline;-0.03408775730357813065978826959;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Carpet_mean_pipeline;-0.08646306760847943644954811340;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Grid_Thread_mean_pipeline;-0.08646306760847943644954811340;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Hazelnut_Crack_mean_pipeline;-0.09332522909267940095494797266;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Leather_mean_pipeline;-0.08646306760847943644954811340;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Metal_Nut_mean_pipeline;-0.09641775807964650298647487347;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Pill_Crack_mean_pipeline;-0.06951539817700651595863023211;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Screw_Scratch_mean_pipeline;-0.02914516168082061686928011677;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Tile_Crack_mean_pipeline;-0.08646306760847943644954811340;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Toothbrush_Sm_mean_pipeline;-0.04545082219988131556487347923;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Wood_Scratch_mean_pipeline;-0.08720979178071373752773718641;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;MVTec_AD_Zipper_Rough_mean_pipeline;-0.09818589177295263923912738702;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;Pultrusion_Resin_Augmtd_mean_pipeline;-0.09818589177295263923912738702;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;Pultrusion_Resin_mean_pipeline;-0.09818589177295263923912738702;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;Pultrusion_Window_mean_pipeline;-0.09818589177295263923912738702;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;severstal-steel_mean_pipeline;-0.09818589177295263923912738702;
MVTec_AD_Transistor_mean_pipeline;0.2220751013784522642648953531;CrackForest_mean_pipeline;-0.09818589177295263923912738702;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
Pipeline; OriginalScore; CrossApplication; CrossScore;
