parent	,	V_4
"master_clk"	,	L_2
clk_register	,	F_17
set_rate	,	V_11
shoc_clk_verify_rate	,	F_9
shoc_clk_set_rate	,	F_13
sh4202_onchip_clocks	,	V_18
frqcr3_lookup	,	F_3
bclk_rate	,	V_13
divisor	,	V_7
rate	,	V_5
__raw_writel	,	F_14
frqcr3_values	,	V_9
frqcr3	,	V_14
tmp	,	V_15
shoc_clk_init	,	F_6
clk_put	,	F_12
emi_clk_recalc	,	F_1
__raw_readl	,	F_2
clk_get	,	F_10
ARRAY_SIZE	,	F_4
ret	,	V_17
clkp	,	V_19
lookups	,	V_20
frqcr3_divisors	,	V_6
femi_clk_recalc	,	F_5
clk	,	V_1
"bus_clk"	,	L_1
i	,	V_8
WARN_ON	,	F_7
bclk	,	V_12
clk_get_rate	,	F_11
EINVAL	,	V_16
ops	,	V_10
arch_clk_init	,	F_15
CPG2_FRQCR3	,	V_3
__init	,	T_1
cpg_clk_init	,	F_16
clkdev_add_table	,	F_18
idx	,	V_2
shoc_clk_recalc	,	F_8
