@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\butterfly_hw_dsp.vhd":147:82:147:82|Found inferred clock Butterfly_HW_DSP|PCLK which controls 79 sequential elements including imag_a_out_sig[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
