###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =       220630   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       209921   # Number of read row buffer hits
num_read_cmds                  =       220630   # Number of READ/READP commands
num_writes_done                =            8   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        10712   # Number of ACT commands
num_pre_cmds                   =        10701   # Number of PRE commands
num_ondemand_pres              =         1284   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8838407   # Cyles of rank active rank.0
rank_active_cycles.1           =      8332770   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1161593   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1667230   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       197139   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          775   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          472   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          306   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          307   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          268   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          674   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          606   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           30   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           11   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20050   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       136092   # Read request latency (cycles)
read_latency[40-59]            =        45385   # Read request latency (cycles)
read_latency[60-79]            =        13350   # Read request latency (cycles)
read_latency[80-99]            =         4439   # Read request latency (cycles)
read_latency[100-119]          =         2382   # Read request latency (cycles)
read_latency[120-139]          =         1859   # Read request latency (cycles)
read_latency[140-159]          =         1529   # Read request latency (cycles)
read_latency[160-179]          =         1346   # Read request latency (cycles)
read_latency[180-199]          =         1229   # Read request latency (cycles)
read_latency[200-]             =        13019   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   8.8958e+08   # Read energy
act_energy                     =   2.9308e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.57565e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   8.0027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.51517e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.19965e+09   # Active standby energy rank.1
average_read_latency           =      62.0429   # Average read request latency (cycles)
average_interarrival           =      45.3227   # Average request interarrival latency (cycles)
total_energy                   =  1.36962e+10   # Total energy (pJ)
average_power                  =      1369.62   # Average power (mW)
average_bandwidth              =      1.88278   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2029   # Number of WRITE/WRITEP commands
num_reads_done                 =       230583   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       216639   # Number of read row buffer hits
num_read_cmds                  =       230583   # Number of READ/READP commands
num_writes_done                =         2036   # Number of read requests issued
num_write_row_hits             =         1683   # Number of write row buffer hits
num_act_cmds                   =        14304   # Number of ACT commands
num_pre_cmds                   =        14292   # Number of PRE commands
num_ondemand_pres              =         4558   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8553610   # Cyles of rank active rank.0
rank_active_cycles.1           =      8480695   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1446390   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1519305   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       209037   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          910   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          457   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          300   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          273   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          282   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          664   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          601   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           34   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           13   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20048   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           49   # Write cmd latency (cycles)
write_latency[100-119]         =           67   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =           71   # Write cmd latency (cycles)
write_latency[160-179]         =           52   # Write cmd latency (cycles)
write_latency[180-199]         =           24   # Write cmd latency (cycles)
write_latency[200-]            =         1671   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       136661   # Read request latency (cycles)
read_latency[40-59]            =        47228   # Read request latency (cycles)
read_latency[60-79]            =        16690   # Read request latency (cycles)
read_latency[80-99]            =         4928   # Read request latency (cycles)
read_latency[100-119]          =         3166   # Read request latency (cycles)
read_latency[120-139]          =         2403   # Read request latency (cycles)
read_latency[140-159]          =         1578   # Read request latency (cycles)
read_latency[160-179]          =         1381   # Read request latency (cycles)
read_latency[180-199]          =         1247   # Read request latency (cycles)
read_latency[200-]             =        15301   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01288e+07   # Write energy
read_energy                    =  9.29711e+08   # Read energy
act_energy                     =  3.91357e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.94267e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.29266e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.33745e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29195e+09   # Active standby energy rank.1
average_read_latency           =      71.0028   # Average read request latency (cycles)
average_interarrival           =      42.9884   # Average request interarrival latency (cycles)
total_energy                   =  1.37366e+10   # Total energy (pJ)
average_power                  =      1373.66   # Average power (mW)
average_bandwidth              =      1.98502   # Average bandwidth
