# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 3/vsevenseg.v" \
"../../../../../../../Users/bryan/OneDrive - Nanyang Technological University/CZ1105-DIGITAL LOGIC/lab/lab 3/vsevenseg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
