{"vcs1":{"timestamp_begin":1759410056.461356123, "rt":6.74, "ut":5.55, "st":0.61}}
{"vcselab":{"timestamp_begin":1759410063.257629609, "rt":1.65, "ut":1.20, "st":0.09}}
{"link":{"timestamp_begin":1759410064.943579646, "rt":0.71, "ut":0.35, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759410056.163600788}
{"VCS_COMP_START_TIME": 1759410056.163600788}
{"VCS_COMP_END_TIME": 1759410072.748253541}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog3 +no_notifier +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3"}
{"vcs1": {"peak_mem": 440488}}
{"vcselab": {"peak_mem": 268536}}
