#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 12:56:21 2020
# Process ID: 16888
# Current directory: C:/eFPGA/3_State_Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15484 C:\eFPGA\3_State_Machine\3_State_Machine.xpr
# Log file: C:/eFPGA/3_State_Machine/vivado.log
# Journal file: C:/eFPGA/3_State_Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/3_State_Machine/3_State_Machine.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
add_files -norecurse C:/eFPGA/Extra/vhdlnoclock.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
create_bd_cell -type module -reference main main_0
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_main_0_0
launch_runs synth_1 -jobs 24
wait_on_run synth_1
set_property location {0.5 -130 -390} [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins main_0/clk_65MHz]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
set_property location {-179 -324} [get_bd_ports light_reset_0]
set_property location {-45 -232} [get_bd_ports light_reset_0]
set_property location {0.5 -288 -401} [get_bd_cells vhdlnoclk_0]
set_property location {1 -287 -395} [get_bd_cells vhdlnoclk_0]
set_property location {-144 -359} [get_bd_ports light_reset_0]
set_property location {-135 -380} [get_bd_ports light_reset_0]
set_property location {-81 -250} [get_bd_ports light_reset_0]
set_property location {-86 -5} [get_bd_ports light_reset_0]
set_property location {-88 17} [get_bd_ports light_reset_0]
set_property location {-150 -53} [get_bd_ports light_reset_0]
set_property location {-86 -11} [get_bd_ports light_reset_0]
set_property location {-216 -216} [get_bd_ports light_reset_0]
delete_bd_objs [get_bd_nets light_reset_0_1] [get_bd_ports light_reset_0]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
set_property location {0.5 -408 -389} [get_bd_cells vhdlnoclk_0]
set_property location {-322 -368} [get_bd_ports light_reset_0]
set_property location {-364 -317} [get_bd_ports light_reset_0]
set_property location {-30 -301} [get_bd_ports light_reset_0]
set_property location {-280 -63} [get_bd_ports light_reset_0]
set_property location {-199 -208} [get_bd_ports light_reset_0]
set_property location {1.5 -187 -402} [get_bd_cells vhdlnoclk_0]
set_property location {2 -191 -389} [get_bd_cells vhdlnoclk_0]
set_property location {-132 -290} [get_bd_ports light_reset_0]
set_property name RESET [get_bd_ports light_reset_0]
startgroup
make_bd_pins_external  [get_bd_pins main_0/LED_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_0/LED_R]
endgroup
delete_bd_objs [get_bd_nets vhdlnoclk_0_clk65MHz] [get_bd_cells vhdlnoclk_0]
set_property location {-136 -424} [get_bd_ports RESET]
delete_bd_objs [get_bd_nets light_reset_0_1]
delete_bd_objs [get_bd_ports RESET]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
set_property location {1 -175 -390} [get_bd_cells vhdlnoclk_0]
undo
set_property location {1 -153 -417} [get_bd_cells vhdlnoclk_0]
set_property location {1 -186 -429} [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins main_0/clk_65MHz]
set_property location {-318 -368} [get_bd_ports light_reset_0]
set_property name LED_G [get_bd_ports LED_G_0]
set_property name LED_R [get_bd_ports LED_R_0]
set_property location {-475 -371} [get_bd_ports light_reset_0]
save_bd_design
update_compile_order -fileset sources_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_65MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_R]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light_reset]]
reset_run synth_1
file mkdir C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new
close [ open C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 24
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
place_ports light_reset_0 L15
place_ports LED_G E13
place_ports LED_R E12
set_property IOSTANDARD LVCMOS33 [get_ports [list light_reset_0]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
