

================================================================
== Vitis HLS Report for 'INTERPOLATOR'
================================================================
* Date:           Wed Nov 12 23:19:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 6 
2 --> 7 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.94>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:86]   --->   Operation 13 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y2_load = load i16 %y2" [FIR_HLS.cpp:92]   --->   Operation 14 'load' 'y2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%switch_ln86 = switch i2 %mod_value_load, void %if.else19.i, i2 0, void %if.then.i, i2 1, void %if.then6.i, i2 2, void %if.then14.i" [FIR_HLS.cpp:86]   --->   Operation 15 'switch' 'switch_ln86' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 16 [2/2] (3.39ns)   --->   "%ref_tmp17_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i16 %y2_load" [FIR_HLS.cpp:96]   --->   Operation 16 'call' 'ref_tmp17_i' <Predicate = (mod_value_load == 2)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 17 [2/2] (3.39ns)   --->   "%ref_tmp9_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i16 %y2_load" [FIR_HLS.cpp:92]   --->   Operation 17 'call' 'ref_tmp9_i' <Predicate = (mod_value_load == 1)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 18 [1/1] ( I:1.83ns O:1.83ns )   --->   "%x_n = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %kernel_out" [FIR_HLS.cpp:87]   --->   Operation 18 'read' 'x_n' <Predicate = (mod_value_load == 0)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln87 = store i16 %x_n, i16 %y2" [FIR_HLS.cpp:87]   --->   Operation 19 'store' 'store_ln87' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %x_n" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 20 'sext' 'sext_ln39' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%H_accu_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 21 'load' 'H_accu_FIR_int_40_load' <Predicate = (mod_value_load == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 22 [3/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 22 'mul' 'mul_ln39' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [2/2] (3.39ns)   --->   "%ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310, i16 %y2_load" [FIR_HLS.cpp:101]   --->   Operation 23 'call' 'ref_tmp22_i' <Predicate = (mod_value_load == 3)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%ref_tmp17_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i16 %y2_load" [FIR_HLS.cpp:96]   --->   Operation 24 'call' 'ref_tmp17_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln96 = shl i16 %ref_tmp17_i, i16 2" [FIR_HLS.cpp:96]   --->   Operation 25 'shl' 'shl_ln96' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.45ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln96" [FIR_HLS.cpp:96]   --->   Operation 26 'write' 'write_ln96' <Predicate = (mod_value_load == 2)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (0.52ns)   --->   "%br_ln99 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:99]   --->   Operation 27 'br' 'br_ln99' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%ref_tmp9_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i16 %y2_load" [FIR_HLS.cpp:92]   --->   Operation 28 'call' 'ref_tmp9_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln92 = shl i16 %ref_tmp9_i, i16 2" [FIR_HLS.cpp:92]   --->   Operation 29 'shl' 'shl_ln92' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.45ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln92" [FIR_HLS.cpp:92]   --->   Operation 30 'write' 'write_ln92' <Predicate = (mod_value_load == 1)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.52ns)   --->   "%br_ln94 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:94]   --->   Operation 31 'br' 'br_ln94' <Predicate = (mod_value_load == 1)> <Delay = 0.52>

State 3 <SV = 1> <Delay = 0.99>
ST_3 : Operation 32 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_accu_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 32 'load' 'H_accu_FIR_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %H_accu_FIR_int_40_load" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 33 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 34 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%fence_ln41 = fence void @_ssdm_op_Fence, i16 %kernel_out, i32 4294967295, i16 %output_r" [FIR_HLS.cpp:41->FIR_HLS.cpp:88]   --->   Operation 35 'fence' 'fence_ln41' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.64>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 36 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%sext_ln39_1 = sext i25 %mul_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 37 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i30 %trunc_ln39, i30 %sext_ln39_1" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 38 'add' 'add_ln39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln87 = call void @INTERPOLATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40" [FIR_HLS.cpp:87]   --->   Operation 39 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 3> <Delay = 1.52>
ST_5 : Operation 40 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i30 %trunc_ln39, i30 %sext_ln39_1" [FIR_HLS.cpp:39->FIR_HLS.cpp:88]   --->   Operation 40 'add' 'add_ln39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/2] (1.52ns)   --->   "%call_ln87 = call void @INTERPOLATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40" [FIR_HLS.cpp:87]   --->   Operation 41 'call' 'call_ln87' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %add_ln39, i32 16, i32 29" [FIR_HLS.cpp:88]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_3, i2 0" [FIR_HLS.cpp:88]   --->   Operation 43 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.45ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_s" [FIR_HLS.cpp:88]   --->   Operation 44 'write' 'write_ln88' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 45 [1/1] (0.52ns)   --->   "%br_ln90 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:90]   --->   Operation 45 'br' 'br_ln90' <Predicate = true> <Delay = 0.52>

State 6 <SV = 1> <Delay = 0.52>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310, i16 %y2_load" [FIR_HLS.cpp:101]   --->   Operation 46 'call' 'ref_tmp22_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln101 = shl i16 %ref_tmp22_i, i16 2" [FIR_HLS.cpp:101]   --->   Operation 47 'shl' 'shl_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.45ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln101" [FIR_HLS.cpp:101]   --->   Operation 48 'write' 'write_ln101' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 49 [1/1] (0.52ns)   --->   "%br_ln0 = br void %INTERPOLATOR.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.52>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%storemerge2_i = phi i2 1, void %if.then.i, i2 2, void %if.then6.i, i2 0, void %if.else19.i, i2 3, void %if.then14.i"   --->   Operation 50 'phi' 'storemerge2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i2 %storemerge2_i, i2 %mod_value"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.944ns
The critical path consists of the following:
	'load' operation 2 bit ('mod_value_load', FIR_HLS.cpp:86) on static variable 'mod_value' [18]  (0.000 ns)
	'call' operation 16 bit ('ref_tmp9_i', FIR_HLS.cpp:92) to 'FIR_filter.2' [27]  (3.396 ns)
	blocking operation 0.548 ns on control path)

 <State 2>: 0.525ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('storemerge2_i') [52]  (0.525 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[39] ('mul_ln39', FIR_HLS.cpp:39->FIR_HLS.cpp:88) [37]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[39] ('mul_ln39', FIR_HLS.cpp:39->FIR_HLS.cpp:88) [37]  (0.000 ns)
	'add' operation 30 bit of DSP[39] ('add_ln39', FIR_HLS.cpp:39->FIR_HLS.cpp:88) [39]  (0.645 ns)

 <State 5>: 1.527ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln87', FIR_HLS.cpp:87) to 'INTERPOLATOR_Pipeline_VITIS_LOOP_41_1' [41]  (1.527 ns)

 <State 6>: 0.525ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('storemerge2_i') [52]  (0.525 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
