@subtask s0
manual sample1.in
manual sample2.in
manual sample3.in

@subtask s1
manual sample1.in
s1gen 2 random 0 3
s1gen 3 random 0 5
s1gen 4 random 10000 1
s1gen 5 random 10000 2
s1gen 6 random 10000 3
s1gen 7 random 10000 4
s1gen 8 random 10000 5
s1gen 9 tle 10000 1
s1gen 10 tle 10000 1
s1gen 11 askall 10000 1
s1gen 12 askall 10000 2
s1gen 13 askall 10000 3
s1gen 14 askall 10000 4

@subtask s2
@include s1
s2gen 1 random 0 3
s2gen 2 random 0 5
s2gen 3 random 10000 1
s2gen 4 random 10000 2
s2gen 5 random 10000 3
s2gen 6 random 10000 4
s2gen 7 random 10000 5
s2gen 8 tle 10000 1
s2gen 9 tle 10000 1
s2gen 10 askall 10000 1
s2gen 11 askall 10000 2
s2gen 12 askall 10000 3
s2gen 13 askall 10000 4
s2gen 14 edge 10000 1

@subtask s3
@include s2
manual sample2.in
s3gen 2 random 0 3
s3gen 3 random 0 5
s3gen 4 random 10000 1
s3gen 5 random 10000 2
s3gen 6 random 10000 3
s3gen 7 random 10000 4
s3gen 8 random 10000 5
s3gen 9 tle 10000 1
s3gen 10 tle 10000 1
s3gen 11 askall 10000 1
s3gen 12 askall 10000 2
s3gen 13 askall 10000 3
s3gen 14 askall 10000 4
s3gen 15 edge 10000 1

@subtask s4
@include s3
s4gen 1 random 0 3 2
s4gen 2 random 0 4 2
s4gen 3 random 10000 1 1
s4gen 4 random 10000 1 3
s4gen 5 random 10000 2 1
s4gen 6 random 10000 2 3
s4gen 7 random 10000 3 1
s4gen 8 random 10000 3 3
s4gen 9 random 10000 4 1
s4gen 10 random 10000 4 2
s4gen 11 random 10000 5 1
s4gen 12 tle 10000 1 32
s4gen 13 tle 10000 1 32
s4gen 14 tle 10000 1 2048
s4gen 15 tle 10000 1 2048
s4gen 16 tle 10000 1 4096
s4gen 17 tle 10000 1 4096
s4gen 18 askall 10000 0 1
s4gen 19 askall 10000 0 2
s4gen 20 askall 10000 1 1
s4gen 21 askall 10000 1 2
s4gen 22 askall 10000 2 1
s4gen 23 askall 10000 2 2
s4gen 24 askall 10000 3 1
s4gen 25 askall 10000 3 2
s4gen 26 askall 10000 4 1
s4gen 27 edge 10000 1 1
s4gen 28 edge 10000 1 1
s4gen 29 empty 10000 1 1 200
s4gen 30 empty 10000 2 1 200
s4gen 31 empty 10000 3 1 200
s4gen 32 empty 10000 1 0 3
s4gen 33 empty 10000 1 1 1000
s4gen 34 empty 10000 2 1 1000
s4gen 35 empty 10000 2 1 6000
s4gen 36 empty 10000 2 1 6000

@subtask s5
@include s0
@include s4
gen 1 random 0 3 2 1
gen 2 random 0 4 1 1
gen 3 random 10000 1 1 1
gen 4 random 10000 1 2 1
gen 5 random 10000 2 1 1
gen 6 random 10000 2 2 1
gen 7 random 10000 3 1 1
gen 8 random 10000 3 2 1
gen 9 random 10000 4 1 1
gen 10 random 10000 4 2 1
gen 11 random 10000 5 1 1
gen 12 tle 10000 1 32 1
gen 13 tle 10000 1 32 1
gen 14 tle 10000 1 128 1
gen 15 tle 10000 1 128 1
gen 16 tle 10000 1 4096 1
gen 17 tle 10000 1 4096 1
gen 18 askall 10000 0 1 2
gen 19 askall 10000 0 2 1
gen 20 askall 10000 1 1 1
gen 21 askall 10000 1 2 1
gen 22 askall 10000 2 1 1
gen 23 askall 10000 2 2 1
gen 24 askall 10000 3 1 1
gen 25 askall 10000 3 2 1
gen 26 askall 10000 4 1 1
gen 27 empty 10000 1 0 1 10
gen 28 empty 10000 1 1 1 1000
gen 29 empty 10000 2 1 1 1000
gen 30 empty 10000 3 1 1 5000
gen 31 empty 10000 1 1 1 6000
gen 32 empty 10000 2 1 1 6000
