[{"DBLP title": "$\\text{MP}\\ell\\circ \\mathrm{C}$: Privacy-Preserving IP Verification Using Logic Locking and Secure Multiparty Computation.", "DBLP authors": ["Dimitris Mouris", "Charles Gouert", "Nektarios Georgios Tsoutsos"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224859", "OA papers": []}, {"DBLP title": "On-Chip SRAM Disclosure Attack Prevention Technique for SoC.", "DBLP authors": ["Prokash Ghosh", "Yogesh Gholap", "Virendra Singh"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224860", "OA papers": [{"PaperId": "https://openalex.org/W4386211244", "PaperTitle": "On-Chip SRAM Disclosure Attack Prevention Technique for SoC", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 3.0}, "Authors": ["Prokash Ghosh", "Yogesh Gholap", "Virendra Singh"]}]}, {"DBLP title": "Towards Dependable RISC-V Cores for Edge Computing Devices.", "DBLP authors": ["Pegdwende Romaric Nikiema", "Alessandro Palumbo", "Allan Aasma", "Luca Cassano", "Angeliki Kritikakou", "Ari Kulmala", "Jari Lukkarila", "Marco Ottavi", "Rafail Psiakis", "Marcello Traiola"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224862", "OA papers": [{"PaperId": "https://openalex.org/W4386207924", "PaperTitle": "Towards Dependable RISC-V Cores for Edge Computing Devices", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e9 de Rennes": 0.75, "Institut national de recherche en informatique et en automatique": 0.75, "Centre National de la Recherche Scientifique": 0.75, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.75, "Politecnico di Milano": 2.0, "Technology Innovation Institute": 4.0, "University of Twente": 1.0}, "Authors": ["Pegdwende Romaric Nikiema", "Alessandro Palumbo", "Allan Aasma", "Luca Cassano", "Angeliki Kritikakou", "Ari Kulmala", "Jari Lukkarila", "Marco Ottavi", "Rafail Psiakis", "Marcello Traiola"]}]}, {"DBLP title": "ML-Based Online Design Error Localization for RISC-V Implementations.", "DBLP authors": ["Hardi Selg", "Maksim Jenihhin", "Peeter Ellervee", "Jaan Raik"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224864", "OA papers": [{"PaperId": "https://openalex.org/W4386214963", "PaperTitle": "ML-Based Online Design Error Localization for RISC-V Implementations", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Hardi Selg", "Maksim Jenihhin", "Peeter Ellervee", "Jaan Raik"]}]}, {"DBLP title": "TREFU: An Online Error Detecting and Correcting Fault Tolerant GPGPU Architecture.", "DBLP authors": ["Raghunandana K. K", "B. K. S. V. L. Varaprasad", "Matteo Sonza Reorda", "Virendra Singh"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224865", "OA papers": [{"PaperId": "https://openalex.org/W4386211398", "PaperTitle": "TREFU: An Online Error Detecting and Correcting Fault Tolerant GPGPU Architecture", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Space Research Organisation": 1.0, "Polytechnic University of Turin": 1.0, "Indian Institute of Technology Bombay": 1.0}, "Authors": ["K K Raghunandana", "Varaprasad B.K.S.V.L.", "M. Sonza Reorda", "Virendra Singh"]}]}, {"DBLP title": "SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core.", "DBLP authors": ["Marcel Sarraseca", "Sergi Alcaide", "Francisco Fuentes", "Juan Carlos Rodriguez", "Feng Chang", "Ilham Lasfar", "Ramon Canal", "Francisco J. Cazorla", "Jaume Abella"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224867", "OA papers": [{"PaperId": "https://openalex.org/W4386210925", "PaperTitle": "SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 4.5, "Barcelona Supercomputing Center": 4.5}, "Authors": ["Marcel Sarraseca", "Sergi Alcaide", "Francisco Fuentes", "Juan Carlos Rodr\u00edguez", "Chang Feng", "Ilham Lasfar", "Ram\u00f3n Canal", "Francisco J. Cazorla", "Jaume Abella"]}]}, {"DBLP title": "Microarchitecture-Aware Timing Error Prediction via Deep Neural Networks.", "DBLP authors": ["Styliani Tompazi", "Georgios Karakonstantis"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224868", "OA papers": [{"PaperId": "https://openalex.org/W4386211403", "PaperTitle": "Microarchitecture-Aware Timing Error Prediction via Deep Neural Networks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Queen's University Belfast": 2.0}, "Authors": ["Styliani Tompazi", "Georgios Karakonstantis"]}]}, {"DBLP title": "A Learning-Based Approach for Single Event Transient Analysis in Pass Transistor Logic.", "DBLP authors": ["Z. Zhang", "Zhihang Wu", "Christian Weis", "Norbert Wehn", "Mehdi Baradaran Tahoori"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224869", "OA papers": [{"PaperId": "https://openalex.org/W4386214934", "PaperTitle": "A Learning-Based Approach for Single Event Transient Analysis in Pass Transistor Logic", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Huawei Technologies (China)": 1.0, "University of Koblenz and Landau": 1.0, "University of Kaiserslautern": 1.0}, "Authors": ["Z. Zhang", "Zhihang Wu", "Christian Weis", "Norbert Wehn", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Silent Data Corruptions: The Stealthy Saboteurs of Digital Integrity.", "DBLP authors": ["George Papadimitriou", "Dimitris Gizopoulos", "Harish Dattatraya Dixit", "Sriram Sankar"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224870", "OA papers": [{"PaperId": "https://openalex.org/W4386214938", "PaperTitle": "Silent Data Corruptions: The Stealthy Saboteurs of Digital Integrity", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National and Kapodistrian University of Athens": 2.0, "BC Platforms (Finland)": 1.0, "Meta (United States)": 1.0}, "Authors": ["George N. Papadimitriou", "Dimitris Gizopoulos", "Harish Dattatraya Dixit", "Sriram Sankar"]}]}, {"DBLP title": "BALoo: First and Efficient Countermeasure Dedicated to Persistent Fault Attacks.", "DBLP authors": ["Pierre-Antoine Tissot", "Lilian Bossuet", "Vincent Grosso"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224871", "OA papers": [{"PaperId": "https://openalex.org/W4386212426", "PaperTitle": "BALoo: First and Efficient Countermeasure Dedicated to Persistent Fault Attacks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Laboratoire Hubert Curien": 2.5, "Centre National de la Recherche Scientifique": 0.5}, "Authors": ["Pierre-Antoine Tissot", "Lilian Bossuet", "Vincent Grosso"]}]}, {"DBLP title": "Artificial Neural Network Accelerator for Classification of In-Field Conducted Noise in Integrated Circuits' DC Power Lines.", "DBLP authors": ["Fabian Vargas", "Douglas Borba", "Juliano Benfica", "Rizwan Tariq Syed"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224874", "OA papers": [{"PaperId": "https://openalex.org/W4386210996", "PaperTitle": "Artificial Neural Network Accelerator for Classification of In-Field Conducted Noise in Integrated Circuits' DC Power Lines", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0}, "Authors": ["F. Vargas", "D. Borba", "Juliano Benfica", "Rizwan Tariq Syed"]}]}, {"DBLP title": "On-Line Method to Limit Unreliability and Bit-Aliasing in RO-PUF.", "DBLP authors": ["Sergio Vinagrero Gutierrez", "Giorgio Di Natale", "Elena Ioana Vatajelu"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224877", "OA papers": [{"PaperId": "https://openalex.org/W4386207969", "PaperTitle": "On-Line Method to Limit Unreliability and Bit-Aliasing in RO-PUF", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Sergio Vinagrero Guti\u00e9rrez", "Giorgio Di Natale", "Ioana Vatajelu"]}]}, {"DBLP title": "An Integrated Testbed for Trojans in Printed Circuit Boards with Fuzzing Capabilities.", "DBLP authors": ["Prashanth Krishnamurthy", "Hammond Pearce", "Virinchi Roy Surabhi", "Joshua Trujillo", "Ramesh Karri", "Farshad Khorrami"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224878", "OA papers": [{"PaperId": "https://openalex.org/W4386211262", "PaperTitle": "An Integrated Testbed for Trojans in Printed Circuit Boards with Fuzzing Capabilities", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Nuclear Security Administration": 1.0}, "Authors": ["P. Krishnamurthy", "Hammond Pearce", "Virinchi Roy Surabhi", "Joshua Trujillo", "Ramesh Karri", "Farshad Khorrami"]}]}, {"DBLP title": "Radiation Hardness Evaluations of a Stacked Flip Flop in a 22 nm FD-SOI Process by Heavy-Ion Irradiation.", "DBLP authors": ["Shotaro Sugitani", "Ryuichi Nakajima", "Takafumi Ito", "Jun Furuta", "Kazutoshi Kobayashi", "Mathieu Louvat", "Francois Jacquet", "Jean-Christophe Eloy", "Olivier Montfort", "Lionel Jure", "Vincent Huard"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224879", "OA papers": [{"PaperId": "https://openalex.org/W4386207926", "PaperTitle": "Radiation Hardness Evaluations of a Stacked Flip Flop in a 22 nm FD-SOI Process by Heavy-Ion Irradiation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyoto Institute of Technology": 5.0, "Dolphin Design (France)": 6.0}, "Authors": ["Suehiro Sugitani", "Ryuichi Nakajima", "Takafumi Ito", "Jun Furuta", "Kazutoshi Kobayashi", "Mathieu Louvat", "Francois Jacquet", "Jean\u2010Christophe Eloy", "Olivier Montfort", "Lionel Jure", "V. Huard"]}]}, {"DBLP title": "SLM ISA and Hardware Extensions for RISC-V Processors.", "DBLP authors": ["Seyedeh Maryam Ghasemi", "Sergej Meschkov", "Jonas Krautter", "Dennis R. E. Gnad", "Mehdi B. Tahoori"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224880", "OA papers": [{"PaperId": "https://openalex.org/W4386211362", "PaperTitle": "SLM ISA and Hardware Extensions for RISC-V Processors", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Seyedeh Maryam Ghasemi", "Sergej Meschkov", "Jonas Krautter", "Dennis R. E. Gnad", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Evaluation and Mitigation of Faults Affecting Swin Transformers.", "DBLP authors": ["Gabriele Gavarini", "Annachiara Ruospo", "Ernesto S\u00e1nchez"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224882", "OA papers": [{"PaperId": "https://openalex.org/W4386214823", "PaperTitle": "Evaluation and Mitigation of Faults Affecting Swin Transformers", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["G. Gavarini", "Annachiara Ruospo", "Ernesto S\u00e1nchez"]}]}, {"DBLP title": "ShapeShifter: Protecting FPGAs from Side-Channel Attacks with Isofunctional Heterogeneous Modules.", "DBLP authors": ["Mahya Morid Ahmadi", "Lilas Alrahis", "Ozgur Sinanoglu", "Muhammad Shafique"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224883", "OA papers": [{"PaperId": "https://openalex.org/W4386214929", "PaperTitle": "ShapeShifter: Protecting FPGAs from Side-Channel Attacks with Isofunctional Heterogeneous Modules", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 1.0, "New York University Abu Dhabi": 3.0}, "Authors": ["Mahya Morid Ahmadi", "Lilas Alrahis", "Ozgur Sinanoglu", "Muhammad Shafique"]}]}, {"DBLP title": "Exploiting the Error Resilience of the Preconditioned Conjugate Gradient Method for Energy and Delay Optimization.", "DBLP authors": ["Natalia Lylina", "Stefan Holst", "Hanieh Jafarzadeh", "Alexandra Kourfali", "Hans-Joachim Wunderlich"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224885", "OA papers": [{"PaperId": "https://openalex.org/W4386211435", "PaperTitle": "Exploiting the Error Resilience of the Preconditioned Conjugate Gradient Method for Energy and Delay Optimization", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Stuttgart": 4.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Natalia Lylina", "Stefan Holst", "Hanieh Jafarzadeh", "Alexandra Kourfali", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "A Study of High Temperature Effects on Ring Oscillator Based Physical Unclonable Functions.", "DBLP authors": ["Aghiles Douadi", "Giorgio Di Natale", "Paolo Maistri", "Elena Ioana Vatajelu", "Vincent Beroulle"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224886", "OA papers": [{"PaperId": "https://openalex.org/W4385262247", "PaperTitle": "A Study of High Temperature Effects on Ring Oscillator Based Physical Unclonable Functions", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 4.0, "Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes": 1.0}, "Authors": ["Aghiles Douadi", "Giorgio Di Natale", "Paolo Maistri", "Ioana Vatajelu", "Vincent Beroulle"]}]}, {"DBLP title": "On the Facilitation of Voltage Over-Scaling and Minimization of Timing Errors in Floating-Point Multipliers.", "DBLP authors": ["Georgios Chatzitsompanis", "Georgios Karakonstantis"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224887", "OA papers": [{"PaperId": "https://openalex.org/W4386211331", "PaperTitle": "On the Facilitation of Voltage Over-Scaling and Minimization of Timing Errors in Floating-Point Multipliers", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Electronics": 2.0}, "Authors": ["Georgios Chatzitsompanis", "Georgios Karakonstantis"]}]}, {"DBLP title": "Detecting Hardware Faults in Approximate Adders via Minimum Redundancy.", "DBLP authors": ["Ioannis Tsounis", "Dimitris Agiakatsikas", "Mihalis Psarakis"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224888", "OA papers": [{"PaperId": "https://openalex.org/W4386214869", "PaperTitle": "Detecting Hardware Faults in Approximate Adders via Minimum Redundancy", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Piraeus": 3.0}, "Authors": ["Ioannis Tsounis", "Dimitris Agiakatsikas", "Mihalis Psarakis"]}]}, {"DBLP title": "Avoiding Soft Error-Induced Illegal Memory Accesses in GPU with Inter-Thread Communication.", "DBLP authors": ["Riku Iwamoto", "Masanori Hashimoto"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224889", "OA papers": [{"PaperId": "https://openalex.org/W4386215095", "PaperTitle": "Avoiding Soft Error-Induced Illegal Memory Accesses in GPU with Inter-Thread Communication", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osaka University": 1.0, "Kyoto University": 1.0}, "Authors": ["Riku Iwamoto", "Masanori Hashimoto"]}]}, {"DBLP title": "A Novel Approach to Error Resilience in Online Reinforcement Learning.", "DBLP authors": ["Chandramouli N. Amarnath", "Abhijit Chatterjee"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224892", "OA papers": [{"PaperId": "https://openalex.org/W4386211404", "PaperTitle": "A Novel Approach to Error Resilience in Online Reinforcement Learning", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Chandramouli Amarnath", "Abhijit Chatterjee"]}]}, {"DBLP title": "Ray-Spect: Local Parametric Degradation for Secure Designs: An application to X-Ray Fault Injection.", "DBLP authors": ["Nasr-Eddine Ouldei Tebina", "Laurent Maingault", "Nacer-Eddine Zergainoh", "Guillaume Hubert", "Paolo Maistri"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224894", "OA papers": [{"PaperId": "https://openalex.org/W4386210977", "PaperTitle": "Ray-Spect: Local Parametric Degradation for Secure Designs: An application to X-Ray Fault Injection", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut polytechnique de Grenoble": 1.0, "Universit\u00e9 Grenoble Alpes": 1.0, "Centre National de la Recherche Scientifique": 1.0, "CEA LETI": 0.5, "Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives": 0.5, "Universit\u00e9 de Toulouse": 1.0}, "Authors": ["Nasr-Eddine Ouldei Tebina", "L. Maingault", "Nacer-Eddine Zergainoh", "G. Hubert", "Paolo Maistri"]}]}, {"DBLP title": "Minimum SRAM Retention Voltage: Insight about optimizing Power Efficiency across Temperature Profile, Process Variation and Aging.", "DBLP authors": ["Yunus Emre Aslan", "Florian Cacho", "T. Kumar", "D. K. Janardan", "A. Kumar", "F. Giner", "M. Faurichon", "Lorena Anghel"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224895", "OA papers": []}, {"DBLP title": "On Evaluating the Security of Dynamic Scan Obfuscation Scheme.", "DBLP authors": ["Gaurav Kumar", "Anjum Riaz", "Yamuna Prasad", "Satyadev Ahlawat"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224896", "OA papers": [{"PaperId": "https://openalex.org/W4386211261", "PaperTitle": "On Evaluating the Security of Dynamic Scan Obfuscation Scheme", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Jammu": 4.0}, "Authors": ["Gaurav Kumar", "Anjum Riaz", "Yamuna Prasad", "Satyadev Ahlawat"]}]}, {"DBLP title": "About the Correlation between Logical Identified Faulty Gates and their Layout Characteristics.", "DBLP authors": ["Paolo Bernardi", "Lorenzo Cardone", "Giusy Iaria", "Davide Appello", "Giuseppe Garozzo", "Vincenzo Tancorre"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224897", "OA papers": [{"PaperId": "https://openalex.org/W4386214854", "PaperTitle": "About the Correlation between Logical Identified Faulty Gates and their Layout Characteristics", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["Paolo Bernardi", "Lorenzo Cardone", "G. Iaria", "D. Appello", "G. Garozzo", "V. Tancorre"]}]}, {"DBLP title": "On the Development of Prognostics and System Health Management (PHM) Techniques for ReRAM Applications.", "DBLP authors": ["Jose Cayo", "Matias Melivilu", "Antonio Rubio", "Ioannis Vourkas"], "year": 2023, "doi": "https://doi.org/10.1109/IOLTS59296.2023.10224898", "OA papers": [{"PaperId": "https://openalex.org/W4386211371", "PaperTitle": "On the Development of Prognostics and System Health Management (PHM) Techniques for ReRAM Applications", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federico Santa Mar\u00eda Technical University": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Jose Cayo", "Matias Melivilu", "Antonio Rubio", "Ioannis Vourkas"]}]}]