{
  "module_name": "instruction.json",
  "hash_id": "47583bab63dd23442efe91e7bc58fa50c72b5672f89b32ff93eb04cf782fb1e6",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-x2/instruction.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"SW_INCR\"\n    },\n    {\n        \"ArchStdEvent\": \"INST_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_RETURN\"\n    },\n    {\n        \"ArchStdEvent\": \"CID_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"INST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"TTBR_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_MIS_PRED_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"OP_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"OP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LDREX_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_PASS_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_FAIL_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"STREX_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"VFP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"PC_WRITE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"CRYPTO_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ISB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DSB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DMB_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"RC_LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"RC_ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_INST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_INST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_HP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_SP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_DP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_PRED_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_PRED_EMPTY_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_PRED_FULL_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_PRED_PARTIAL_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_PRED_NOT_FULL_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_LDFF_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_LDFF_FAULT_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_SCALE_OPS_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_FIXED_OPS_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT8_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT16_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT32_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT64_SPEC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}