#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 26 14:49:03 2020
# Process ID: 29704
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26648 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.680 ; gain = 565.336
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/pbuffer_splitter_wrapper.bd}
Adding component instance block -- xilinx.com:module_ref:ParallelBuffer:1.0 - ParallelBuffer_0
Adding component instance block -- xilinx.com:module_ref:dataSplit:1.0 - dataSplit_0
Successfully read diagram <pbuffer_splitter_wrapper> from BD file <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/pbuffer_splitter_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.996 ; gain = 6.516
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
set_property location {1 141 -196} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
save_bd_design
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.srcs\sources_1\bd\pbuffer_splitter_wrapper\pbuffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ui/bd_54e14c6a.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
export_ip_user_files -of_objects  [get_files C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/constrs_1/new/ESP32_Map.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/constrs_1/new/ESP32_Map.xdc
file delete -force C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/constrs_1/new/ESP32_Map.xdc
add_files -fileset constrs_1 -norecurse {{C:/Users/monke/Documents/GitHub/ReconHardware/MCUSoftware/reconfigMultiplyBlock/FPGA Files/reconfigMultiplyBlock.xdc}}
save_bd_design
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.srcs\sources_1\bd\pbuffer_splitter_wrapper\pbuffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ui/bd_54e14c6a.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.srcs\sources_1\bd\pbuffer_splitter_wrapper\pbuffer_splitter_wrapper.bd> 
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/synth/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/sim/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hdl/pbuffer_splitter_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [Ipptcl 7-5] XIT evaluation error: Invalid file name: c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef
ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/processing_system7_v5_5/xit/xdc.xit': ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.

ERROR: [Common 17-99] Failed to open zip archive c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef.
Resolution: Check that you have write permissions at the path specified, and sufficient free disk space.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'processing_system7_0'. Failed to generate 'Vivado Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'processing_system7_0'. Failed to generate 'Vivado Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block processing_system7_0 
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hw_handoff/pbuffer_splitter_wrapper.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hw_handoff/pbuffer_splitter_wrapper_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/synth/pbuffer_splitter_wrapper.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
make_wrapper -files [get_files C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/pbuffer_splitter_wrapper.bd] -top
INFO: [BD 41-1662] The design 'pbuffer_splitter_wrapper.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.srcs\sources_1\bd\pbuffer_splitter_wrapper\pbuffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ui/bd_54e14c6a.ui> 
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/synth/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/sim/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hdl/pbuffer_splitter_wrapper_wrapper.v
add_files -norecurse C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hdl/pbuffer_splitter_wrapper_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/pbuffer_splitter_wrapper.bd}
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'pbuffer_splitter_wrapper.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiplyBlock\reconfigMultiplyBlock.srcs\sources_1\bd\pbuffer_splitter_wrapper\pbuffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ui/bd_54e14c6a.ui> 
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/synth/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/sim/pbuffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hdl/pbuffer_splitter_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [Ipptcl 7-5] XIT evaluation error: Invalid file name: c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef
ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/processing_system7_v5_5/xit/xdc.xit': ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.

ERROR: [Common 17-99] Failed to open zip archive c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/ip/pbuffer_splitter_wrapper_processing_system7_0_0/hdl/verilog/pbuffer_splitter_wrapper_processing_system7_0_0.hwdef.
Resolution: Check that you have write permissions at the path specified, and sufficient free disk space.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'processing_system7_0'. Failed to generate 'Vivado Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'processing_system7_0'. Failed to generate 'Vivado Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block processing_system7_0 
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hw_handoff/pbuffer_splitter_wrapper.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/hw_handoff/pbuffer_splitter_wrapper_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiplyBlock/reconfigMultiplyBlock.srcs/sources_1/bd/pbuffer_splitter_wrapper/synth/pbuffer_splitter_wrapper.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 14:58:26 2020...
