{"files":[{"patch":"@@ -2650,8 +2650,0 @@\n-  INSN(vaesem_vs,   0b1110111, 0b010, 0b00010, 0b101001);\n-  INSN(vaesef_vs,   0b1110111, 0b010, 0b00011, 0b101001);\n-\n-  INSN(vaesdm_vs,   0b1110111, 0b010, 0b00000, 0b101001);\n-  INSN(vaesdf_vs,   0b1110111, 0b010, 0b00001, 0b101001);\n-\n-  INSN(vaesz_vs,    0b1110111, 0b010, 0b00111, 0b101001);\n-\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":0,"deletions":8,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -2643,1 +2643,0 @@\n-    assert(UseZvbb, \"need vector bit manipulation (Zvbb extension) support\");\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":0,"deletions":1,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -443,2 +443,2 @@\n-      if (!(UseZvbb && UseZbb)) {\n-        warning(\"Cannot enable UseAESCTRIntrinsics on cpu without UseZvbb and UseZbb support.\");\n+      if (!UseZbb) {\n+        warning(\"Cannot enable UseAESCTRIntrinsics on cpu without UseZbb support.\");\n","filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}