{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 15:25:37 2014 " "Info: Processing started: Thu Apr 10 15:25:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g23_lab5 -c g23_lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g23_lab5 -c g23_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g23_lab5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g23_lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 4798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 4799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 4800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 42 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "edit_mode " "Info: Pin edit_mode not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { edit_mode } } } { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 32 0 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { edit_mode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|comb~2 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|comb~2" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|g23_HMS_counter:HMS_counter|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 3454 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|comb~3 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|comb~3" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|g23_HMS_counter:HMS_counter|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 3464 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|comb~3 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|comb~3" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 4222 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 24 0 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[13\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[12\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[11\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[10\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[9\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[8\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|lpm_counter:days_counter\|cntr_sqk:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_sqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_sqk.tdf" 106 19 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:days_counter|cntr_sqk:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "g23_lab5_testbed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5_testbed.vhd" 25 0 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~11  " "Info: Automatically promoted node g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_22l.tdf" 90 8 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 3408 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|lpm_counter:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2\|aneb_result_wire\[0\]~0  " "Info: Automatically promoted node g23_UTC_to_MTC:utc_mtc\|g23_HMS_counter:HMS_counter\|lpm_counter:hours_counter\|cntr_12l:auto_generated\|cmpr_9cc:cmpr2\|aneb_result_wire\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|Equal3~0 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|Equal3~0" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 148 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2365 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|date_reached~0 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|date_reached~0" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|date_reached~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|Equal3~1 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|Equal3~1" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 148 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|Equal3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2368 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|date_reached~1 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|date_reached~1" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|date_reached~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|Equal3~2 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|Equal3~2" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 148 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|Equal3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|date_reached~2 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|date_reached~2" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|date_reached~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2372 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|Equal4~0 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|Equal4~0" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 149 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2373 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|date_reached~3 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|date_reached~3" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|date_reached~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2374 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|date_reached~19 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|date_reached~19" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|date_reached~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2390 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_UTC_to_MTC:utc_mtc\|Equal4~1 " "Info: Destination node g23_UTC_to_MTC:utc_mtc\|Equal4~1" {  } { { "g23_UTC_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_UTC_to_MTC.vhd" 149 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|Equal4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2391 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cmpr_9cc.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|g23_HMS_counter:HMS_counter|lpm_counter:hours_counter|cntr_12l:auto_generated|cmpr_9cc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cdesal/github/digital-system-design/lab5/" 0 { } { { 0 { 0 ""} 0 2364 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "47.393 ns register register " "Info: Estimated most critical path is register to register delay of 47.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_UTC_to_MTC:utc_mtc\|lpm_counter:secs_counter\|cntr_vqk:auto_generated\|safe_q\[2\] 1 REG LAB_X16_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y12; Fanout = 18; REG Node = 'g23_UTC_to_MTC:utc_mtc\|lpm_counter:secs_counter\|cntr_vqk:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_UTC_to_MTC:utc_mtc|lpm_counter:secs_counter|cntr_vqk:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_vqk.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_vqk.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.495 ns) 1.289 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[2\]~1 2 COMB LAB_X15_Y12 1 " "Info: 2: + IC(0.794 ns) + CELL(0.495 ns) = 1.289 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.289 ns" { g23_UTC_to_MTC:utc_mtc|lpm_counter:secs_counter|cntr_vqk:auto_generated|safe_q[2] g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[2]~1 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.369 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[3\]~3 3 COMB LAB_X15_Y12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.369 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[2]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[3]~3 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.449 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[4\]~5 4 COMB LAB_X15_Y12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.449 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[3]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[4]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.529 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[5\]~7 5 COMB LAB_X15_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.529 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[4]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[5]~7 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.609 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[6\]~1 6 COMB LAB_X15_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.609 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[6\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[5]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[6]~1 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.689 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[7\]~3 7 COMB LAB_X15_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.689 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[7\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[6]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[7]~3 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.769 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[8\]~5 8 COMB LAB_X15_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.769 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[8\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[7]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[8]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.849 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[9\]~7 9 COMB LAB_X15_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.849 ns; Loc. = LAB_X15_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[9\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[8]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[9]~7 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 2.405 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[10\]~8 10 COMB LAB_X15_Y11 2 " "Info: 10: + IC(0.098 ns) + CELL(0.458 ns) = 2.405 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder1\[10\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[9]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[10]~8 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.517 ns) 3.982 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[10\]~3 11 COMB LAB_X14_Y12 2 " "Info: 11: + IC(1.060 ns) + CELL(0.517 ns) = 3.982 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[10\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[10]~8 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[10]~3 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.062 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[11\]~5 12 COMB LAB_X14_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.062 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[11\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[10]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[11]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.142 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[12\]~7 13 COMB LAB_X14_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.142 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[12\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[11]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[12]~7 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.222 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[13\]~9 14 COMB LAB_X14_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.222 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[12]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[13]~9 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 4.778 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[14\]~10 15 COMB LAB_X14_Y11 2 " "Info: 15: + IC(0.098 ns) + CELL(0.458 ns) = 4.778 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder2\[14\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[13]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[14]~10 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.517 ns) 6.355 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[14\]~9 16 COMB LAB_X15_Y10 2 " "Info: 16: + IC(1.060 ns) + CELL(0.517 ns) = 6.355 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[14\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[14]~10 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[14]~9 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.435 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[15\]~11 17 COMB LAB_X15_Y10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.435 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[15\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[14]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[15]~11 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.515 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[16\]~13 18 COMB LAB_X15_Y10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.515 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[16\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[15]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[16]~13 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 7.071 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[17\]~14 19 COMB LAB_X15_Y9 2 " "Info: 19: + IC(0.098 ns) + CELL(0.458 ns) = 7.071 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder3\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[16]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[17]~14 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.517 ns) 8.648 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder4\[17\]~13 20 COMB LAB_X16_Y10 2 " "Info: 20: + IC(1.060 ns) + CELL(0.517 ns) = 8.648 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder4\[17\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[17]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[17]~13 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 9.204 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder4\[18\]~14 21 COMB LAB_X16_Y9 2 " "Info: 21: + IC(0.098 ns) + CELL(0.458 ns) = 9.204 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder4\[18\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[17]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[18]~14 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.517 ns) 11.080 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder5\[18\]~11 22 COMB LAB_X19_Y10 2 " "Info: 22: + IC(1.359 ns) + CELL(0.517 ns) = 11.080 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder5\[18\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.876 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[18]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[18]~11 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 11.636 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder5\[19\]~12 23 COMB LAB_X19_Y9 2 " "Info: 23: + IC(0.098 ns) + CELL(0.458 ns) = 11.636 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder5\[19\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[18]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[19]~12 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 13.203 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[19\]~5 24 COMB LAB_X20_Y8 2 " "Info: 24: + IC(1.050 ns) + CELL(0.517 ns) = 13.203 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[19\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[19]~12 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[19]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.283 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[20\]~7 25 COMB LAB_X20_Y8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 13.283 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[20\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[19]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[20]~7 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 13.839 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[21\]~8 26 COMB LAB_X20_Y7 1 " "Info: 26: + IC(0.098 ns) + CELL(0.458 ns) = 13.839 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder6\[21\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[20]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[21]~8 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 15.406 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[21\]~39 27 COMB LAB_X21_Y8 2 " "Info: 27: + IC(1.050 ns) + CELL(0.517 ns) = 15.406 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[21\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[21]~8 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[21]~39 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.486 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[22\]~1 28 COMB LAB_X21_Y8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 15.486 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[22\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[21]~39 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[22]~1 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.566 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[23\]~3 29 COMB LAB_X21_Y8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.566 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[23\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[22]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[23]~3 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.646 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[24\]~5 30 COMB LAB_X21_Y8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.646 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[24\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[23]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[24]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 16.202 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[25\]~6 31 COMB LAB_X21_Y7 2 " "Info: 31: + IC(0.098 ns) + CELL(0.458 ns) = 16.202 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder7\[25\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[24]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[25]~6 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 17.780 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[25\]~5 32 COMB LAB_X22_Y9 2 " "Info: 32: + IC(1.061 ns) + CELL(0.517 ns) = 17.780 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[25\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[25]~6 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[25]~5 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.860 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[26\]~7 33 COMB LAB_X22_Y9 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 17.860 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[26\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[25]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[26]~7 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.940 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[27\]~9 34 COMB LAB_X22_Y9 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 17.940 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[27\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[26]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[27]~9 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.020 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[28\]~11 35 COMB LAB_X22_Y9 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.020 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[28\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[27]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[28]~11 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.100 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[29\]~13 36 COMB LAB_X22_Y9 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 18.100 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[29\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[28]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[29]~13 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 18.656 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[30\]~14 37 COMB LAB_X22_Y8 2 " "Info: 37: + IC(0.098 ns) + CELL(0.458 ns) = 18.656 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|adder8\[30\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[29]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[30]~14 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 20.223 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[30\]~57 38 COMB LAB_X23_Y9 2 " "Info: 38: + IC(1.050 ns) + CELL(0.517 ns) = 20.223 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[30\]~57'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[30]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[30]~57 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 20.401 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[31\]~59 39 COMB LAB_X23_Y8 2 " "Info: 39: + IC(0.098 ns) + CELL(0.080 ns) = 20.401 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[31\]~59'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.178 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[30]~57 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[31]~59 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.481 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[32\]~61 40 COMB LAB_X23_Y8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 20.481 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[32\]~61'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[31]~59 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[32]~61 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.561 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[33\]~63 41 COMB LAB_X23_Y8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 20.561 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[33\]~63'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[32]~61 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[33]~63 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.641 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[34\]~65 42 COMB LAB_X23_Y8 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 20.641 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[34\]~65'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[33]~63 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[34]~65 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.721 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[35\]~67 43 COMB LAB_X23_Y8 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 20.721 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[35\]~67'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[34]~65 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[35]~67 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.801 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[36\]~69 44 COMB LAB_X23_Y8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 20.801 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[36\]~69'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[35]~67 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[36]~69 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.881 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[37\]~71 45 COMB LAB_X23_Y8 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 20.881 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[37\]~71'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[36]~69 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[37]~71 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.961 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[38\]~73 46 COMB LAB_X23_Y8 1 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 20.961 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[38\]~73'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[37]~71 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[38]~73 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.419 ns g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[39\]~74 47 COMB LAB_X23_Y8 18 " "Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 21.419 ns; Loc. = LAB_X23_Y8; Fanout = 18; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_Seconds_to_Days:seconds_to_days\|day_fraction\[39\]~74'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[38]~73 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[39]~74 } "NODE_NAME" } } { "g23_Seconds_to_Days.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_Seconds_to_Days.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(3.615 ns) 26.529 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|mac_mult1~DATAOUT18 48 COMB DSPMULT_X28_Y12_N0 1 " "Info: 48: + IC(1.495 ns) + CELL(3.615 ns) = 26.529 ns; Loc. = DSPMULT_X28_Y12_N0; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.110 ns" { g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[39]~74 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_8ct.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/mult_8ct.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 26.833 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|mac_out2~DATAOUT18 49 COMB DSPOUT_X28_Y12_N2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.304 ns) = 26.833 ns; Loc. = DSPOUT_X28_Y12_N2; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.304 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_mult1~DATAOUT18 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_8ct.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/mult_8ct.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.495 ns) 28.009 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|op_1~1 50 COMB LAB_X29_Y12 2 " "Info: 50: + IC(0.681 ns) + CELL(0.495 ns) = 28.009 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.176 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_out2~DATAOUT18 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.467 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|op_1~2 51 COMB LAB_X29_Y12 2 " "Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 28.467 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|lpm_mult:Mult0\|mult_8ct:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~1 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.517 ns) 30.050 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~23 52 COMB LAB_X29_Y16 2 " "Info: 52: + IC(1.066 ns) + CELL(0.517 ns) = 30.050 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~2 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~23 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.130 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~25 53 COMB LAB_X29_Y16 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 30.130 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~23 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~25 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.210 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~27 54 COMB LAB_X29_Y16 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 30.210 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~25 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~27 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.458 ns) 30.766 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~28 55 COMB LAB_X29_Y15 4 " "Info: 55: + IC(0.098 ns) + CELL(0.458 ns) = 30.766 ns; Loc. = LAB_X29_Y15; Fanout = 4; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~27 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~28 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 32.333 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add1~25 56 COMB LAB_X30_Y16 2 " "Info: 56: + IC(1.050 ns) + CELL(0.517 ns) = 32.333 ns; Loc. = LAB_X30_Y16; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~28 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~25 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 32.791 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add1~26 57 COMB LAB_X30_Y16 4 " "Info: 57: + IC(0.000 ns) + CELL(0.458 ns) = 32.791 ns; Loc. = LAB_X30_Y16; Fanout = 4; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~25 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~26 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.517 ns) 34.980 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~5 58 COMB LAB_X23_Y15 2 " "Info: 58: + IC(1.672 ns) + CELL(0.517 ns) = 34.980 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~26 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~5 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.060 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~7 59 COMB LAB_X23_Y15 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 35.060 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~5 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~7 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 35.518 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~8 60 COMB LAB_X23_Y15 2 " "Info: 60: + IC(0.000 ns) + CELL(0.458 ns) = 35.518 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add2~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~7 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~8 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 36.744 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add3~1 61 COMB LAB_X22_Y15 2 " "Info: 61: + IC(0.709 ns) + CELL(0.517 ns) = 36.744 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add3~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~8 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~1 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 37.202 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add3~2 62 COMB LAB_X22_Y15 4 " "Info: 62: + IC(0.000 ns) + CELL(0.458 ns) = 37.202 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~1 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~2 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.517 ns) 38.736 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add4~9 63 COMB LAB_X18_Y15 2 " "Info: 63: + IC(1.017 ns) + CELL(0.517 ns) = 38.736 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add4~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.534 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~2 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~9 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 39.194 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add4~10 64 COMB LAB_X18_Y15 1 " "Info: 64: + IC(0.000 ns) + CELL(0.458 ns) = 39.194 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add4~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~9 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~10 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 40.420 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~5 65 COMB LAB_X19_Y15 1 " "Info: 65: + IC(0.709 ns) + CELL(0.517 ns) = 40.420 ns; Loc. = LAB_X19_Y15; Fanout = 1; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~10 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~5 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.500 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~7 66 COMB LAB_X19_Y15 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 40.500 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~5 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~7 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.580 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~9 67 COMB LAB_X19_Y15 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 40.580 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~7 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~9 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.660 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~11 68 COMB LAB_X19_Y15 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 40.660 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~9 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~11 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 41.118 ns g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~12 69 COMB LAB_X19_Y15 3 " "Info: 69: + IC(0.000 ns) + CELL(0.458 ns) = 41.118 ns; Loc. = LAB_X19_Y15; Fanout = 3; COMB Node = 'g23_UTC_to_MTC:utc_mtc\|g23_dayfrac_to_MTC:day_fraction_to_MTC\|Add5~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~11 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~12 } "NODE_NAME" } } { "g23_dayfrac_to_MTC.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/g23_dayfrac_to_MTC.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.122 ns) 42.240 ns g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~13 70 COMB LOOP LAB_X19_Y11 5 " "Info: 70: + IC(0.000 ns) + CELL(1.122 ns) = 42.240 ns; Loc. = LAB_X19_Y11; Fanout = 5; COMB LOOP Node = 'g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~13'" { { "Info" "ITDB_PART_OF_SCC" "g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~13 LAB_X19_Y11 " "Info: Loc. = LAB_X19_Y11; Node \"g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~13\"" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~12 LAB_X19_Y11 " "Info: Loc. = LAB_X19_Y11; Node \"g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~12\"" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~13 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_22l.tdf" 84 14 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~12 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 43.150 ns g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~6 71 COMB LAB_X20_Y11 1 " "Info: 71: + IC(0.588 ns) + CELL(0.322 ns) = 43.150 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~13 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~6 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 43.826 ns g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~7 72 COMB LAB_X20_Y11 5 " "Info: 72: + IC(0.131 ns) + CELL(0.545 ns) = 43.826 ns; Loc. = LAB_X20_Y11; Fanout = 5; COMB Node = 'g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~6 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~7 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 44.501 ns g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0 73 COMB LAB_X20_Y11 2 " "Info: 73: + IC(0.498 ns) + CELL(0.177 ns) = 44.501 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'g23_HMS_counter:mars_hms\|lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.675 ns" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~7 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_acc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cmpr_acc.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.521 ns) 45.767 ns g23_HMS_counter:mars_hms\|comb~2 74 COMB LAB_X20_Y14 6 " "Info: 74: + IC(0.745 ns) + CELL(0.521 ns) = 45.767 ns; Loc. = LAB_X20_Y14; Fanout = 6; COMB Node = 'g23_HMS_counter:mars_hms\|comb~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.266 ns" { g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 g23_HMS_counter:mars_hms|comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.758 ns) 47.393 ns g23_HMS_counter:mars_hms\|lpm_counter:minutes_counter\|cntr_22l:auto_generated\|pre_hazard\[5\] 75 REG LAB_X20_Y15 3 " "Info: 75: + IC(0.868 ns) + CELL(0.758 ns) = 47.393 ns; Loc. = LAB_X20_Y15; Fanout = 3; REG Node = 'g23_HMS_counter:mars_hms\|lpm_counter:minutes_counter\|cntr_22l:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.626 ns" { g23_HMS_counter:mars_hms|comb~2 g23_HMS_counter:mars_hms|lpm_counter:minutes_counter|cntr_22l:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab5/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.640 ns ( 54.10 % ) " "Info: Total cell delay = 25.640 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.753 ns ( 45.90 % ) " "Info: Total interconnect delay = 21.753 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "47.393 ns" { g23_UTC_to_MTC:utc_mtc|lpm_counter:secs_counter|cntr_vqk:auto_generated|safe_q[2] g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[2]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[3]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[4]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[5]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[6]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[7]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[8]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[9]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder1[10]~8 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[10]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[11]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[12]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[13]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder2[14]~10 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[14]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[15]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[16]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder3[17]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[17]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder4[18]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[18]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder5[19]~12 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[19]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[20]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder6[21]~8 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[21]~39 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[22]~1 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[23]~3 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[24]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder7[25]~6 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[25]~5 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[26]~7 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[27]~9 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[28]~11 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[29]~13 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|adder8[30]~14 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[30]~57 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[31]~59 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[32]~61 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[33]~63 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[34]~65 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[35]~67 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[36]~69 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[37]~71 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[38]~73 g23_UTC_to_MTC:utc_mtc|g23_Seconds_to_Days:seconds_to_days|day_fraction[39]~74 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_mult1~DATAOUT18 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|mac_out2~DATAOUT18 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~1 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|lpm_mult:Mult0|mult_8ct:auto_generated|op_1~2 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~23 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~25 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~27 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add0~28 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~25 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add1~26 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~5 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~7 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add2~8 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~1 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add3~2 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~9 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add4~10 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~5 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~7 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~9 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~11 g23_UTC_to_MTC:utc_mtc|g23_dayfrac_to_MTC:day_fraction_to_MTC|Add5~12 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|latch_signal[2]~13 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~6 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[2]~7 g23_HMS_counter:mars_hms|lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 g23_HMS_counter:mars_hms|comb~2 g23_HMS_counter:mars_hms|lpm_counter:minutes_counter|cntr_22l:auto_generated|pre_hazard[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Warning: Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[0\] 0 " "Info: Pin \"digit_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[1\] 0 " "Info: Pin \"digit_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[2\] 0 " "Info: Pin \"digit_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[3\] 0 " "Info: Pin \"digit_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[4\] 0 " "Info: Pin \"digit_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[5\] 0 " "Info: Pin \"digit_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[6\] 0 " "Info: Pin \"digit_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[0\] 0 " "Info: Pin \"digit_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[1\] 0 " "Info: Pin \"digit_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[2\] 0 " "Info: Pin \"digit_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[3\] 0 " "Info: Pin \"digit_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[4\] 0 " "Info: Pin \"digit_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[5\] 0 " "Info: Pin \"digit_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[6\] 0 " "Info: Pin \"digit_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[0\] 0 " "Info: Pin \"digit_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[1\] 0 " "Info: Pin \"digit_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[2\] 0 " "Info: Pin \"digit_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[3\] 0 " "Info: Pin \"digit_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[4\] 0 " "Info: Pin \"digit_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[5\] 0 " "Info: Pin \"digit_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[6\] 0 " "Info: Pin \"digit_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[0\] 0 " "Info: Pin \"digit_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[1\] 0 " "Info: Pin \"digit_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[2\] 0 " "Info: Pin \"digit_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[3\] 0 " "Info: Pin \"digit_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[4\] 0 " "Info: Pin \"digit_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[5\] 0 " "Info: Pin \"digit_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[6\] 0 " "Info: Pin \"digit_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epulse_out 0 " "Info: Pin \"epulse_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mpulse_out 0 " "Info: Pin \"mpulse_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dst_out 0 " "Info: Pin \"dst_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5.fit.smsg " "Info: Generated suppressed messages file C:/Users/cdesal/github/digital-system-design/lab5/g23_lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 15:25:44 2014 " "Info: Processing ended: Thu Apr 10 15:25:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
