Analysis & Synthesis report for de0cv-neorv32-sdram-qsys
Thu Aug 22 15:39:33 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next
 11. State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_state
 12. State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|i_next
 13. State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|i_state
 14. State Machine - |top|wb_av_master:inst_wb_av_master|fsm_state
 15. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state
 16. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state
 17. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state
 18. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
 19. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2
 20. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
 21. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 22. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev
 23. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated
 31. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated
 32. Source assignments for qsys_core:inst_qsys|qsys_core_sdram:sdram
 33. Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:rsp_demux
 35. Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 36. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_6dn1:auto_generated
 37. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_6dn1:auto_generated
 38. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_6dn1:auto_generated
 39. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_6dn1:auto_generated
 40. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated
 41. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated
 42. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated
 43. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated
 44. Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_9071:auto_generated
 45. Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
 48. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 49. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
 50. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
 51. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst
 52. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 53. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
 54. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
 55. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 56. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 57. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 58. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 59. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
 60. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
 61. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
 62. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 63. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst
 64. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 65. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
 66. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
 67. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 68. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 69. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
 70. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst
 71. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst
 72. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator
 73. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 74. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent
 75. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 76. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 79. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
 82. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 83. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
 84. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
 86. Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 87. Parameter Settings for Inferred Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
 88. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 89. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 90. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 91. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 92. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0
 93. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0
 94. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0
 95. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0
 96. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0
 97. altsyncram Parameter Settings by Entity Instance
 98. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
 99. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
100. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
101. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode"
102. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode"
103. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
104. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
105. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
106. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent"
107. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
108. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator"
109. Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module"
110. Port Connectivity Checks: "qsys_core:inst_qsys"
111. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
112. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"
113. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
114. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst"
115. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
116. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
117. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"
118. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
119. Post-Synthesis Netlist Statistics for Top Partition
120. Elapsed Time Per Partition
121. Analysis & Synthesis Messages
122. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 22 15:39:33 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; de0cv-neorv32-sdram-qsys                    ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2447                                        ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,607,808                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                          ; Setting            ; Default Value            ;
+---------------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                          ;
; Top-level entity name                                                           ; top                ; de0cv-neorv32-sdram-qsys ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                ;
; Use smart compilation                                                           ; Off                ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                       ;
; Enable compact report table                                                     ; Off                ; Off                      ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                      ;
; Preserve fewer node names                                                       ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                   ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                        ; Auto               ; Auto                     ;
; Safe State Machine                                                              ; Off                ; Off                      ;
; Extract Verilog State Machines                                                  ; On                 ; On                       ;
; Extract VHDL State Machines                                                     ; On                 ; On                       ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                       ;
; Parallel Synthesis                                                              ; On                 ; On                       ;
; DSP Block Balancing                                                             ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                              ; On                 ; On                       ;
; Power-Up Don't Care                                                             ; On                 ; On                       ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                      ;
; Remove Duplicate Registers                                                      ; On                 ; On                       ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                             ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                      ;
; Optimization Technique                                                          ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                              ; 70                 ; 70                       ;
; Auto Carry Chains                                                               ; On                 ; On                       ;
; Auto Open-Drain Pins                                                            ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                      ;
; Auto ROM Replacement                                                            ; On                 ; On                       ;
; Auto RAM Replacement                                                            ; On                 ; On                       ;
; Auto DSP Block Replacement                                                      ; On                 ; On                       ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                       ;
; Strict RAM Replacement                                                          ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                               ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                           ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                         ; On                 ; On                       ;
; Report Parameter Settings                                                       ; On                 ; On                       ;
; Report Source Assignments                                                       ; On                 ; On                       ;
; Report Connectivity Checks                                                      ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                      ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                        ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation       ;
; HDL message level                                                               ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                      ;
; Clock MUX Protection                                                            ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                      ;
; Block Design Naming                                                             ; Auto               ; Auto                     ;
; SDC constraint protection                                                       ; Off                ; Off                      ;
; Synthesis Effort                                                                ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                       ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                      ;
+---------------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                     ; Library   ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; src/pll/pll_sys.vhd                                                                             ; yes             ; User Wizard-Generated File   ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd                                                                             ; pll_sys   ;
; src/pll/pll_sys/pll_sys_0002.v                                                                  ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys/pll_sys_0002.v                                                                  ; pll_sys   ;
; ../../../neorv32/rtl/core/neorv32_package.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_application_image.vhd                                         ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd                                                                                     ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_bootloader_image.vhd                                          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd                                                                                      ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_dmem.entity.vhd                                               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd                                                                                           ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_imem.entity.vhd                                               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd                                                                                           ; neorv32   ;
; ../../../neorv32/rtl/core/mem/neorv32_dmem.default.vhd                                          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd                                                                                      ; neorv32   ;
; ../../../neorv32/rtl/core/mem/neorv32_imem.default.vhd                                          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd                                                                                      ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_top.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_boot_rom.vhd                                                  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd                                                                                              ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cfs.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_alu.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_control.vhd                                               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd                                                                                           ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd                                           ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd                                                                                       ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd                                                ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd                                                                                            ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                                                ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                                                                                            ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                                             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                                                                                         ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd                                            ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd                                                                                        ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd                                          ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd                                                                                      ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_lsu.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_pmp.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_cpu_regfile.vhd                                               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd                                                                                           ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_crc.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_dcache.vhd                                                    ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd                                                                                                ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_debug_dm.vhd                                                  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd                                                                                              ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_debug_dtm.vhd                                                 ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd                                                                                             ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_dma.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_fifo.vhd                                                      ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd                                                                                                  ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_gpio.vhd                                                      ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd                                                                                                  ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_gptmr.vhd                                                     ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd                                                                                                 ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_icache.vhd                                                    ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd                                                                                                ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_intercon.vhd                                                  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd                                                                                              ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_mtime.vhd                                                     ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd                                                                                                 ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_neoled.vhd                                                    ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd                                                                                                ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_onewire.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_pwm.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_sdi.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_slink.vhd                                                     ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd                                                                                                 ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_spi.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_sysinfo.vhd                                                   ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd                                                                                               ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_trng.vhd                                                      ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd                                                                                                  ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_twi.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_uart.vhd                                                      ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd                                                                                                  ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_wdt.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_wishbone.vhd                                                  ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd                                                                                              ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_xip.vhd                                                       ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd                                                                                                   ; neorv32   ;
; ../../../neorv32/rtl/core/neorv32_xirq.vhd                                                      ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd                                                                                                  ; neorv32   ;
; qsys_core/synthesis/qsys_core.v                                                                 ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v                                                                 ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v                                    ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v                  ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv                           ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv                           ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv                         ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv                        ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv                            ; qsys_core ;
; qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_agent.sv                                    ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv                                ; qsys_core ;
; qsys_core/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_translator.sv                               ; qsys_core ;
; qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd                                             ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd                                             ; qsys_core ;
; qsys_core/synthesis/submodules/qsys_core_sdram.v                                                ; yes             ; User Verilog HDL File        ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v                                                ; qsys_core ;
; src/wb_intercon/wb_intercon.vhd                                                                 ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_intercon/wb_intercon.vhd                                                                 ;           ;
; src/wb_av_master/wb_av_master.vhd                                                               ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd                                                               ;           ;
; src/top.vhd                                                                                     ; yes             ; User VHDL File               ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd                                                                                     ;           ;
; altera_pll.v                                                                                    ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                    ;           ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;           ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;           ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;           ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;           ;
; aglobal201.inc                                                                                  ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                  ;           ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;           ;
; altrom.inc                                                                                      ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;           ;
; altram.inc                                                                                      ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                      ;           ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                 ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;           ;
; db/altsyncram_u2n1.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_u2n1.tdf                                                                          ;           ;
; db/altsyncram_40n1.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_40n1.tdf                                                                          ;           ;
; db/altsyncram_6dn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_6dn1.tdf                                                                          ;           ;
; db/decode_5la.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/decode_5la.tdf                                                                               ;           ;
; db/mux_lfb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/mux_lfb.tdf                                                                                  ;           ;
; db/altsyncram_gdn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_gdn1.tdf                                                                          ;           ;
; db/decode_8la.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/decode_8la.tdf                                                                               ;           ;
; db/mux_ofb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/mux_ofb.tdf                                                                                  ;           ;
; db/altsyncram_9071.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_9071.tdf                                                                          ;           ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1972                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 3050                                                                                  ;
;     -- 7 input functions                    ; 40                                                                                    ;
;     -- 6 input functions                    ; 578                                                                                   ;
;     -- 5 input functions                    ; 694                                                                                   ;
;     -- 4 input functions                    ; 516                                                                                   ;
;     -- <=3 input functions                  ; 1222                                                                                  ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 2447                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 58                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 1607808                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 2                                                                                     ;
;     -- PLLs                                 ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2754                                                                                  ;
; Total fan-out                               ; 26501                                                                                 ;
; Average fan-out                             ; 4.47                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Entity Name                        ; Library Name ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |top                                                                                                     ; 3050 (2)            ; 2447 (3)                  ; 1607808           ; 0          ; 58   ; 0            ; |top                                                                                                                                                                                                                 ; top                                ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 2654 (25)           ; 2010 (31)                 ; 1607680           ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                    ; neorv32_top                        ; neorv32      ;
;       |neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                 ; 0 (0)               ; 1 (1)                     ; 32768             ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                   ; neorv32_boot_rom                   ; neorv32      ;
;          |altsyncram:Mux0_rtl_0|                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                                                                             ; altsyncram                         ; work         ;
;             |altsyncram_9071:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_9071:auto_generated                                              ; altsyncram_9071                    ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                                     ; 134 (134)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                       ; neorv32_bus_gateway                ; neorv32      ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                                      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                        ; neorv32_bus_io_switch              ; neorv32      ;
;       |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                                    ; 82 (82)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                      ; neorv32_bus_switch                 ; neorv32      ;
;       |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                                       ; 1730 (0)            ; 1044 (0)                  ; 2048              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                         ; neorv32_cpu                        ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 455 (97)            ; 209 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                    ; neorv32_cpu_alu                    ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 313 (313)           ; 170 (170)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                  ; neorv32_cpu_cp_muldiv              ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                 ; neorv32_cpu_cp_shifter             ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1065 (990)          ; 731 (655)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                            ; neorv32_cpu_control                ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ; neorv32_cpu_decompressor           ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 10 (10)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                       ; neorv32_fifo                       ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 9 (9)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                       ; neorv32_fifo                       ; neorv32      ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                          ; 40 (40)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                    ; neorv32_cpu_lsu                    ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 170 (170)           ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                            ; neorv32_cpu_regfile                ; neorv32      ;
;             |altsyncram:reg_file[0][31]__1|                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                              ; altsyncram                         ; work         ;
;                |altsyncram_u2n1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1                    ; work         ;
;             |altsyncram:reg_file[0][31]__2|                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                              ; altsyncram                         ; work         ;
;                |altsyncram_u2n1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated                               ; altsyncram_u2n1                    ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|                            ; 221 (221)           ; 242 (242)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst                                                                                                              ; neorv32_debug_dm                   ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|                          ; 108 (108)           ; 219 (219)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst                                                                                                            ; neorv32_debug_dtm                  ; neorv32      ;
;       |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                     ; 9 (1)               ; 6 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                       ; neorv32_dmem                       ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                             ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_6dn1:auto_generated                                            ; altsyncram_6dn1                    ; work         ;
;                |decode_5la:decode2|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                         ; decode_5la                         ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                             ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_6dn1:auto_generated                                            ; altsyncram_6dn1                    ; work         ;
;                |decode_5la:decode2|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                         ; decode_5la                         ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                             ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_6dn1:auto_generated                                            ; altsyncram_6dn1                    ; work         ;
;                |decode_5la:decode2|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                         ; decode_5la                         ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                             ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_6dn1:auto_generated                                            ; altsyncram_6dn1                    ; work         ;
;                |decode_5la:decode2|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                         ; decode_5la                         ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                                 ; 3 (3)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                   ; neorv32_gpio                       ; neorv32      ;
;       |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|                     ; 49 (1)              ; 10 (2)                    ; 1048576           ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                       ; neorv32_imem                       ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1                    ; work         ;
;                |decode_8la:decode2|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|decode_8la:decode2                         ; decode_8la                         ; work         ;
;                |mux_ofb:mux3|                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|mux_ofb:mux3                               ; mux_ofb                            ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1                    ; work         ;
;                |decode_8la:decode2|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|decode_8la:decode2                         ; decode_8la                         ; work         ;
;                |mux_ofb:mux3|                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|mux_ofb:mux3                               ; mux_ofb                            ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1                    ; work         ;
;                |decode_8la:decode2|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|decode_8la:decode2                         ; decode_8la                         ; work         ;
;                |mux_ofb:mux3|                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|mux_ofb:mux3                               ; mux_ofb                            ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram                         ; work         ;
;             |altsyncram_gdn1:auto_generated|                                                             ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated                                            ; altsyncram_gdn1                    ; work         ;
;                |decode_8la:decode2|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|decode_8la:decode2                         ; decode_8la                         ; work         ;
;                |mux_ofb:mux3|                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|mux_ofb:mux3                               ; mux_ofb                            ; work         ;
;       |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                              ; 169 (169)           ; 166 (166)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                ; neorv32_mtime                      ; neorv32      ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                                                  ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                    ; neorv32_sysinfo                    ; neorv32      ;
;       |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                               ; 94 (79)             ; 146 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                 ; neorv32_uart                       ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                ; neorv32_fifo                       ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 9 (9)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                ; neorv32_fifo                       ; neorv32      ;
;       |neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|                 ; 16 (16)             ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst                                                                                                   ; neorv32_wishbone                   ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                            ; pll_sys                            ; pll_sys      ;
;       |pll_sys_0002:pll_sys_inst|                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst                                                                                                                                                                  ; pll_sys_0002                       ; pll_sys      ;
;          |altera_pll:altera_pll_i|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i                                                                                                                                          ; altera_pll                         ; work         ;
;    |qsys_core:inst_qsys|                                                                                 ; 366 (0)             ; 383 (0)                   ; 128               ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys                                                                                                                                                                                             ; qsys_core                          ; qsys_core    ;
;       |qsys_core_mm_interconnect_0:mm_interconnect_0|                                                    ; 138 (0)             ; 133 (0)                   ; 128               ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                               ; qsys_core_mm_interconnect_0        ; qsys_core    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                               ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                               ; altera_avalon_sc_fifo              ; qsys_core    ;
;             |altsyncram:mem_rtl_0|                                                                       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                          ; altsyncram                         ; work         ;
;                |altsyncram_40n1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                           ; altsyncram_40n1                    ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                 ; 27 (27)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                 ; altera_avalon_sc_fifo              ; qsys_core    ;
;          |altera_merlin_master_agent:wb_avm_bridge_m0_agent|                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent                                                                                             ; altera_merlin_master_agent         ; qsys_core    ;
;          |altera_merlin_master_translator:wb_avm_bridge_m0_translator|                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator                                                                                   ; altera_merlin_master_translator    ; qsys_core    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                      ; 12 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                      ; altera_merlin_slave_agent          ; qsys_core    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                        ; altera_merlin_burst_uncompressor   ; qsys_core    ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                        ; 47 (47)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                        ; altera_merlin_width_adapter        ; qsys_core    ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                        ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                        ; altera_merlin_width_adapter        ; qsys_core    ;
;       |qsys_core_sdram:sdram|                                                                            ; 228 (175)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram                                                                                                                                                                       ; qsys_core_sdram                    ; qsys_core    ;
;          |qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|                     ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module                                                                                             ; qsys_core_sdram_input_efifo_module ; qsys_core    ;
;    |wb_av_master:inst_wb_av_master|                                                                      ; 27 (27)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top|wb_av_master:inst_wb_av_master                                                                                                                                                                                  ; wb_av_master                       ; work         ;
;    |wb_intercon:inst_wb_intercon|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|wb_intercon:inst_wb_intercon                                                                                                                                                                                    ; wb_intercon                        ; work         ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_9071:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; de0cv-neorv32-sdram-qsys.top0.rtl.mif ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                  ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                      ; IP Include File     ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; altera_pll                         ; 15.0    ; N/A          ; N/A          ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                            ; src/pll/pll_sys.vhd ;
; N/A    ; Qsys                               ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys                                                                                                                                                                                             ; qsys_core.qsys      ;
; Altera ; altera_mm_interconnect             ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                               ; qsys_core.qsys      ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                               ; qsys_core.qsys      ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; qsys_core.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                               ; qsys_core.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                   ; qsys_core.qsys      ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router                                                                                                     ; qsys_core.qsys      ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001                                                                                             ; qsys_core.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:rsp_demux                                                                                               ; qsys_core.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                   ; qsys_core.qsys      ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                      ; qsys_core.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                               ; qsys_core.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                 ; qsys_core.qsys      ;
; Altera ; altera_merlin_burst_adapter        ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                            ; qsys_core.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                        ; qsys_core.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                        ; qsys_core.qsys      ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                            ; qsys_core.qsys      ;
; Altera ; altera_merlin_master_agent         ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent                                                                                             ; qsys_core.qsys      ;
; Altera ; altera_merlin_master_translator    ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator                                                                                   ; qsys_core.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 15.0    ; N/A          ; N/A          ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram                                                                                                                                                                       ; qsys_core.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|wb_av_master:inst_wb_av_master|fsm_state                                                                                                               ;
+-------------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+----------------------+
; Name                    ; fsm_state.STATE_DONE ; fsm_state.STATE_WRITE_2 ; fsm_state.STATE_WRITE_1 ; fsm_state.STATE_READ_2 ; fsm_state.STATE_READ_1 ; fsm_state.STATE_IDLE ;
+-------------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+----------------------+
; fsm_state.STATE_IDLE    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                    ;
; fsm_state.STATE_READ_1  ; 0                    ; 0                       ; 0                       ; 0                      ; 1                      ; 1                    ;
; fsm_state.STATE_READ_2  ; 0                    ; 0                       ; 0                       ; 1                      ; 0                      ; 1                    ;
; fsm_state.STATE_WRITE_1 ; 0                    ; 0                       ; 1                       ; 0                      ; 0                      ; 1                    ;
; fsm_state.STATE_WRITE_2 ; 0                    ; 1                       ; 0                       ; 0                      ; 0                      ; 1                    ;
; fsm_state.STATE_DONE    ; 1                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                    ;
+-------------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state                                                   ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; Name                      ; dm_ctrl.state.CMD_ERROR ; dm_ctrl.state.CMD_BUSY ; dm_ctrl.state.CMD_TRIGGER ; dm_ctrl.state.CMD_PREPARE ; dm_ctrl.state.CMD_CHECK ; dm_ctrl.state.CMD_IDLE ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; dm_ctrl.state.CMD_IDLE    ; 0                       ; 0                      ; 0                         ; 0                         ; 0                       ; 0                      ;
; dm_ctrl.state.CMD_CHECK   ; 0                       ; 0                      ; 0                         ; 0                         ; 1                       ; 1                      ;
; dm_ctrl.state.CMD_PREPARE ; 0                       ; 0                      ; 0                         ; 1                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_TRIGGER ; 0                       ; 0                      ; 1                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_BUSY    ; 0                       ; 1                      ; 0                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_ERROR   ; 1                       ; 0                      ; 0                         ; 0                         ; 0                       ; 1                      ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; Name                       ; tap_ctrl_state.IR_UPDATE ; tap_ctrl_state.IR_EXIT2 ; tap_ctrl_state.IR_PAUSE ; tap_ctrl_state.IR_EXIT1 ; tap_ctrl_state.IR_SHIFT ; tap_ctrl_state.IR_CAPTURE ; tap_ctrl_state.IR_SCAN ; tap_ctrl_state.RUN_IDLE ; tap_ctrl_state.DR_UPDATE ; tap_ctrl_state.DR_EXIT2 ; tap_ctrl_state.DR_PAUSE ; tap_ctrl_state.DR_EXIT1 ; tap_ctrl_state.DR_SHIFT ; tap_ctrl_state.DR_CAPTURE ; tap_ctrl_state.DR_SCAN ; tap_ctrl_state.LOGIC_RESET ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; tap_ctrl_state.LOGIC_RESET ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                          ;
; tap_ctrl_state.DR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 1                          ;
; tap_ctrl_state.DR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT1    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_PAUSE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT2    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_UPDATE   ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.RUN_IDLE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT1    ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_PAUSE    ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT2    ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_UPDATE   ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+
; Name                 ; arbiter.state.BUSY_B ; arbiter.state.BUSY_A ; arbiter.state.IDLE                                       ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+
; arbiter.state.IDLE   ; 0                    ; 0                    ; 0                                                        ;
; arbiter.state.BUSY_A ; 0                    ; 1                    ; 1                                                        ;
; arbiter.state.BUSY_B ; 1                    ; 0                    ; 1                                                        ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; ctrl.state.S_DONE ; ctrl.state.S_BUSY ; ctrl.state.S_IDLE                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE ; 0                 ; 0                 ; 0                                                                                                                                                                  ;
; ctrl.state.S_BUSY ; 0                 ; 1                 ; 1                                                                                                                                                                  ;
; ctrl.state.S_DONE ; 1                 ; 0                 ; 1                                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; Name                                    ; execute_engine.state_prev2.MEM_WAIT ; execute_engine.state_prev2.MEM_REQ ; execute_engine.state_prev2.SYSTEM ; execute_engine.state_prev2.DISPATCH ; execute_engine.state_prev2.BRANCH ; execute_engine.state_prev2.ALU_WAIT ; execute_engine.state_prev2.EXECUTE ; execute_engine.state_prev2.SLEEP ; execute_engine.state_prev2.FENCE ; execute_engine.state_prev2.TRAP_EXECUTE ; execute_engine.state_prev2.TRAP_EXIT ; execute_engine.state_prev2.TRAP_ENTER ; execute_engine.state_prev2.BRANCHED ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; execute_engine.state_prev2.BRANCHED     ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 0                                   ;
; execute_engine.state_prev2.TRAP_ENTER   ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 1                                     ; 1                                   ;
; execute_engine.state_prev2.TRAP_EXIT    ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 1                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.TRAP_EXECUTE ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 1                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.FENCE        ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 1                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.SLEEP        ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 1                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.EXECUTE      ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 1                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.ALU_WAIT     ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 1                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.BRANCH       ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 1                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.DISPATCH     ; 0                                   ; 0                                  ; 0                                 ; 1                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.SYSTEM       ; 0                                   ; 0                                  ; 1                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.MEM_REQ      ; 0                                   ; 1                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.MEM_WAIT     ; 1                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+
; Name                                   ; execute_engine.state_prev.MEM_WAIT ; execute_engine.state_prev.MEM_REQ ; execute_engine.state_prev.SYSTEM ; execute_engine.state_prev.DISPATCH ; execute_engine.state_prev.BRANCH ; execute_engine.state_prev.ALU_WAIT ; execute_engine.state_prev.EXECUTE ; execute_engine.state_prev.SLEEP ; execute_engine.state_prev.FENCE ; execute_engine.state_prev.TRAP_EXECUTE ; execute_engine.state_prev.TRAP_EXIT ; execute_engine.state_prev.TRAP_ENTER ; execute_engine.state_prev.BRANCHED ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+
; execute_engine.state_prev.BRANCHED     ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 0                                  ;
; execute_engine.state_prev.TRAP_ENTER   ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 1                                    ; 1                                  ;
; execute_engine.state_prev.TRAP_EXIT    ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 1                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.TRAP_EXECUTE ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 1                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.FENCE        ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 1                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.SLEEP        ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 1                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.EXECUTE      ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 1                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.ALU_WAIT     ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 1                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.BRANCH       ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 1                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.DISPATCH     ; 0                                  ; 0                                 ; 0                                ; 1                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.SYSTEM       ; 0                                  ; 0                                 ; 1                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.MEM_REQ      ; 0                                  ; 1                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.MEM_WAIT     ; 1                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                                                               ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+
; Name                              ; execute_engine.state.MEM_WAIT ; execute_engine.state.MEM_REQ ; execute_engine.state.SYSTEM ; execute_engine.state.DISPATCH ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.SLEEP ; execute_engine.state.FENCE ; execute_engine.state.TRAP_EXECUTE ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.BRANCHED ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+
; execute_engine.state.BRANCHED     ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 0                             ;
; execute_engine.state.TRAP_ENTER   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 1                               ; 1                             ;
; execute_engine.state.TRAP_EXIT    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 1                              ; 0                               ; 1                             ;
; execute_engine.state.TRAP_EXECUTE ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 1                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.FENCE        ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 1                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.SLEEP        ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.EXECUTE      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.ALU_WAIT     ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.BRANCH       ; 0                             ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.DISPATCH     ; 0                             ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.SYSTEM       ; 0                             ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.MEM_REQ      ; 0                             ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.MEM_WAIT     ; 1                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+
; Name                               ; fetch_engine.state_prev.IF_PENDING ; fetch_engine.state_prev.IF_REQUEST ; fetch_engine.state_prev.IF_RESTART                 ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+
; fetch_engine.state_prev.IF_RESTART ; 0                                  ; 0                                  ; 0                                                  ;
; fetch_engine.state_prev.IF_REQUEST ; 0                                  ; 1                                  ; 1                                                  ;
; fetch_engine.state_prev.IF_PENDING ; 1                                  ; 0                                  ; 1                                                  ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; Name                          ; fetch_engine.state.IF_PENDING ; fetch_engine.state.IF_REQUEST ; fetch_engine.state.IF_RESTART                                ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; fetch_engine.state.IF_RESTART ; 0                             ; 0                             ; 0                                                            ;
; fetch_engine.state.IF_REQUEST ; 0                             ; 1                             ; 1                                                            ;
; fetch_engine.state.IF_PENDING ; 1                             ; 0                             ; 1                                                            ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                              ; Reason for Removal                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_addr[4,5]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[5..7,9..11,19,27..30]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0,1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[27..29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[8..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|b_wr_req_buf                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[0,2]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcyclecfg_minh                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcyclecfg_uinh                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstretcfg_minh                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstretcfg_uinh                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreaku                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                 ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                   ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]   ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                   ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]   ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29,30]                                                                ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]   ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                 ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                               ; Merged with qsys_core:inst_qsys|qsys_core_sdram:sdram|i_addr[12]                                                                                       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[1]                                                                                 ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[3,6,12,14..19,26]                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[28..31]                                                                            ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27]                ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[1..3,17]                                                                                                       ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[31]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[8,13,14,18,20..24]                                                                                             ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[26]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[4,12]                                                                                                          ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[25]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[15]                                                                                                            ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[16]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[2]                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                         ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|half_o                                                                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|half_o                                                                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[10] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[0]                                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2]  ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[25]                                                                                ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[17]                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[16]                         ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[20]                                                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                         ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0,31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mip_firq_nclr[0,1,4..15]                                                          ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[10]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3,4,7..18]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dpc[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3,4,7..18]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[0..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                 ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCHED                                                   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCHED                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_ENTER                                                 ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER                                                  ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXIT                                                  ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT                                                   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXECUTE                                               ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE                                                ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.FENCE                                                      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.FENCE                                                       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SLEEP                                                      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SLEEP                                                       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.EXECUTE                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE                                                     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.ALU_WAIT                                                   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCH                                                     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH                                                      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.DISPATCH                                                   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SYSTEM                                                     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYSTEM                                                      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_REQ                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_REQ                                                     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_WAIT                                                   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_WAIT                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_RESTART                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_REQUEST                                                    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_PENDING                                                    ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next~9                                                                                                                                                         ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next~10                                                                                                                                                        ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next~13                                                                                                                                                        ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next~14                                                                                                                                                        ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_next~16                                                                                                                                                        ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_next~4                                                                                                                                                         ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_next~5                                                                                                                                                         ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_next~6                                                                                                                                                         ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_state~14                                                                                                                                                       ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_state~15                                                                                                                                                       ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_state~16                                                                                                                                                       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state.BUSY_A                                                                                            ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.adr[27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.adr[26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                 ; Lost fanout                                                                                                                                            ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                            ;
; Total Number of Removed Registers = 613                                                                                                                                                                    ;                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                              ;
;                                                                                                                                                                                              ; due to stuck port data_in      ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.adr[27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.adr[26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69],                                                                              ;
;                                                                                                                                                                                              ; due to stuck port data_in      ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                               ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                              ; due to stuck port clock_enable ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31] ; Lost Fanouts                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                              ;                                ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                                                                        ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                                                                                    ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_WAIT                                     ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_WAIT                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_REQ                                      ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_REQ                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SYSTEM                                       ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYSTEM                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.DISPATCH                                     ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCH                                       ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH                                                    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.ALU_WAIT                                     ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.EXECUTE                                      ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE                                                   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SLEEP                                        ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SLEEP                                                     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.FENCE                                        ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.FENCE                                                     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXECUTE                                 ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE                                              ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXIT                                    ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_ENTER                                   ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER                                                ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCHED                                     ; Lost Fanouts                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCHED                                                  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[2]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                     ; Stuck at GND                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[4]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[4]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[7]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[7]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[8]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[8]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[9]                                                    ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[9]                                                                ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[10]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[10]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[11]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[11]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[12]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[12]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[13]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[13]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[14]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[14]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[15]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[15]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[16]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[16]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[17]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[17]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[18]                                                   ; Stuck at GND                   ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                      ; Stuck at GND                   ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                               ;
;                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2447  ;
; Number of registers using Synchronous Clear  ; 373   ;
; Number of registers using Synchronous Load   ; 609   ;
; Number of registers using Asynchronous Clear ; 1752  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1605  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[3]                                                                                         ; 1       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[2]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[1]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[0]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_cmd[3]                                                                                         ; 2       ;
; reset_s3                                                                                                                                   ; 274     ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_cmd[2]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_cmd[1]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_cmd[0]                                                                                         ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|i_addr[12]                                                                                       ; 11      ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|refresh_counter[8]                                                                               ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|refresh_counter[13]                                                                              ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|refresh_counter[10]                                                                              ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|refresh_counter[9]                                                                               ; 2       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|refresh_counter[4]                                                                               ; 2       ;
; reset_s2                                                                                                                                   ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart  ; 14      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[14] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[15] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[23] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[21] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[19] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[25] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[24] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[29] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[28] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[27] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[30] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[16] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[18] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[26] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset                 ; 3       ;
; reset_s1                                                                                                                                   ; 1       ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent|hold_waitrequest       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_prv          ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][1]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][1]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][0]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][0]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]       ; 1       ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                    ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][4]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][4]                    ; 1       ;
; Total number of inverted registers = 55                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                 ; Megafunction                                                                                                                ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rd[0..7]                 ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rd[0..7]                 ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rd[0..7]                 ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rd[0..7]                 ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b0_rd[0..7]                     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b1_rd[0..7]                     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b2_rd[0..7]                     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b3_rd[0..7]                     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0  ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|rdata[0..31]                    ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0    ; ROM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.pbuf_en                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.idcode[18]                                                                                         ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[6]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[11]                                                                                          ;
; 3:1                ; 41 bits   ; 82 LEs        ; 0 LEs                ; 82 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[26]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|wb_av_master:inst_wb_av_master|av_byteenable[1]                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.lsu_req_wr                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.data[27]                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.ben[0]                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.reset_ack                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[1]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[0]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[1]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mip_firq_nclr[2]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[0]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[3]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[1]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|arbiter.pend_wr                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.data_reg[19]                                                                                             ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[28]     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[25]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[7]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[2]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.rdat[25]                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[1]                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.data[12]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[59]     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[11]                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[0]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[26] ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[7]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[8] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[25]                                                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[0]                                                                                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[6]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.op[0]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|entries[1]                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[24]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[7]                                                                                      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[2]                                                                                            ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[4]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_bank[0]                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[0]                                                                                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[0]                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|wb_av_master:inst_wb_av_master|wait_cnt[2]                                                                                                                                                                      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[1]                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[12]                                                                                                                                                            ;
; 128:1              ; 4 bits    ; 340 LEs       ; 32 LEs               ; 308 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[20]                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[18]                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[14]                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[5]                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[2]                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[1]                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[15]                                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[18]                                                                                           ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[23]                                                                                           ;
; 10:1               ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[28]                                                                                           ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[17]                                                                 ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|active_addr[18]                                                                                                                                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[5]                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[9]                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[14]                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[15]                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[27]                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[7]                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux73                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.env_call                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|opa_addr[0]                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[2]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[2]                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|wb_av_master:inst_wb_av_master|fsm_state                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|Selector2                                                                                                            ;
; 11:1               ; 31 bits   ; 217 LEs       ; 186 LEs              ; 31 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|Mux5                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[17]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|Selector35                                                                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector66                                                                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector69                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|Selector24                                                                                                                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector70                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|Selector28                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for qsys_core:inst_qsys|qsys_core_sdram:sdram ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0     ;
+-----------------------------+-------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_gdn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_gdn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_gdn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_gdn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_9071:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                              ;
; phase_shift1                         ; -3750 ps               ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst         ;
+------------------------------+----------------------------------+-----------------+
; Parameter Name               ; Value                            ; Type            ;
+------------------------------+----------------------------------+-----------------+
; clock_frequency              ; 100000000                        ; Signed Integer  ;
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; int_bootloader_en            ; true                             ; Enumerated      ;
; on_chip_debugger_en          ; true                             ; Enumerated      ;
; dm_legacy_mode               ; false                            ; Enumerated      ;
; cpu_extension_riscv_a        ; false                            ; Enumerated      ;
; cpu_extension_riscv_b        ; false                            ; Enumerated      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated      ;
; cpu_extension_riscv_u        ; false                            ; Enumerated      ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated      ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated      ;
; fast_mul_en                  ; false                            ; Enumerated      ;
; fast_shift_en                ; false                            ; Enumerated      ;
; pmp_num_regions              ; 0                                ; Signed Integer  ;
; pmp_min_granularity          ; 4                                ; Signed Integer  ;
; hpm_num_cnts                 ; 0                                ; Signed Integer  ;
; hpm_cnt_width                ; 40                               ; Signed Integer  ;
; amo_rvs_granularity          ; 4                                ; Signed Integer  ;
; mem_int_imem_en              ; true                             ; Enumerated      ;
; mem_int_imem_size            ; 131072                           ; Signed Integer  ;
; mem_int_dmem_en              ; true                             ; Enumerated      ;
; mem_int_dmem_size            ; 65536                            ; Signed Integer  ;
; icache_en                    ; false                            ; Enumerated      ;
; icache_num_blocks            ; 4                                ; Signed Integer  ;
; icache_block_size            ; 64                               ; Signed Integer  ;
; icache_associativity         ; 1                                ; Signed Integer  ;
; dcache_en                    ; false                            ; Enumerated      ;
; dcache_num_blocks            ; 4                                ; Signed Integer  ;
; dcache_block_size            ; 64                               ; Signed Integer  ;
; mem_ext_en                   ; true                             ; Enumerated      ;
; mem_ext_timeout              ; 255                              ; Signed Integer  ;
; mem_ext_pipe_mode            ; false                            ; Enumerated      ;
; mem_ext_big_endian           ; false                            ; Enumerated      ;
; mem_ext_async_rx             ; false                            ; Enumerated      ;
; mem_ext_async_tx             ; false                            ; Enumerated      ;
; xirq_num_ch                  ; 0                                ; Signed Integer  ;
; xirq_trigger_type            ; 11111111111111111111111111111111 ; Unsigned Binary ;
; xirq_trigger_polarity        ; 11111111111111111111111111111111 ; Unsigned Binary ;
; io_gpio_num                  ; 8                                ; Signed Integer  ;
; io_mtime_en                  ; true                             ; Enumerated      ;
; io_uart0_en                  ; true                             ; Enumerated      ;
; io_uart0_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_en                  ; false                            ; Enumerated      ;
; io_uart1_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo             ; 1                                ; Signed Integer  ;
; io_spi_en                    ; false                            ; Enumerated      ;
; io_spi_fifo                  ; 1                                ; Signed Integer  ;
; io_sdi_en                    ; false                            ; Enumerated      ;
; io_sdi_fifo                  ; 1                                ; Signed Integer  ;
; io_twi_en                    ; false                            ; Enumerated      ;
; io_pwm_num_ch                ; 0                                ; Signed Integer  ;
; io_wdt_en                    ; false                            ; Enumerated      ;
; io_trng_en                   ; false                            ; Enumerated      ;
; io_trng_fifo                 ; 1                                ; Signed Integer  ;
; io_cfs_en                    ; false                            ; Enumerated      ;
; io_cfs_config                ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size               ; 32                               ; Signed Integer  ;
; io_cfs_out_size              ; 32                               ; Signed Integer  ;
; io_neoled_en                 ; false                            ; Enumerated      ;
; io_neoled_tx_fifo            ; 1                                ; Signed Integer  ;
; io_gptmr_en                  ; false                            ; Enumerated      ;
; io_xip_en                    ; false                            ; Enumerated      ;
; io_onewire_en                ; false                            ; Enumerated      ;
; io_dma_en                    ; false                            ; Enumerated      ;
; io_slink_en                  ; false                            ; Enumerated      ;
; io_slink_rx_fifo             ; 1                                ; Signed Integer  ;
; io_slink_tx_fifo             ; 1                                ; Signed Integer  ;
; io_crc_en                    ; false                            ; Enumerated      ;
+------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst ;
+------------------------------+----------------------------------+----------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                               ;
+------------------------------+----------------------------------+----------------------------------------------------+
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; cpu_boot_addr                ; 11111111111111111100000000000000 ; Unsigned Binary                                    ;
; cpu_debug_park_addr          ; 11111111111111111111111100001000 ; Unsigned Binary                                    ;
; cpu_debug_exc_addr           ; 11111111111111111111111100000000 ; Unsigned Binary                                    ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_sdext    ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_sdtrig   ; false                            ; Enumerated                                         ;
; fast_mul_en                  ; false                            ; Enumerated                                         ;
; fast_shift_en                ; false                            ; Enumerated                                         ;
; pmp_num_regions              ; 0                                ; Signed Integer                                     ;
; pmp_min_granularity          ; 4                                ; Signed Integer                                     ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                     ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                     ;
+------------------------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                                                                            ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; cpu_boot_addr                ; 11111111111111111100000000000000 ; Unsigned Binary                                                                                 ;
; cpu_debug_park_addr          ; 11111111111111111111111100001000 ; Unsigned Binary                                                                                 ;
; cpu_debug_exc_addr           ; 11111111111111111111111100000000 ; Unsigned Binary                                                                                 ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_sdext    ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_sdtrig   ; false                            ; Enumerated                                                                                      ;
; fast_mul_en                  ; false                            ; Enumerated                                                                                      ;
; fast_shift_en                ; false                            ; Enumerated                                                                                      ;
; pmp_en                       ; false                            ; Enumerated                                                                                      ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                                                                  ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                                                                  ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 18    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 18    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_enable     ; false ; Enumerated                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; rve            ; false ; Enumerated                                                                                                                               ;
; rs3_en         ; false ; Enumerated                                                                                                                               ;
; rs4_en         ; false ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b     ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_m     ; true  ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zmmul ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zfinx ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zxcfu ; false ; Enumerated                                                                                                            ;
; fast_mul_en               ; false ; Enumerated                                                                                                            ;
; fast_shift_en             ; false ; Enumerated                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                                         ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; amo_lrsc_enable ; false ; Enumerated                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; port_a_read_only ; false ; Enumerated                                                                                                   ;
; port_b_read_only ; true  ; Enumerated                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; timeout        ; 15                               ; Signed Integer                                                     ;
; imem_enable    ; true                             ; Enumerated                                                         ;
; imem_base      ; 00000000000000000000000000000000 ; Unsigned Binary                                                    ;
; imem_size      ; 131072                           ; Signed Integer                                                     ;
; dmem_enable    ; true                             ; Enumerated                                                         ;
; dmem_base      ; 10000000000000000000000000000000 ; Unsigned Binary                                                    ;
; dmem_size      ; 65536                            ; Signed Integer                                                     ;
; xip_enable     ; false                            ; Enumerated                                                         ;
; xip_base       ; 11100000000000000000000000000000 ; Unsigned Binary                                                    ;
; xip_size       ; 268435456                        ; Signed Integer                                                     ;
; boot_enable    ; true                             ; Enumerated                                                         ;
; boot_base      ; 11111111111111111100000000000000 ; Unsigned Binary                                                    ;
; boot_size      ; 8192                             ; Signed Integer                                                     ;
; io_enable      ; true                             ; Enumerated                                                         ;
; io_base        ; 11111111111111111110000000000000 ; Unsigned Binary                                                    ;
; io_size        ; 8192                             ; Signed Integer                                                     ;
; ext_enable     ; true                             ; Enumerated                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------+
; imem_size      ; 131072 ; Signed Integer                                                                                                               ;
; imem_as_irom   ; false  ; Enumerated                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dmem_size      ; 65536 ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; bus_timeout    ; 255   ; Signed Integer                                                                                                                    ;
; pipe_mode      ; false ; Enumerated                                                                                                                        ;
; big_endian     ; false ; Enumerated                                                                                                                        ;
; async_rx       ; false ; Enumerated                                                                                                                        ;
; async_tx       ; false ; Enumerated                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                              ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; dev_size       ; 256                              ; Signed Integer                                                                    ;
; dev_00_en      ; true                             ; Enumerated                                                                        ;
; dev_00_base    ; 11111111111111111111111100000000 ; Unsigned Binary                                                                   ;
; dev_01_en      ; true                             ; Enumerated                                                                        ;
; dev_01_base    ; 11111111111111111111111000000000 ; Unsigned Binary                                                                   ;
; dev_02_en      ; false                            ; Enumerated                                                                        ;
; dev_02_base    ; 11111111111111111111110100000000 ; Unsigned Binary                                                                   ;
; dev_03_en      ; true                             ; Enumerated                                                                        ;
; dev_03_base    ; 11111111111111111111110000000000 ; Unsigned Binary                                                                   ;
; dev_04_en      ; false                            ; Enumerated                                                                        ;
; dev_04_base    ; 11111111111111111111101100000000 ; Unsigned Binary                                                                   ;
; dev_05_en      ; false                            ; Enumerated                                                                        ;
; dev_05_base    ; 11111111111111111111101000000000 ; Unsigned Binary                                                                   ;
; dev_06_en      ; false                            ; Enumerated                                                                        ;
; dev_06_base    ; 11111111111111111111100100000000 ; Unsigned Binary                                                                   ;
; dev_07_en      ; false                            ; Enumerated                                                                        ;
; dev_07_base    ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; dev_08_en      ; false                            ; Enumerated                                                                        ;
; dev_08_base    ; 11111111111111111111011100000000 ; Unsigned Binary                                                                   ;
; dev_09_en      ; false                            ; Enumerated                                                                        ;
; dev_09_base    ; 11111111111111111111011000000000 ; Unsigned Binary                                                                   ;
; dev_10_en      ; true                             ; Enumerated                                                                        ;
; dev_10_base    ; 11111111111111111111010100000000 ; Unsigned Binary                                                                   ;
; dev_11_en      ; true                             ; Enumerated                                                                        ;
; dev_11_base    ; 11111111111111111111010000000000 ; Unsigned Binary                                                                   ;
; dev_12_en      ; false                            ; Enumerated                                                                        ;
; dev_12_base    ; 11111111111111111111001100000000 ; Unsigned Binary                                                                   ;
; dev_13_en      ; false                            ; Enumerated                                                                        ;
; dev_13_base    ; 11111111111111111111001000000000 ; Unsigned Binary                                                                   ;
; dev_14_en      ; false                            ; Enumerated                                                                        ;
; dev_14_base    ; 11111111111111111111000100000000 ; Unsigned Binary                                                                   ;
; dev_15_en      ; false                            ; Enumerated                                                                        ;
; dev_15_base    ; 11111111111111111111000000000000 ; Unsigned Binary                                                                   ;
; dev_16_en      ; false                            ; Enumerated                                                                        ;
; dev_16_base    ; 11111111111111111110111100000000 ; Unsigned Binary                                                                   ;
; dev_17_en      ; false                            ; Enumerated                                                                        ;
; dev_17_base    ; 11111111111111111110111000000000 ; Unsigned Binary                                                                   ;
; dev_18_en      ; false                            ; Enumerated                                                                        ;
; dev_18_base    ; 11111111111111111110110100000000 ; Unsigned Binary                                                                   ;
; dev_19_en      ; false                            ; Enumerated                                                                        ;
; dev_19_base    ; 11111111111111111110110000000000 ; Unsigned Binary                                                                   ;
; dev_20_en      ; false                            ; Enumerated                                                                        ;
; dev_20_base    ; 11111111111111111110101100000000 ; Unsigned Binary                                                                   ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; gpio_num       ; 8     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; sim_log_file   ; neorv32.uart0.sim_mode.text.out ; String                                                                                    ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                                                            ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                                                            ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
; Parameter Name       ; Value     ; Type                                                                                   ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
; clock_frequency      ; 100000000 ; Signed Integer                                                                         ;
; int_bootloader_en    ; true      ; Enumerated                                                                             ;
; mem_int_imem_en      ; true      ; Enumerated                                                                             ;
; mem_int_imem_size    ; 131072    ; Signed Integer                                                                         ;
; mem_int_dmem_en      ; true      ; Enumerated                                                                             ;
; mem_int_dmem_size    ; 65536     ; Signed Integer                                                                         ;
; amo_rvs_granularity  ; 4         ; Signed Integer                                                                         ;
; icache_en            ; false     ; Enumerated                                                                             ;
; icache_num_blocks    ; 4         ; Signed Integer                                                                         ;
; icache_block_size    ; 64        ; Signed Integer                                                                         ;
; icache_associativity ; 1         ; Signed Integer                                                                         ;
; dcache_en            ; false     ; Enumerated                                                                             ;
; dcache_num_blocks    ; 4         ; Signed Integer                                                                         ;
; dcache_block_size    ; 64        ; Signed Integer                                                                         ;
; mem_ext_en           ; true      ; Enumerated                                                                             ;
; mem_ext_big_endian   ; false     ; Enumerated                                                                             ;
; on_chip_debugger_en  ; true      ; Enumerated                                                                             ;
; io_gpio_en           ; true      ; Enumerated                                                                             ;
; io_mtime_en          ; true      ; Enumerated                                                                             ;
; io_uart0_en          ; true      ; Enumerated                                                                             ;
; io_uart1_en          ; false     ; Enumerated                                                                             ;
; io_spi_en            ; false     ; Enumerated                                                                             ;
; io_sdi_en            ; false     ; Enumerated                                                                             ;
; io_twi_en            ; false     ; Enumerated                                                                             ;
; io_pwm_en            ; false     ; Enumerated                                                                             ;
; io_wdt_en            ; false     ; Enumerated                                                                             ;
; io_trng_en           ; false     ; Enumerated                                                                             ;
; io_cfs_en            ; false     ; Enumerated                                                                             ;
; io_neoled_en         ; false     ; Enumerated                                                                             ;
; io_xirq_en           ; false     ; Enumerated                                                                             ;
; io_gptmr_en          ; false     ; Enumerated                                                                             ;
; io_xip_en            ; false     ; Enumerated                                                                             ;
; io_onewire_en        ; false     ; Enumerated                                                                             ;
; io_dma_en            ; false     ; Enumerated                                                                             ;
; io_slink_en          ; false     ; Enumerated                                                                             ;
; io_crc_en            ; false     ; Enumerated                                                                             ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                          ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; idcode_version ; 0000             ; Unsigned Binary                                                                                               ;
; idcode_partid  ; 0000000000000000 ; Unsigned Binary                                                                                               ;
; idcode_manid   ; 00000000000      ; Unsigned Binary                                                                                               ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; cpu_base_addr  ; 11111111111111111111111100000000 ; Unsigned Binary                                                                             ;
; legacy_mode    ; false                            ; Enumerated                                                                                  ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gdn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gdn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gdn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gdn1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                    ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 10                                    ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 1024                                  ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                 ;
; INIT_FILE                          ; de0cv-neorv32-sdram-qsys.top0.rtl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_9071                       ; Untyped                                                                                                 ;
+------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                                                 ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_core:inst_qsys"                                                                                                                                         ;
+---------------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity         ; Details                                                                                                                                      ;
+---------------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; avm_address_i ; Input ; Critical Warning ; Can't connect array with 28 elements in array dimension 1 to port with 32 elements in the same dimension                                     ;
; avm_cs_i      ; Input ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_06_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_06_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_09_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_09_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_15_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_15_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_20_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_20_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; xip_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; pmp_r_fault_i ; Input ; Info     ; Stuck at GND                                                                                          ;
; pmp_w_fault_i ; Input ; Info     ; Stuck at GND                                                                                          ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; wdata_i[16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; rdata_o[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; wdata_i[16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; rdata_o[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; i_pmp_fault_i ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; fetch_pc_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_tag_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_err_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; fence_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fencei_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_csn_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_scl_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onewire_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onewire_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xirq_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; mtime_irq_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; msw_irq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2447                        ;
;     CLR               ; 306                         ;
;     CLR SCLR          ; 83                          ;
;     CLR SLD           ; 206                         ;
;     ENA               ; 316                         ;
;     ENA CLR           ; 782                         ;
;     ENA CLR SCLR      ; 98                          ;
;     ENA CLR SLD       ; 277                         ;
;     ENA SCLR          ; 51                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 49                          ;
;     SCLR              ; 85                          ;
;     SCLR SLD          ; 24                          ;
;     SLD               ; 21                          ;
;     plain             ; 117                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 3055                        ;
;     arith             ; 486                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 366                         ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 35                          ;
;         5 data inputs ; 65                          ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 2496                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 496                         ;
;         4 data inputs ; 481                         ;
;         5 data inputs ; 629                         ;
;         6 data inputs ; 578                         ;
;     shared            ; 33                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 58                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 22 15:39:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0cv-neorv32-sdram-qsys -c de0cv-neorv32-sdram-qsys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd
    Info (12022): Found design unit 1: pll_sys-rtl File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 21
    Info (12023): Found entity 1: pll_sys File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_sys/pll_sys_0002.v
    Info (12023): Found entity 1: pll_sys_0002 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys/pll_sys_0002.v Line: 2
Info (12021): Found 4 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 39
    Info (12022): Found design unit 2: neorv32_package-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 926
    Info (12022): Found design unit 3: neorv32_bootloader_image (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 1200
    Info (12022): Found design unit 4: neorv32_application_image (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 1217
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 253
    Info (12023): Found entity 1: neorv32_top File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 51
    Info (12023): Found entity 1: neorv32_boot_rom File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd Line: 68
    Info (12023): Found entity 1: neorv32_cfs File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 98
    Info (12023): Found entity 1: neorv32_cpu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 82
    Info (12023): Found entity 1: neorv32_cpu_alu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 127
    Info (12023): Found entity 1: neorv32_cpu_control File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 72
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_cp_cfu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 46
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 81
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1272
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1671
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 58
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1249
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1650
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 66
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 64
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 55
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_lsu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 67
    Info (12023): Found entity 1: neorv32_cpu_pmp File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 77
    Info (12023): Found entity 1: neorv32_cpu_regfile File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd
    Info (12022): Found design unit 1: neorv32_crc-neorv32_crc_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd Line: 55
    Info (12023): Found entity 1: neorv32_crc File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd Line: 46
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd
    Info (12022): Found design unit 1: neorv32_dcache-neorv32_dcache_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 62
    Info (12022): Found design unit 2: neorv32_dcache_memory-neorv32_dcache_memory_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 403
    Info (12023): Found entity 1: neorv32_dcache File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_dcache_memory File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 379
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 74
    Info (12023): Found entity 1: neorv32_debug_dm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 66
    Info (12023): Found entity 1: neorv32_debug_dtm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd Line: 58
    Info (12023): Found entity 1: neorv32_dma File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd Line: 66
    Info (12023): Found entity 1: neorv32_fifo File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd Line: 56
    Info (12023): Found entity 1: neorv32_gpio File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd Line: 59
    Info (12023): Found entity 1: neorv32_gptmr File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd Line: 47
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd
    Info (12022): Found design unit 1: neorv32_icache-neorv32_icache_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 63
    Info (12022): Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 376
    Info (12023): Found entity 1: neorv32_icache File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_icache_memory File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 351
Info (12021): Found 8 design units, including 4 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 62
    Info (12022): Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 308
    Info (12022): Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 574
    Info (12022): Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 770
    Info (12023): Found entity 1: neorv32_bus_switch File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 45
    Info (12023): Found entity 2: neorv32_bus_gateway File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 259
    Info (12023): Found entity 3: neorv32_bus_io_switch File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 519
    Info (12023): Found entity 4: neorv32_bus_reservation_set File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 749
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd Line: 55
    Info (12023): Found entity 1: neorv32_mtime File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd Line: 72
    Info (12023): Found entity 1: neorv32_neoled File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd Line: 65
    Info (12023): Found entity 1: neorv32_onewire File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd Line: 60
    Info (12023): Found entity 1: neorv32_pwm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd Line: 62
    Info (12023): Found entity 1: neorv32_sdi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd Line: 68
    Info (12023): Found entity 1: neorv32_slink File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd Line: 61
    Info (12023): Found entity 1: neorv32_spi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 100
    Info (12023): Found entity 1: neorv32_sysinfo File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 45
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 59
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 323
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 650
    Info (12023): Found entity 1: neorv32_trng File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 46
    Info (12023): Found entity 2: neoTRNG File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 305
    Info (12023): Found entity 3: neoTRNG_cell File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 634
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd Line: 63
    Info (12023): Found entity 1: neorv32_twi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 82
    Info (12023): Found entity 1: neorv32_uart File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd Line: 66
    Info (12023): Found entity 1: neorv32_wdt File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd
    Info (12022): Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd Line: 77
    Info (12023): Found entity 1: neorv32_wishbone File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd Line: 49
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd
    Info (12022): Found design unit 1: neorv32_xip-neorv32_xip_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 65
    Info (12022): Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 461
    Info (12023): Found entity 1: neorv32_xip File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 48
    Info (12023): Found entity 2: neorv32_xip_phy File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 436
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd Line: 65
    Info (12023): Found entity 1: neorv32_xirq File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/qsys_core.v
    Info (12023): Found entity 1: qsys_core File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_avalon_st_adapter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_rsp_mux File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_cmd_mux File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_cmd_demux File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_router_001_default_decode File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_core_mm_interconnect_0_router_001 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_core_mm_interconnect_0_router_default_decode File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_core_mm_interconnect_0_router File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_translator.sv Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd
    Info (12022): Found design unit 1: wb_avm_bridge_if-syn File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd Line: 74
    Info (12023): Found entity 1: wb_avm_bridge_if File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd Line: 45
Info (12021): Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_sdram.v
    Info (12023): Found entity 1: qsys_core_sdram_input_efifo_module File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 21
    Info (12023): Found entity 2: qsys_core_sdram File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 158
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_intercon/wb_intercon.vhd
    Info (12022): Found design unit 1: wb_intercon-syn File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_intercon/wb_intercon.vhd Line: 79
    Info (12023): Found entity 1: wb_intercon File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_intercon/wb_intercon.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_av_master/wb_av_master.vhd
    Info (12022): Found design unit 1: wb_av_master-syn File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd Line: 76
    Info (12023): Found entity 1: wb_av_master File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-syn File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 106
    Info (12023): Found entity 1: top File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 51
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll_sys" for hierarchy "pll_sys:inst_pll_sys" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 499
Info (12128): Elaborating entity "pll_sys_0002" for hierarchy "pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys/pll_sys_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys/pll_sys_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_sys:inst_pll_sys|pll_sys_0002:pll_sys_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/pll/pll_sys/pll_sys_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3750 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 541
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(343): assertion is false - report "NEORV32 Processor Configuration: IMEM DMEM BOOTROM WISHBONE GPIO MTIME UART0 SYSINFO OCD " (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 343
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 480
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(144): assertion is false - report "The NEORV32 RISC-V Processor, Version 0x01080906 - github.com/stnolting/neorv32" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 144
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report "NEORV32 CPU Configuration: RV32IMC_Zicsr_Zicntr_Zifencei_Sdext" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 148
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 187
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 452
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 485
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 276
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_u2n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2n1" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_u2n1:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 301
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 177
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 200
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 341
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 618
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 719
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 778
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(92): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (131072 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 92
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 800
Info (10544): VHDL Assertion Statement at neorv32_dmem.default.vhd(71): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing DEFAULT processor-internal DMEM (RAM, 65536 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd Line: 71
Info (12128): Elaborating entity "neorv32_boot_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 821
Info (10544): VHDL Assertion Statement at neorv32_boot_rom.vhd(68): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 68
Info (12128): Elaborating entity "neorv32_wishbone" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 872
Info (10544): VHDL Assertion Statement at neorv32_wishbone.vhd(118): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Ext. Bus Interface - CLASSIC/STANDARD Wishbone protocol, auto-timeout (255 cycles), LITTLE-endian byte order, registered RX, registered TX" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd Line: 118
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 922
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1042
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1096
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1117
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 276
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1468
Info (12128): Elaborating entity "neorv32_debug_dtm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1533
Info (12128): Elaborating entity "neorv32_debug_dm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1556
Info (10544): VHDL Assertion Statement at neorv32_debug_dm.vhd(228): assertion is false - report "NEORV32 [OCD] on-chip debugger: DM compatible to debug spec. version 1.0" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 228
Info (12128): Elaborating entity "wb_intercon" for hierarchy "wb_intercon:inst_wb_intercon" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 618
Info (12128): Elaborating entity "wb_av_master" for hierarchy "wb_av_master:inst_wb_av_master" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 650
Info (12128): Elaborating entity "qsys_core" for hierarchy "qsys_core:inst_qsys" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 679
Info (12128): Elaborating entity "qsys_core_sdram" for hierarchy "qsys_core:inst_qsys|qsys_core_sdram:sdram" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v Line: 67
Info (12128): Elaborating entity "qsys_core_sdram_input_efifo_module" for hierarchy "qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 296
Info (12128): Elaborating entity "wb_avm_bridge_if" for hierarchy "qsys_core:inst_qsys|wb_avm_bridge_if:wb_avm_bridge" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v Line: 88
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v Line: 110
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 196
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 260
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 341
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 425
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 466
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 507
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_router" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 523
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_router_default_decode" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router:router|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_router_001" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_router_001:router_001|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 589
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_cmd_demux" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 606
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_cmd_mux" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 623
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_rsp_mux" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 657
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 723
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 789
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v Line: 818
Info (12128): Elaborating entity "qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to de0cv-neorv32-sdram-qsys.top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_6dn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/mux_lfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdn1.tdf
    Info (12023): Found entity 1: altsyncram_gdn1 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_gdn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/mux_ofb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "de0cv-neorv32-sdram-qsys.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9071.tdf
    Info (12023): Found entity 1: altsyncram_9071 File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/db/altsyncram_9071.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 76
    Warning (13410): Pin "LED[8]" is stuck at GND File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 91
    Warning (13410): Pin "LED[9]" is stuck at GND File: /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/src/top.vhd Line: 91
Info (286030): Timing-Driven Synthesis is running
Info (17049): 334 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/output_files/de0cv-neorv32-sdram-qsys.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4664 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4300 logic cells
    Info (21064): Implemented 304 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 606 megabytes
    Info: Processing ended: Thu Aug 22 15:39:33 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/victor/insper/capstone/neorv32-examples/de0-cv/de0cv-neorv32-sdram-qsys/hw/output_files/de0cv-neorv32-sdram-qsys.map.smsg.


