{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667189282338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667189282338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 22:08:02 2022 " "Processing started: Sun Oct 30 22:08:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667189282338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667189282338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667189282338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667189282940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667189282940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "nbit_full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_multiplier " "Found entity 1: nbit_multiplier" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_divider " "Found entity 1: nbit_divider" {  } { { "nbit_divider.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extendSign.sv(11) " "Verilog HDL warning at extendSign.sv(11): extended using \"x\" or \"z\"" {  } { { "extendSign.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1667189294510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendsign.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendsign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendSign " "Found entity 1: extendSign" {  } { { "extendSign.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asip " "Found entity 1: asip" {  } { { "asip.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffnextvalue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffnextvalue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffNextValue " "Found entity 1: ffNextValue" {  } { { "ffNextValue.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ffNextValue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "hazardUnit.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/hazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "ROM_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a1 " "Found entity 1: mux3a1" {  } { { "mux3a1.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux3a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluparams.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxaluparams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxAluParams " "Found entity 1: muxAluParams" {  } { { "muxAluParams.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAluParams.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxAlu1B " "Found entity 1: muxAlu1B" {  } { { "muxAlu1B.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAlu1B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667189294757 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processor_tb.sv(18) " "Verilog HDL warning at processor_tb.sv(18): assignments to clk create a combinational loop" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667189294758 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de ADDI R6, R6, 96 processor_tb.sv(51) " "Verilog HDL Display System Task info at processor_tb.sv(51): resultado correcto de ADDI R6, R6, 96" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 51 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294758 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de ADDI R6, R6, 96 processor_tb.sv(52) " "Verilog HDL Display System Task info at processor_tb.sv(52): resultado incorrecto de ADDI R6, R6, 96" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294758 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de MULT R6, R6, R6 processor_tb.sv(57) " "Verilog HDL Display System Task info at processor_tb.sv(57): resultado correcto de MULT R6, R6, R6" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294759 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de MULT R6, R6, R6 processor_tb.sv(58) " "Verilog HDL Display System Task info at processor_tb.sv(58): resultado incorrecto de MULT R6, R6, R6" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294759 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de MULTI R6, R6, 4 processor_tb.sv(63) " "Verilog HDL Display System Task info at processor_tb.sv(63): resultado correcto de MULTI R6, R6, 4" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294759 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de MULTI R6, R6, 4 processor_tb.sv(64) " "Verilog HDL Display System Task info at processor_tb.sv(64): resultado incorrecto de MULTI R6, R6, 4" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294759 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de LDR R7, #1 processor_tb.sv(69) " "Verilog HDL Display System Task info at processor_tb.sv(69): resultado correcto de LDR R7, #1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de LDR R7, #1 processor_tb.sv(70) " "Verilog HDL Display System Task info at processor_tb.sv(70): resultado incorrecto de LDR R7, #1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de STR R7, #1 processor_tb.sv(75) " "Verilog HDL Display System Task info at processor_tb.sv(75): resultado correcto de STR R7, #1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de STR R7, #1 processor_tb.sv(76) " "Verilog HDL Display System Task info at processor_tb.sv(76): resultado incorrecto de STR R7, #1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 76 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de DIV R1, R1, #3 processor_tb.sv(81) " "Verilog HDL Display System Task info at processor_tb.sv(81): resultado correcto de DIV R1, R1, #3" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de DIV R1, R1, #3 processor_tb.sv(82) " "Verilog HDL Display System Task info at processor_tb.sv(82): resultado incorrecto de DIV R1, R1, #3" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 82 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de ADD R3, R2, R1 processor_tb.sv(87) " "Verilog HDL Display System Task info at processor_tb.sv(87): resultado correcto de ADD R3, R2, R1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de ADD R3, R2, R1 processor_tb.sv(88) " "Verilog HDL Display System Task info at processor_tb.sv(88): resultado incorrecto de ADD R3, R2, R1" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto de BCND R6, R5, #17 processor_tb.sv(93) " "Verilog HDL Display System Task info at processor_tb.sv(93): resultado correcto de BCND R6, R5, #17" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 93 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto de BCND R6, R5, #17 processor_tb.sv(94) " "Verilog HDL Display System Task info at processor_tb.sv(94): resultado incorrecto de BCND R6, R5, #17" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1667189294760 "|processor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:procesador " "Elaborating entity \"processor\" for hierarchy \"processor:procesador\"" {  } { { "processor_tb.sv" "procesador" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM processor:procesador\|ROM:meminstructions " "Elaborating entity \"ROM\" for hierarchy \"processor:procesador\|ROM:meminstructions\"" {  } { { "processor.sv" "meminstructions" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294831 ""}  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1667189294831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6v91 " "Found entity 1: altsyncram_6v91" {  } { { "db/altsyncram_6v91.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189294927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189294927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6v91 processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated " "Elaborating entity \"altsyncram_6v91\" for hierarchy \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189294927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189295641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189295641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_6v91.tdf" "rden_decode" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jsb " "Found entity 1: mux_jsb" {  } { { "db/mux_jsb.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_jsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189295704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189295704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jsb processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|mux_jsb:mux2 " "Elaborating entity \"mux_jsb\" for hierarchy \"processor:procesador\|ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|mux_jsb:mux2\"" {  } { { "db/altsyncram_6v91.tdf" "mux2" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerarom.sv 1 1 " "Using design file registerarom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAROM " "Found entity 1: registerAROM" {  } { { "registerarom.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerarom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189295724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1667189295724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAROM processor:procesador\|registerAROM:reg1 " "Elaborating entity \"registerAROM\" for hierarchy \"processor:procesador\|registerAROM:reg1\"" {  } { { "processor.sv" "reg1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asip processor:procesador\|asip:myProcessor " "Elaborating entity \"asip\" for hierarchy \"processor:procesador\|asip:myProcessor\"" {  } { { "processor.sv" "myProcessor" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 asip.sv(33) " "Verilog HDL assignment warning at asip.sv(33): truncated value with size 48 to match size of target (16)" {  } { { "asip.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1667189295728 "|processor_tb|processor:procesador|asip:myProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit processor:procesador\|asip:myProcessor\|controlUnit:controller " "Elaborating entity \"controlUnit\" for hierarchy \"processor:procesador\|asip:myProcessor\|controlUnit:controller\"" {  } { { "asip.sv" "controller" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:procesador\|asip:myProcessor\|controlUnit:controller\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"processor:procesador\|asip:myProcessor\|controlUnit:controller\|decoder:deco\"" {  } { { "controlUnit.sv" "deco" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit processor:procesador\|asip:myProcessor\|hazardUnit:hazardU " "Elaborating entity \"hazardUnit\" for hierarchy \"processor:procesador\|asip:myProcessor\|hazardUnit:hazardU\"" {  } { { "asip.sv" "hazardU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:procesador\|asip:myProcessor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\"" {  } { { "asip.sv" "datapath" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile processor:procesador\|asip:myProcessor\|datapath:datapath\|regFile:regfile " "Elaborating entity \"regFile\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|regFile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:procesador\|asip:myProcessor\|datapath:datapath\|adder:pcAdder " "Elaborating entity \"adder\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|adder:pcAdder\"" {  } { { "datapath.sv" "pcAdder" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxPcSrc " "Elaborating entity \"mux2a1\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxPcSrc\"" {  } { { "datapath.sv" "muxPcSrc" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffNextValue processor:procesador\|asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister " "Elaborating entity \"ffNextValue\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister\"" {  } { { "datapath.sv" "pcRegister" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendSign processor:procesador\|asip:myProcessor\|datapath:datapath\|extendSign:extSign " "Elaborating entity \"extendSign\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|extendSign:extSign\"" {  } { { "datapath.sv" "extSign" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxA1RegFile " "Elaborating entity \"mux2a1\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxA1RegFile\"" {  } { { "datapath.sv" "muxA1RegFile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerareg.sv 1 1 " "Using design file registerareg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAReg " "Found entity 1: registerAReg" {  } { { "registerareg.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerareg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189295769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1667189295769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAReg processor:procesador\|asip:myProcessor\|datapath:datapath\|registerAReg:regARefFile " "Elaborating entity \"registerAReg\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|registerAReg:regARefFile\"" {  } { { "datapath.sv" "regARefFile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic processor:procesador\|asip:myProcessor\|datapath:datapath\|condLogic:conditional " "Elaborating entity \"condLogic\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|condLogic:conditional\"" {  } { { "datapath.sv" "conditional" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr processor:procesador\|asip:myProcessor\|datapath:datapath\|condLogic:conditional\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|condLogic:conditional\|flopenr:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAlu1B processor:procesador\|asip:myProcessor\|datapath:datapath\|muxAlu1B:muxALU1B " "Elaborating entity \"muxAlu1B\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|muxAlu1B:muxALU1B\"" {  } { { "datapath.sv" "muxALU1B" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxALU1A " "Elaborating entity \"mux2a1\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxALU1A\"" {  } { { "datapath.sv" "muxALU1A" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a1 processor:procesador\|asip:myProcessor\|datapath:datapath\|mux3a1:muxALU2B " "Elaborating entity \"mux3a1\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|mux3a1:muxALU2B\"" {  } { { "datapath.sv" "muxALU2B" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAluParams processor:procesador\|asip:myProcessor\|datapath:datapath\|muxAluParams:muxALU1Params " "Elaborating entity \"muxAluParams\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|muxAluParams:muxALU1Params\"" {  } { { "datapath.sv" "muxALU1Params" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1 " "Elaborating entity \"alu\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\"" {  } { { "datapath.sv" "alu_instance1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295787 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667189295788 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667189295788 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667189295788 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setToZero alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"setToZero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667189295788 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo alu.sv(46) " "Inferred latch for \"negativo\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero alu.sv(46) " "Inferred latch for \"cero\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(46) " "Inferred latch for \"out\[0\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(46) " "Inferred latch for \"out\[1\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(46) " "Inferred latch for \"out\[2\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(46) " "Inferred latch for \"out\[3\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(46) " "Inferred latch for \"out\[4\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(46) " "Inferred latch for \"out\[5\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(46) " "Inferred latch for \"out\[6\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(46) " "Inferred latch for \"out\[7\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667189295789 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\"" {  } { { "alu.sv" "sum_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance " "Elaborating entity \"full_adder\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance\"" {  } { { "nbit_full_adder.sv" "geninstance\[0\].f1_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_multiplier processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_multiplier:multInst " "Elaborating entity \"nbit_multiplier\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_multiplier:multInst\"" {  } { { "alu.sv" "multInst" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nbit_multiplier.sv(5) " "Verilog HDL assignment warning at nbit_multiplier.sv(5): truncated value with size 32 to match size of target (8)" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1667189295799 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nbit_multiplier.sv(7) " "Verilog HDL assignment warning at nbit_multiplier.sv(7): truncated value with size 32 to match size of target (8)" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1667189295799 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_divider processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst " "Elaborating entity \"nbit_divider\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\"" {  } { { "alu.sv" "divInst" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|comp2:c_instance " "Elaborating entity \"comp2\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|comp2:c_instance\"" {  } { { "alu.sv" "c_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 comp2.sv(11) " "Verilog HDL assignment warning at comp2.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "comp2.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1667189295804 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sub_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sub_instance\"" {  } { { "alu.sv" "sub_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxPostALU " "Elaborating entity \"mux2a1\" for hierarchy \"processor:procesador\|asip:myProcessor\|datapath:datapath\|mux2a1:muxPostALU\"" {  } { { "datapath.sv" "muxPostALU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registeraalu.sv 1 1 " "Using design file registeraalu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAALU " "Found entity 1: registerAALU" {  } { { "registeraalu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeraalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189295990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1667189295990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAALU processor:procesador\|asip:myProcessor\|registerAALU:regALU " "Elaborating entity \"registerAALU\" for hierarchy \"processor:procesador\|asip:myProcessor\|registerAALU:regALU\"" {  } { { "asip.sv" "regALU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189295990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registeramem.sv 1 1 " "Using design file registeramem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAMem " "Found entity 1: registerAMem" {  } { { "registeramem.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeramem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189296010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1667189296010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAMem processor:procesador\|asip:myProcessor\|registerAMem:regMem " "Elaborating entity \"registerAMem\" for hierarchy \"processor:procesador\|asip:myProcessor\|registerAMem:regMem\"" {  } { { "asip.sv" "regMem" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM processor:procesador\|RAM:memdata " "Elaborating entity \"RAM\" for hierarchy \"processor:procesador\|RAM:memdata\"" {  } { { "processor.sv" "memdata" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296034 ""}  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1667189296034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7i1 " "Found entity 1: altsyncram_e7i1" {  } { { "db/altsyncram_e7i1.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189296166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189296166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7i1 processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated " "Elaborating entity \"altsyncram_e7i1\" for hierarchy \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189296315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189296315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l0b processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|decode_l0b:decode3 " "Elaborating entity \"decode_l0b\" for hierarchy \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|decode_l0b:decode3\"" {  } { { "db/altsyncram_e7i1.tdf" "decode3" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psb " "Found entity 1: mux_psb" {  } { { "db/mux_psb.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_psb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667189296409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667189296409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_psb processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|mux_psb:mux2 " "Elaborating entity \"mux_psb\" for hierarchy \"processor:procesador\|RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|mux_psb:mux2\"" {  } { { "db/altsyncram_e7i1.tdf" "mux2" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667189296409 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "processor_tb.sv" "clk" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667189296659 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667189296659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1667189296953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667189297018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 22:08:17 2022 " "Processing ended: Sun Oct 30 22:08:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667189297018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667189297018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667189297018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667189297018 ""}
