$date
  Fri Apr 10 18:41:20 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux8_tb $end
$var reg 8 ! z[7:0] $end
$var reg 8 " in0[7:0] $end
$var reg 8 # in1[7:0] $end
$var reg 8 $ in2[7:0] $end
$var reg 8 % in3[7:0] $end
$var reg 2 & sel[1:0] $end
$scope module mux8_0 $end
$var reg 8 ' in0[7:0] $end
$var reg 8 ( in1[7:0] $end
$var reg 8 ) in2[7:0] $end
$var reg 8 * in3[7:0] $end
$var reg 2 + sel[1:0] $end
$var reg 8 , z[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b00000001 #
b00000010 $
b00000011 %
b00 &
b00000000 '
b00000001 (
b00000010 )
b00000011 *
b00 +
b00000000 ,
#1000000
b00000001 !
b01 &
b01 +
b00000001 ,
#2000000
b00000010 !
b10 &
b10 +
b00000010 ,
#3000000
b00000011 !
b11 &
b11 +
b00000011 ,
#4000000
