// Seed: 1093895960
module module_0 (
    output wand id_0
    , id_4,
    input  tri0 id_1,
    input  wor  id_2
);
  wire id_5;
  assign id_0 = id_4 - 1;
  wire id_6;
  id_7(
      .id_0(id_1 < 1), .id_1(1 == (1)), .id_2("")
  );
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7,
    input tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    output tri id_19
);
  assign id_9 = id_15.id_14 ^ 1;
  uwire id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  logic [7:0] id_29;
  assign id_29[1] = 1'b0 ? 1 : 1'b0;
  assign id_27 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5
  );
endmodule
