######################################################################
##
## Filename: cpu_tb.fdo
## Created on: Fri Jul 22 23:05:06 中国标准时间 2016
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "pcreg.v"
vlog  "mux32_1.v"
vlog  "divu.v"
vlog  "decoder5_32.v"
vlog  "sccu_dataflow.v"
vlog  "regfiles.v"
vlog  "pc_reg.v"
vlog  "mux5c1.v"
vlog  "mux4c1.v"
vlog  "mux3c1.v"
vlog  "mux2c1.v"
vlog  "multu.v"
vlog  "mult.v"
vlog  "hilo_reg.v"
vlog  "ext.v"
vlog  "div.v"
vlog  "cp0.v"
vlog  "alu.v"
vlog  "scinstmem.v"
vlog  "scdatamem.v"
vlog  "sccpu_dataflow.v"
vlog  "sccomp_dataflow.v"
vlog  "cpu_tb.v"
vlog  "D:/isefile/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.cpu_tb glbl
#
# Source the wave do file
#
do {cpu_tb_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {cpu_tb.udo}
#
# Run simulation for this time
#
run 6000ns
#
# End
#
