;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -15, <-20
	DJN -1, @-20
	SPL 0, -33
	MOV -1, <-20
	SPL <-127, 105
	SUB 10, -0
	JMZ 7, 4
	CMP 10, -0
	JMZ 87, 8
	SUB @-127, 100
	CMP -207, <-120
	JMN @10, -0
	JMN 7, 4
	CMP 300, @41
	SPL 0, <332
	SUB 78, 40
	SUB #0, -33
	SPL -207, @-120
	SPL -217, @-100
	JMN @8, <200
	ADD #270, <0
	SUB @126, @106
	SPL 0, -33
	SUB @-127, 100
	JMP 78, 40
	JMN 78, 40
	SPL <880, #2
	CMP #0, -33
	CMP <300, 90
	SUB 78, 40
	ADD 3, 320
	SLT 17, -0
	SUB 300, @41
	SPL 0, <4
	SPL 0, <332
	CMP 10, -0
	SUB 300, @41
	SUB -1, <-70
	CMP 307, @41
	CMP <121, 500
	SUB 20, @12
	SUB @-127, 100
	SLT 20, @12
	SPL 0, <4
	SPL 0, <4
	MOV -15, <-20
	SPL 0, <332
	MOV -1, <-20
	MOV -15, <-20
