// Seed: 3230626592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wor id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd88,
    parameter id_4 = 32'd92
) (
    _id_1,
    _id_2,
    id_3
);
  input logic [7:0] id_3;
  output wire _id_2;
  input wire _id_1;
  wire _id_4;
  wire [id_4 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
  ;
  logic [id_2 : id_4] id_8 = id_3;
endmodule
