Total verification running time: 00:01:06
Result: Proved
Path: Bfs/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((meta.local_metadata.is_completed == 0)) ==> (([](AP((meta.local_metadata.is_completed == 0)))) || (AP((meta.local_metadata.is_completed == 0)) U AP((meta.local_metadata.out_port == meta.local_metadata.pkt_par)))))))

P4LTL parsing result: ([](AP((valid(hdr.bfsTag) && ((meta.local_metadata.out_port != 0) || (meta.local_metadata.pkt_par != 0))))))

//#LTLProperty:
 ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
backend cpu time 0.011365 s
program cpu time 0.36246 s

[Boogie Line Num]
1104 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 19:10:41,949 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 19:10:41,950 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 19:10:41,981 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 19:10:41,981 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 19:10:41,982 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 19:10:41,983 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 19:10:41,985 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 19:10:41,986 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 19:10:41,987 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 19:10:41,987 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 19:10:41,988 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-02-06 19:10:41,989 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 19:10:41,989 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 19:10:41,990 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 19:10:41,991 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 19:10:41,992 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 19:10:41,993 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 19:10:41,994 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 19:10:41,995 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 19:10:41,996 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 19:10:41,998 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 19:10:41,998 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 19:10:41,999 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 19:10:42,001 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 19:10:42,001 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 19:10:42,002 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 19:10:42,002 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 19:10:42,003 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 19:10:42,008 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 19:10:42,008 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 19:10:42,008 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 19:10:42,009 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 19:10:42,009 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 19:10:42,009 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 19:10:42,010 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 19:10:42,011 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 19:10:42,011 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 19:10:42,011 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 19:10:42,011 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 19:10:42,012 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 19:10:42,013 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 19:10:42,013 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 19:10:42,014 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 19:10:42,021 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 19:10:42,022 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 19:10:42,022 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 19:10:42,023 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 19:10:42,023 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 19:10:42,023 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 19:10:42,023 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 19:10:42,024 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 19:10:42,024 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 19:10:42,025 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 19:10:42,025 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 19:10:42,026 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 19:10:42,026 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 19:10:42,213 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 19:10:42,242 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 19:10:42,243 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 19:10:42,244 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 19:10:42,246 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 19:10:42,246 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 19:10:42,247 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 19:10:42,283 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 19:10:42,284 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 19:10:42,285 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 19:10:42,285 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 19:10:42,285 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 19:10:42,296 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,297 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,306 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,307 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,317 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,320 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,327 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,329 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 19:10:42,330 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 19:10:42,330 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 19:10:42,332 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 19:10:42,335 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/1) ...
[2023-02-06 19:10:42,339 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 19:10:42,339 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 19:10:42,339 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:10:42,347 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-02-06 19:10:42,348 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:10:42,350 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 19:10:42,350 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 19:10:42,350 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.bfsTag.valid
Token: ==
Token: true
Token: &&
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:10:42,351 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.bfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 19:10:42,351 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.bfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:10:42,353 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:10:42,353 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:10:42,354 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:42 PropertyContainer
[2023-02-06 19:10:42,354 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 19:10:42,355 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 19:10:42,355 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 19:10:42,355 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 19:10:42,357 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/2) ...
[2023-02-06 19:10:42,361 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:42,429 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 19:10:42,429 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 19:10:42,429 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 19:10:42,430 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_21 given in one single declaration
[2023-02-06 19:10:42,430 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_21
[2023-02-06 19:10:42,430 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_21
[2023-02-06 19:10:42,430 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_22 given in one single declaration
[2023-02-06 19:10:42,430 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_22
[2023-02-06 19:10:42,431 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_22
[2023-02-06 19:10:42,431 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_23 given in one single declaration
[2023-02-06 19:10:42,431 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_23
[2023-02-06 19:10:42,431 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_23
[2023-02-06 19:10:42,431 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_24 given in one single declaration
[2023-02-06 19:10:42,431 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_24
[2023-02-06 19:10:42,431 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_24
[2023-02-06 19:10:42,431 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_25 given in one single declaration
[2023-02-06 19:10:42,432 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_25
[2023-02-06 19:10:42,432 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_25
[2023-02-06 19:10:42,432 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_26 given in one single declaration
[2023-02-06 19:10:42,432 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_26
[2023-02-06 19:10:42,432 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_26
[2023-02-06 19:10:42,432 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_27 given in one single declaration
[2023-02-06 19:10:42,432 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_27
[2023-02-06 19:10:42,432 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_27
[2023-02-06 19:10:42,432 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_28 given in one single declaration
[2023-02-06 19:10:42,432 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_28
[2023-02-06 19:10:42,433 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_28
[2023-02-06 19:10:42,433 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_29 given in one single declaration
[2023-02-06 19:10:42,433 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_29
[2023-02-06 19:10:42,433 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_29
[2023-02-06 19:10:42,433 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_30 given in one single declaration
[2023-02-06 19:10:42,433 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_30
[2023-02-06 19:10:42,433 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_30
[2023-02-06 19:10:42,433 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_31 given in one single declaration
[2023-02-06 19:10:42,433 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_31
[2023-02-06 19:10:42,433 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_31
[2023-02-06 19:10:42,433 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_32 given in one single declaration
[2023-02-06 19:10:42,434 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_32
[2023-02-06 19:10:42,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_32
[2023-02-06 19:10:42,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_33 given in one single declaration
[2023-02-06 19:10:42,434 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_33
[2023-02-06 19:10:42,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_33
[2023-02-06 19:10:42,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_34 given in one single declaration
[2023-02-06 19:10:42,434 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_34
[2023-02-06 19:10:42,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_34
[2023-02-06 19:10:42,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_35 given in one single declaration
[2023-02-06 19:10:42,435 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_35
[2023-02-06 19:10:42,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_35
[2023-02-06 19:10:42,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_36 given in one single declaration
[2023-02-06 19:10:42,435 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_36
[2023-02-06 19:10:42,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_36
[2023-02-06 19:10:42,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_37 given in one single declaration
[2023-02-06 19:10:42,435 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_37
[2023-02-06 19:10:42,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_37
[2023-02-06 19:10:42,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_38 given in one single declaration
[2023-02-06 19:10:42,436 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_38
[2023-02-06 19:10:42,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_38
[2023-02-06 19:10:42,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_39 given in one single declaration
[2023-02-06 19:10:42,436 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_39
[2023-02-06 19:10:42,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_39
[2023-02-06 19:10:42,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 19:10:42,436 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 19:10:42,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 19:10:42,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_out_failed.apply given in one single declaration
[2023-02-06 19:10:42,436 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_out_failed.apply
[2023-02-06 19:10:42,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_out_failed.apply
[2023-02-06 19:10:42,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_outport_status.apply given in one single declaration
[2023-02-06 19:10:42,437 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_outport_status.apply
[2023-02-06 19:10:42,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_outport_status.apply
[2023-02-06 19:10:42,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_eq_neq_ingress.apply given in one single declaration
[2023-02-06 19:10:42,437 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_eq_neq_ingress.apply
[2023-02-06 19:10:42,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_eq_neq_ingress.apply
[2023-02-06 19:10:42,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_eq_zero.apply given in one single declaration
[2023-02-06 19:10:42,437 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_eq_zero.apply
[2023-02-06 19:10:42,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_eq_zero.apply
[2023-02-06 19:10:42,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_par_neq_in.apply given in one single declaration
[2023-02-06 19:10:42,438 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_par_neq_in.apply
[2023-02-06 19:10:42,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_par_neq_in.apply
[2023-02-06 19:10:42,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _go_to_next_0 given in one single declaration
[2023-02-06 19:10:42,438 INFO  L130     BoogieDeclarations]: Found specification of procedure _go_to_next_0
[2023-02-06 19:10:42,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure _go_to_next_0
[2023-02-06 19:10:42,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _hit_depth.apply given in one single declaration
[2023-02-06 19:10:42,438 INFO  L130     BoogieDeclarations]: Found specification of procedure _hit_depth.apply
[2023-02-06 19:10:42,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure _hit_depth.apply
[2023-02-06 19:10:42,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _if_status.apply given in one single declaration
[2023-02-06 19:10:42,439 INFO  L130     BoogieDeclarations]: Found specification of procedure _if_status.apply
[2023-02-06 19:10:42,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure _if_status.apply
[2023-02-06 19:10:42,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _jump_to_next.apply given in one single declaration
[2023-02-06 19:10:42,439 INFO  L130     BoogieDeclarations]: Found specification of procedure _jump_to_next.apply
[2023-02-06 19:10:42,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure _jump_to_next.apply
[2023-02-06 19:10:42,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _next_outport_0 given in one single declaration
[2023-02-06 19:10:42,439 INFO  L130     BoogieDeclarations]: Found specification of procedure _next_outport_0
[2023-02-06 19:10:42,440 INFO  L138     BoogieDeclarations]: Found implementation of procedure _next_outport_0
[2023-02-06 19:10:42,440 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _out_eq_zero.apply given in one single declaration
[2023-02-06 19:10:42,440 INFO  L130     BoogieDeclarations]: Found specification of procedure _out_eq_zero.apply
[2023-02-06 19:10:42,440 INFO  L138     BoogieDeclarations]: Found implementation of procedure _out_eq_zero.apply
[2023-02-06 19:10:42,440 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _outport_to_parent_0 given in one single declaration
[2023-02-06 19:10:42,440 INFO  L130     BoogieDeclarations]: Found specification of procedure _outport_to_parent_0
[2023-02-06 19:10:42,440 INFO  L138     BoogieDeclarations]: Found implementation of procedure _outport_to_parent_0
[2023-02-06 19:10:42,440 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-02-06 19:10:42,440 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-02-06 19:10:42,441 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-02-06 19:10:42,441 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_to_parent_0 given in one single declaration
[2023-02-06 19:10:42,441 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_to_parent_0
[2023-02-06 19:10:42,441 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_to_parent_0
[2023-02-06 19:10:42,441 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_egress_port.apply given in one single declaration
[2023-02-06 19:10:42,441 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_egress_port.apply
[2023-02-06 19:10:42,441 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_egress_port.apply
[2023-02-06 19:10:42,441 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_if_status_0 given in one single declaration
[2023-02-06 19:10:42,441 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_if_status_0
[2023-02-06 19:10:42,441 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_if_status_0
[2023-02-06 19:10:42,442 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_next_port_0 given in one single declaration
[2023-02-06 19:10:42,442 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_next_port_0
[2023-02-06 19:10:42,442 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_next_port_0
[2023-02-06 19:10:42,442 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_out_to_ingress_0 given in one single declaration
[2023-02-06 19:10:42,442 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_out_to_ingress_0
[2023-02-06 19:10:42,442 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_out_to_ingress_0
[2023-02-06 19:10:42,442 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_par_to_ingress_0 given in one single declaration
[2023-02-06 19:10:42,442 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_par_to_ingress_0
[2023-02-06 19:10:42,442 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_par_to_ingress_0
[2023-02-06 19:10:42,443 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_out.apply given in one single declaration
[2023-02-06 19:10:42,443 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_out.apply
[2023-02-06 19:10:42,443 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_out.apply
[2023-02-06 19:10:42,443 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_failures_0 given in one single declaration
[2023-02-06 19:10:42,443 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_failures_0
[2023-02-06 19:10:42,443 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_failures_0
[2023-02-06 19:10:42,443 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_parent_0 given in one single declaration
[2023-02-06 19:10:42,443 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_parent_0
[2023-02-06 19:10:42,443 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_parent_0
[2023-02-06 19:10:42,443 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _start_from_one_0 given in one single declaration
[2023-02-06 19:10:42,444 INFO  L130     BoogieDeclarations]: Found specification of procedure _start_from_one_0
[2023-02-06 19:10:42,444 INFO  L138     BoogieDeclarations]: Found implementation of procedure _start_from_one_0
[2023-02-06 19:10:42,444 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _starting_port_meta_0 given in one single declaration
[2023-02-06 19:10:42,444 INFO  L130     BoogieDeclarations]: Found specification of procedure _starting_port_meta_0
[2023-02-06 19:10:42,444 INFO  L138     BoogieDeclarations]: Found implementation of procedure _starting_port_meta_0
[2023-02-06 19:10:42,444 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _to_parent.apply given in one single declaration
[2023-02-06 19:10:42,444 INFO  L130     BoogieDeclarations]: Found specification of procedure _to_parent.apply
[2023-02-06 19:10:42,444 INFO  L138     BoogieDeclarations]: Found implementation of procedure _to_parent.apply
[2023-02-06 19:10:42,445 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _try_next.apply given in one single declaration
[2023-02-06 19:10:42,445 INFO  L130     BoogieDeclarations]: Found specification of procedure _try_next.apply
[2023-02-06 19:10:42,445 INFO  L138     BoogieDeclarations]: Found implementation of procedure _try_next.apply
[2023-02-06 19:10:42,445 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _xor_outport_0 given in one single declaration
[2023-02-06 19:10:42,445 INFO  L130     BoogieDeclarations]: Found specification of procedure _xor_outport_0
[2023-02-06 19:10:42,445 INFO  L138     BoogieDeclarations]: Found implementation of procedure _xor_outport_0
[2023-02-06 19:10:42,445 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 19:10:42,445 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 19:10:42,446 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 19:10:42,446 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure all_ports_status.write given in one single declaration
[2023-02-06 19:10:42,446 INFO  L130     BoogieDeclarations]: Found specification of procedure all_ports_status.write
[2023-02-06 19:10:42,446 INFO  L138     BoogieDeclarations]: Found implementation of procedure all_ports_status.write
[2023-02-06 19:10:42,446 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-06 19:10:42,446 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-06 19:10:42,446 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-06 19:10:42,446 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure default_route_0.apply given in one single declaration
[2023-02-06 19:10:42,446 INFO  L130     BoogieDeclarations]: Found specification of procedure default_route_0.apply
[2023-02-06 19:10:42,447 INFO  L138     BoogieDeclarations]: Found implementation of procedure default_route_0.apply
[2023-02-06 19:10:42,447 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 19:10:42,447 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 19:10:42,447 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 19:10:42,447 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd given in one single declaration
[2023-02-06 19:10:42,447 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd
[2023-02-06 19:10:42,447 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd
[2023-02-06 19:10:42,447 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_parent_0.apply given in one single declaration
[2023-02-06 19:10:42,447 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_parent_0.apply
[2023-02-06 19:10:42,448 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_parent_0.apply
[2023-02-06 19:10:42,448 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_pkt_0.apply given in one single declaration
[2023-02-06 19:10:42,448 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_pkt_0.apply
[2023-02-06 19:10:42,448 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_pkt_0.apply
[2023-02-06 19:10:42,448 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 19:10:42,448 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 19:10:42,448 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 19:10:42,448 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 19:10:42,448 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 19:10:42,448 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 19:10:42,449 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 19:10:42,449 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 19:10:42,449 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 19:10:42,449 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 19:10:42,449 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 19:10:42,449 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 19:10:42,449 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 19:10:42,449 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 19:10:42,449 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_in given in one single declaration
[2023-02-06 19:10:42,449 INFO  L130     BoogieDeclarations]: Found specification of procedure send_in
[2023-02-06 19:10:42,450 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_in
[2023-02-06 19:10:42,450 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_in_ingress_0.apply given in one single declaration
[2023-02-06 19:10:42,450 INFO  L130     BoogieDeclarations]: Found specification of procedure send_in_ingress_0.apply
[2023-02-06 19:10:42,450 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_in_ingress_0.apply
[2023-02-06 19:10:42,450 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_on_parent given in one single declaration
[2023-02-06 19:10:42,450 INFO  L130     BoogieDeclarations]: Found specification of procedure send_on_parent
[2023-02-06 19:10:42,450 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_on_parent
[2023-02-06 19:10:42,450 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure send_parent_0.apply given in one single declaration
[2023-02-06 19:10:42,450 INFO  L130     BoogieDeclarations]: Found specification of procedure send_parent_0.apply
[2023-02-06 19:10:42,450 INFO  L138     BoogieDeclarations]: Found implementation of procedure send_parent_0.apply
[2023-02-06 19:10:42,451 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 19:10:42,451 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 19:10:42,451 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_bfs_tags given in one single declaration
[2023-02-06 19:10:42,451 INFO  L130     BoogieDeclarations]: Found specification of procedure set_bfs_tags
[2023-02-06 19:10:42,451 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_bfs_tags
[2023-02-06 19:10:42,451 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_default_route given in one single declaration
[2023-02-06 19:10:42,451 INFO  L130     BoogieDeclarations]: Found specification of procedure set_default_route
[2023-02-06 19:10:42,451 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_default_route
[2023-02-06 19:10:42,451 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_meta given in one single declaration
[2023-02-06 19:10:42,451 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_meta
[2023-02-06 19:10:42,452 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_meta
[2023-02-06 19:10:42,452 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_port_0.apply given in one single declaration
[2023-02-06 19:10:42,452 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_port_0.apply
[2023-02-06 19:10:42,452 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_port_0.apply
[2023-02-06 19:10:42,452 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 19:10:42,452 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 19:10:42,452 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 19:10:42,452 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start_bfs_0.apply given in one single declaration
[2023-02-06 19:10:42,452 INFO  L130     BoogieDeclarations]: Found specification of procedure start_bfs_0.apply
[2023-02-06 19:10:42,452 INFO  L138     BoogieDeclarations]: Found implementation of procedure start_bfs_0.apply
[2023-02-06 19:10:42,453 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure towards_parent given in one single declaration
[2023-02-06 19:10:42,453 INFO  L130     BoogieDeclarations]: Found specification of procedure towards_parent
[2023-02-06 19:10:42,453 INFO  L138     BoogieDeclarations]: Found implementation of procedure towards_parent
[2023-02-06 19:10:42,453 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 19:10:42,453 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 19:10:42,453 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 19:10:42,500 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 19:10:42,502 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 19:10:42,783 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 19:10:42,791 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 19:10:42,792 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 19:10:42,793 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:42 BoogieIcfgContainer
[2023-02-06 19:10:42,793 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:42" (2/2) ...
[2023-02-06 19:10:42,794 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 19:10:42,794 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@565bf67e and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:42, skipping insertion in model container
[2023-02-06 19:10:42,794 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 19:10:42,794 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 19:10:42,794 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 19:10:42,794 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 19:10:42,795 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:42" (2/3) ...
[2023-02-06 19:10:42,795 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.bfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )) || ( ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) ))
[2023-02-06 19:10:42,802 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 19:10:42,814 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 19:10:42,822 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 19:10:42,834 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.bfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) ))
[2023-02-06 19:10:42,835 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:42 NWAContainer
[2023-02-06 19:10:42,835 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 19:10:42,836 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-02-06 19:10:42,836 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-02-06 19:10:42,836 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-02-06 19:10:42,837 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:42" (3/4) ...
[2023-02-06 19:10:42,838 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@3ab322c2 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:42, skipping insertion in model container
[2023-02-06 19:10:42,838 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:42" (4/4) ...
[2023-02-06 19:10:42,840 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-02-06 19:10:42,842 INFO  L110   BuchiProductObserver]: Initial RCFG 429 locations, 558 edges
[2023-02-06 19:10:42,842 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 19:10:42,849 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 19:10:42,849 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _set_par_to_ingress_0
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 19:10:42,850 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L969-1
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _start_from_one_0
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_port_0.apply
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_pkt_0.apply
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _set_next_port_0
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_eq_zero.apply
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_neq_in.apply
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_failures_0
[2023-02-06 19:10:42,850 INFO  L189       ProductGenerator]: +++++ Call method name: _check_out_failed.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _to_parent.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: default_route_0.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _out_eq_zero.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: send_in_ingress_0.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _jump_to_next.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: start_bfs_0.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: fwd
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _send_to_parent_0
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: set_bfs_tags
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: _check_outport_status.apply
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: send_in
[2023-02-06 19:10:42,851 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_24
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_25
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_22
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_23
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_28
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: _try_next.apply
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_29
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: _set_egress_port.apply
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_26
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_27
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_21
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: towards_parent
[2023-02-06 19:10:42,852 INFO  L189       ProductGenerator]: +++++ Call method name: set_default_route
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: send_on_parent
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_parent_0
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _if_status.apply
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_35
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_36
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_33
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_34
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_39
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _go_to_next_0
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _set_if_status_0
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: send_parent_0.apply
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_37
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_38
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _set_out_to_ingress_0
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_31
[2023-02-06 19:10:42,853 INFO  L189       ProductGenerator]: +++++ Call method name: _xor_outport_0
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_32
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_par_eq_neq_ingress.apply
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_30
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _starting_port_meta_0
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _outport_to_parent_0
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_parent_0.apply
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_out.apply
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _next_outport_0
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: _hit_depth.apply
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_meta
[2023-02-06 19:10:42,854 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 19:10:42,858 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyEXIT
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: towards_parentEXIT
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: _set_egress_port.applyENTRY
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L774
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0EXIT
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: NoAction_29FINAL
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: set_default_routeENTRY
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L450
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L799
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L867
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L856
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0ENTRY
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0EXIT
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: L853
[2023-02-06 19:10:42,859 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L644
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: _starting_port_meta_0EXIT
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L486
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0ENTRY
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L562
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L642
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: NoAction_35EXIT
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: NoAction_29EXIT
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L1018
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L474
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L1072
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0ENTRY
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: L810
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: NoAction_35FINAL
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyENTRY
[2023-02-06 19:10:42,860 INFO  L277       ProductGenerator]: ==== location: NoAction_33FINAL
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _curr_par_eq_neq_ingress.applyENTRY
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _go_to_next_0FINAL
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L1098
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L784
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L864
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L1018-1
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L952
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _curr_par_neq_in.applyENTRY
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _check_outport_status.applyEXIT
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0FINAL
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: _outport_to_parent_0ENTRY
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L954
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L448
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: NoAction_30EXIT
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L904
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L868
[2023-02-06 19:10:42,861 INFO  L277       ProductGenerator]: ==== location: L802
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: NoAction_22EXIT
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: fwdENTRY
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L462
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L803
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L794
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L796
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeEXIT
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L855
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0FINAL
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: NoAction_30FINAL
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0FINAL
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L697
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L563
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L1095
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: _set_par_to_ingress_0FINAL
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: L1075
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 19:10:42,862 INFO  L277       ProductGenerator]: ==== location: _jump_to_next.applyENTRY
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L1006
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L793
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: NoAction_31EXIT
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L874
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: send_in_ingress_0.applyEXIT
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L849
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L644-1
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L908
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L531-1
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: L1034
[2023-02-06 19:10:42,863 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 19:10:42,863 INFO  L310       ProductGenerator]: ####final State Node: L969-1
[2023-02-06 19:10:42,863 INFO  L310       ProductGenerator]: ####final State Node: L969
[2023-02-06 19:10:42,864 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L969_accept_S5
[2023-02-06 19:10:42,867 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L969-1_accept_S5
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-02-06 19:10:42,868 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: NoAction_29FINAL_T0_S2 --> NoAction_29FINAL_T0_S2
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: NoAction_29FINAL_T1_init --> NoAction_29FINAL_T1_init
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: NoAction_29FINAL_accept_S5 --> NoAction_29FINAL_accept_S5
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: set_default_routeENTRY_T0_S2 --> set_default_routeENTRY_T0_S2
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: set_default_routeENTRY_T1_init --> set_default_routeENTRY_T1_init
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: set_default_routeENTRY_accept_S5 --> set_default_routeENTRY_accept_S5
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_T0_S2 --> L450_T0_S2
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_T1_init --> L450_T1_init
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_accept_S5 --> L450_accept_S5
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_T0_S2 --> L450_T0_S2
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_T1_init --> L450_T1_init
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L450_accept_S5 --> L450_accept_S5
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L799_T0_S2 --> L799_T0_S2
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L799_T1_init --> L799_T1_init
[2023-02-06 19:10:42,869 INFO  L479       ProductGenerator]: L799_accept_S5 --> L799_accept_S5
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L867_T0_S2 --> L867_T0_S2
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L867_T1_init --> L867_T1_init
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L867_accept_S5 --> L867_accept_S5
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L856_T0_S2 --> L856_T0_S2
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L856_T1_init --> L856_T1_init
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L856_accept_S5 --> L856_accept_S5
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T0_S2 --> _skip_failures_0ENTRY_T0_S2
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T1_init --> _skip_failures_0ENTRY_T1_init
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_accept_S5 --> _skip_failures_0ENTRY_accept_S5
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L853_T0_S2 --> L853_T0_S2
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L853_T1_init --> L853_T1_init
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: L853_accept_S5 --> L853_accept_S5
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-02-06 19:10:42,870 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_T0_S2 --> L644_T0_S2
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_T1_init --> L644_T1_init
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_accept_S5 --> L644_accept_S5
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_T0_S2 --> L644_T0_S2
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_T1_init --> L644_T1_init
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L644_accept_S5 --> L644_accept_S5
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_T0_S2 --> L486_T0_S2
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_T1_init --> L486_T1_init
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_accept_S5 --> L486_accept_S5
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_T0_S2 --> L486_T0_S2
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_T1_init --> L486_T1_init
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: L486_accept_S5 --> L486_accept_S5
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T0_S2 --> _set_if_status_0ENTRY_T0_S2
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T1_init --> _set_if_status_0ENTRY_T1_init
[2023-02-06 19:10:42,871 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_accept_S5 --> _set_if_status_0ENTRY_accept_S5
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_T0_S2 --> L562_T0_S2
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_T1_init --> L562_T1_init
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_accept_S5 --> L562_accept_S5
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_T0_S2 --> L562_T0_S2
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_T1_init --> L562_T1_init
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L562_accept_S5 --> L562_accept_S5
[2023-02-06 19:10:42,872 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 19:10:42,872 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 19:10:42,872 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L1018_T0_S2 --> L1018_T0_S2
[2023-02-06 19:10:42,872 INFO  L479       ProductGenerator]: L1018_T1_init --> L1018_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1018_accept_S5 --> L1018_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1018_T0_S2 --> L1018_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1018_T1_init --> L1018_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1018_accept_S5 --> L1018_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_T0_S2 --> L474_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_T1_init --> L474_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_accept_S5 --> L474_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_T0_S2 --> L474_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_T1_init --> L474_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L474_accept_S5 --> L474_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1072_T0_S2 --> L1072_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1072_T1_init --> L1072_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L1072_accept_S5 --> L1072_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T0_S2 --> _skip_parent_0ENTRY_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T1_init --> _skip_parent_0ENTRY_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_accept_S5 --> _skip_parent_0ENTRY_accept_S5
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L810_T0_S2 --> L810_T0_S2
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L810_T1_init --> L810_T1_init
[2023-02-06 19:10:42,873 INFO  L479       ProductGenerator]: L810_accept_S5 --> L810_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_35FINAL_T0_S2 --> NoAction_35FINAL_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_35FINAL_T1_init --> NoAction_35FINAL_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_35FINAL_accept_S5 --> NoAction_35FINAL_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_33FINAL_T0_S2 --> NoAction_33FINAL_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_33FINAL_T1_init --> NoAction_33FINAL_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: NoAction_33FINAL_accept_S5 --> NoAction_33FINAL_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T0_S2 --> _curr_par_eq_neq_ingress.applyENTRY_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T1_init --> _curr_par_eq_neq_ingress.applyENTRY_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_accept_S5 --> _curr_par_eq_neq_ingress.applyENTRY_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T0_S2 --> _curr_par_eq_neq_ingress.applyENTRY_T0_S2
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_T1_init --> _curr_par_eq_neq_ingress.applyENTRY_T1_init
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _curr_par_eq_neq_ingress.applyENTRY_accept_S5 --> _curr_par_eq_neq_ingress.applyENTRY_accept_S5
[2023-02-06 19:10:42,874 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_T0_S2 --> _go_to_next_0FINAL_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_T1_init --> _go_to_next_0FINAL_T1_init
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: _go_to_next_0FINAL_accept_S5 --> _go_to_next_0FINAL_accept_S5
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1098_T0_S2 --> L1098_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1098_T1_init --> L1098_T1_init
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1098_accept_S5 --> L1098_accept_S5
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L784_T0_S2 --> L784_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L784_T1_init --> L784_T1_init
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L784_accept_S5 --> L784_accept_S5
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L864_T0_S2 --> L864_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L864_T1_init --> L864_T1_init
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L864_accept_S5 --> L864_accept_S5
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1018-1_T0_S2 --> L1018-1_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1018-1_T1_init --> L1018-1_T1_init
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: L1018-1_accept_S5 --> L1018-1_accept_S5
[2023-02-06 19:10:42,875 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:10:42,875 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:10:42,875 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T0_S2 --> _curr_par_neq_in.applyENTRY_T0_S2
[2023-02-06 19:10:42,875 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T1_init --> _curr_par_neq_in.applyENTRY_T1_init
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_accept_S5 --> _curr_par_neq_in.applyENTRY_accept_S5
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T0_S2 --> _curr_par_neq_in.applyENTRY_T0_S2
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_T1_init --> _curr_par_neq_in.applyENTRY_T1_init
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _curr_par_neq_in.applyENTRY_accept_S5 --> _curr_par_neq_in.applyENTRY_accept_S5
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T0_S2 --> _skip_failures_0FINAL_T0_S2
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T1_init --> _skip_failures_0FINAL_T1_init
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_accept_S5 --> _skip_failures_0FINAL_accept_S5
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T0_S2 --> _outport_to_parent_0ENTRY_T0_S2
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T1_init --> _outport_to_parent_0ENTRY_T1_init
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_accept_S5 --> _outport_to_parent_0ENTRY_accept_S5
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 19:10:42,876 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-02-06 19:10:42,876 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-02-06 19:10:42,877 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 19:10:42,877 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 19:10:42,877 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L868_T0_S2 --> L868_T0_S2
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L868_T1_init --> L868_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L868_accept_S5 --> L868_accept_S5
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L802_T0_S2 --> L802_T0_S2
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L802_T1_init --> L802_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L802_accept_S5 --> L802_accept_S5
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: fwdENTRY_T0_S2 --> fwdENTRY_T0_S2
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: fwdENTRY_T1_init --> fwdENTRY_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: fwdENTRY_accept_S5 --> fwdENTRY_accept_S5
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_T0_S2 --> L462_T0_S2
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_T1_init --> L462_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_accept_S5 --> L462_accept_S5
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_T0_S2 --> L462_T0_S2
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_T1_init --> L462_T1_init
[2023-02-06 19:10:42,877 INFO  L479       ProductGenerator]: L462_accept_S5 --> L462_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L803_T0_S2 --> L803_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L803_T1_init --> L803_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L803_accept_S5 --> L803_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L794_accept_S5 --> L794_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L796_T0_S2 --> L796_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L796_T1_init --> L796_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L796_accept_S5 --> L796_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T0_S2 --> all_ports_status.writeEXIT_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T1_init --> all_ports_status.writeEXIT_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_accept_S5 --> all_ports_status.writeEXIT_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L855_T0_S2 --> L855_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L855_T1_init --> L855_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: L855_accept_S5 --> L855_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T0_S2 --> _skip_parent_0FINAL_T0_S2
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T1_init --> _skip_parent_0FINAL_T1_init
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_accept_S5 --> _skip_parent_0FINAL_accept_S5
[2023-02-06 19:10:42,878 INFO  L479       ProductGenerator]: NoAction_30FINAL_T0_S2 --> NoAction_30FINAL_T0_S2
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: NoAction_30FINAL_T1_init --> NoAction_30FINAL_T1_init
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: NoAction_30FINAL_accept_S5 --> NoAction_30FINAL_accept_S5
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T0_S2 --> _send_to_parent_0FINAL_T0_S2
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T1_init --> _send_to_parent_0FINAL_T1_init
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_accept_S5 --> _send_to_parent_0FINAL_accept_S5
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_35();
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: L1095_T0_S2 --> L1095_T0_S2
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: L1095_T1_init --> L1095_T1_init
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: L1095_accept_S5 --> L1095_accept_S5
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_T0_S2 --> _set_par_to_ingress_0FINAL_T0_S2
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_T1_init --> _set_par_to_ingress_0FINAL_T1_init
[2023-02-06 19:10:42,879 INFO  L479       ProductGenerator]: _set_par_to_ingress_0FINAL_accept_S5 --> _set_par_to_ingress_0FINAL_accept_S5
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:42,879 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:42,880 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L1006_T0_S2 --> L1006_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L1006_T1_init --> L1006_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L1006_accept_S5 --> L1006_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L793_T0_S2 --> L793_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L793_T1_init --> L793_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L793_accept_S5 --> L793_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L874_T0_S2 --> L874_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L874_T1_init --> L874_T1_init
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: L874_accept_S5 --> L874_accept_S5
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-02-06 19:10:42,880 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L849_T0_S2 --> L849_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L849_T1_init --> L849_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L849_accept_S5 --> L849_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L644-1_T0_S2 --> L644-1_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L644-1_T1_init --> L644-1_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L644-1_accept_S5 --> L644-1_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_T0_S2 --> L908_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_T1_init --> L908_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_accept_S5 --> L908_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_T0_S2 --> L908_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_T1_init --> L908_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L908_accept_S5 --> L908_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L531-1_T0_S2 --> L531-1_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L531-1_T1_init --> L531-1_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L531-1_accept_S5 --> L531-1_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L1034_T0_S2 --> L1034_T0_S2
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L1034_T1_init --> L1034_T1_init
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L1034_accept_S5 --> L1034_accept_S5
[2023-02-06 19:10:42,881 INFO  L479       ProductGenerator]: L509_T0_S2 --> L509_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L509_T1_init --> L509_T1_init
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L509_accept_S5 --> L509_accept_S5
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T0_S2 --> _starting_port_meta_0ENTRY_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T1_init --> _starting_port_meta_0ENTRY_T1_init
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_accept_S5 --> _starting_port_meta_0ENTRY_accept_S5
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_T0_S2 --> L901_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_T1_init --> L901_T1_init
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_accept_S5 --> L901_accept_S5
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_T0_S2 --> L901_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_T1_init --> L901_T1_init
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L901_accept_S5 --> L901_accept_S5
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L634_T0_S2 --> L634_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L634_T1_init --> L634_T1_init
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: L634_accept_S5 --> L634_accept_S5
[2023-02-06 19:10:42,882 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:10:42,882 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:10:42,882 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T0_S2 --> _outport_to_parent_0FINAL_T0_S2
[2023-02-06 19:10:42,882 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T1_init --> _outport_to_parent_0FINAL_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_accept_S5 --> _outport_to_parent_0FINAL_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L858_T0_S2 --> L858_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L858_T1_init --> L858_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L858_accept_S5 --> L858_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L829_T0_S2 --> L829_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L829_T1_init --> L829_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L829_accept_S5 --> L829_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: NoAction_23FINAL_T0_S2 --> NoAction_23FINAL_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: NoAction_23FINAL_T1_init --> NoAction_23FINAL_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: NoAction_23FINAL_accept_S5 --> NoAction_23FINAL_accept_S5
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L792_T0_S2 --> L792_T0_S2
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L792_T1_init --> L792_T1_init
[2023-02-06 19:10:42,883 INFO  L479       ProductGenerator]: L792_accept_S5 --> L792_accept_S5
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L1008_T0_S2 --> L1008_T0_S2
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L1008_T1_init --> L1008_T1_init
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L1008_accept_S5 --> L1008_accept_S5
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_out_metaENTRY_T0_S2 --> set_out_metaENTRY_T0_S2
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_out_metaENTRY_T1_init --> set_out_metaENTRY_T1_init
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_out_metaENTRY_accept_S5 --> set_out_metaENTRY_accept_S5
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_default_routeFINAL_T0_S2 --> set_default_routeFINAL_T0_S2
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_default_routeFINAL_T1_init --> set_default_routeFINAL_T1_init
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: set_default_routeFINAL_accept_S5 --> set_default_routeFINAL_accept_S5
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L749_T0_S2 --> L749_T0_S2
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L749_T1_init --> L749_T1_init
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: L749_accept_S5 --> L749_accept_S5
[2023-02-06 19:10:42,884 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 19:10:42,884 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 19:10:42,884 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 19:10:42,884 INFO  L479       ProductGenerator]: NoAction_31FINAL_T0_S2 --> NoAction_31FINAL_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: NoAction_31FINAL_T1_init --> NoAction_31FINAL_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: NoAction_31FINAL_accept_S5 --> NoAction_31FINAL_accept_S5
[2023-02-06 19:10:42,885 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 19:10:42,885 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 19:10:42,885 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L807_T0_S2 --> L807_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L807_T1_init --> L807_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L807_accept_S5 --> L807_accept_S5
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L872_T0_S2 --> L872_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L872_T1_init --> L872_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L872_accept_S5 --> L872_accept_S5
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L985_T0_S2 --> L985_T0_S2
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L985_T1_init --> L985_T1_init
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L985_accept_S5 --> L985_accept_S5
[2023-02-06 19:10:42,885 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L812_T0_S2 --> L812_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L812_T1_init --> L812_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L812_accept_S5 --> L812_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L633_T0_S2 --> L633_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L633_T1_init --> L633_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L633_accept_S5 --> L633_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L710_T0_S2 --> L710_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L710_T1_init --> L710_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L710_accept_S5 --> L710_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-02-06 19:10:42,886 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 19:10:42,886 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 19:10:42,886 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L859_T0_S2 --> L859_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L859_T1_init --> L859_T1_init
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L859_accept_S5 --> L859_accept_S5
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L840_T0_S2 --> L840_T0_S2
[2023-02-06 19:10:42,886 INFO  L479       ProductGenerator]: L840_T1_init --> L840_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L840_accept_S5 --> L840_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_T0_S2 --> L543_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_T1_init --> L543_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_accept_S5 --> L543_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_T0_S2 --> L543_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_T1_init --> L543_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L543_accept_S5 --> L543_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L957-1_T0_S2 --> L957-1_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L957-1_T1_init --> L957-1_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L957-1_accept_S5 --> L957-1_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L814_T0_S2 --> L814_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L814_T1_init --> L814_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L814_accept_S5 --> L814_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L632_T0_S2 --> L632_T0_S2
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L632_T1_init --> L632_T1_init
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L632_accept_S5 --> L632_accept_S5
[2023-02-06 19:10:42,887 INFO  L479       ProductGenerator]: L616_T0_S2 --> L616_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L616_T1_init --> L616_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L616_accept_S5 --> L616_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L863_T0_S2 --> L863_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L863_T1_init --> L863_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L863_accept_S5 --> L863_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: send_inENTRY_T0_S2 --> send_inENTRY_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: send_inENTRY_T1_init --> send_inENTRY_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: send_inENTRY_accept_S5 --> send_inENTRY_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L1074_T0_S2 --> L1074_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L1074_T1_init --> L1074_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L1074_accept_S5 --> L1074_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_T0_S2 --> L956_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_T1_init --> L956_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_accept_S5 --> L956_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_T0_S2 --> L956_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_T1_init --> L956_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L956_accept_S5 --> L956_accept_S5
[2023-02-06 19:10:42,888 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:10:42,888 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:10:42,888 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L848_T0_S2 --> L848_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L848_T1_init --> L848_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: L848_accept_S5 --> L848_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_T0_S2 --> _set_out_to_ingress_0FINAL_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_T1_init --> _set_out_to_ingress_0FINAL_T1_init
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: _set_out_to_ingress_0FINAL_accept_S5 --> _set_out_to_ingress_0FINAL_accept_S5
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: NoAction_21FINAL_T0_S2 --> NoAction_21FINAL_T0_S2
[2023-02-06 19:10:42,888 INFO  L479       ProductGenerator]: NoAction_21FINAL_T1_init --> NoAction_21FINAL_T1_init
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: NoAction_21FINAL_accept_S5 --> NoAction_21FINAL_accept_S5
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_T0_S2 --> L902-1_T0_S2
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_T1_init --> L902-1_T1_init
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_accept_S5 --> L902-1_accept_S5
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_T0_S2 --> L902-1_T0_S2
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_T1_init --> L902-1_T1_init
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: L902-1_accept_S5 --> L902-1_accept_S5
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T0_S2 --> _set_next_port_0ENTRY_T0_S2
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T1_init --> _set_next_port_0ENTRY_T1_init
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_accept_S5 --> _set_next_port_0ENTRY_accept_S5
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: send_on_parentENTRY_T0_S2 --> send_on_parentENTRY_T0_S2
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: send_on_parentENTRY_T1_init --> send_on_parentENTRY_T1_init
[2023-02-06 19:10:42,889 INFO  L479       ProductGenerator]: send_on_parentENTRY_accept_S5 --> send_on_parentENTRY_accept_S5
[2023-02-06 19:10:42,889 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-02-06 19:10:42,889 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-02-06 19:10:42,889 INFO  L483       ProductGenerator]: Handling product edge call: call send_parent_0.apply();
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_T0_S2 --> _set_par_to_ingress_0ENTRY_T0_S2
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_T1_init --> _set_par_to_ingress_0ENTRY_T1_init
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: _set_par_to_ingress_0ENTRY_accept_S5 --> _set_par_to_ingress_0ENTRY_accept_S5
[2023-02-06 19:10:42,890 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 19:10:42,890 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 19:10:42,890 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: L917-1_T0_S2 --> L917-1_T0_S2
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: L917-1_T1_init --> L917-1_T1_init
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: L917-1_accept_S5 --> L917-1_accept_S5
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: L917-1_T0_S2 --> L917-1_T0_S2
[2023-02-06 19:10:42,890 INFO  L479       ProductGenerator]: L917-1_T1_init --> L917-1_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L917-1_accept_S5 --> L917-1_accept_S5
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_T0_S2 --> L910-1_T0_S2
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_T1_init --> L910-1_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_accept_S5 --> L910-1_accept_S5
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_T0_S2 --> L910-1_T0_S2
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_T1_init --> L910-1_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L910-1_accept_S5 --> L910-1_accept_S5
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L624_T0_S2 --> L624_T0_S2
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L624_T1_init --> L624_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L624_accept_S5 --> L624_accept_S5
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L508_T0_S2 --> L508_T0_S2
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L508_T1_init --> L508_T1_init
[2023-02-06 19:10:42,891 INFO  L479       ProductGenerator]: L508_accept_S5 --> L508_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L498-1_T0_S2 --> L498-1_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L498-1_T1_init --> L498-1_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L498-1_accept_S5 --> L498-1_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L562-1_T0_S2 --> L562-1_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L562-1_T1_init --> L562-1_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L562-1_accept_S5 --> L562-1_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L797_T0_S2 --> L797_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L797_T1_init --> L797_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L797_accept_S5 --> L797_accept_S5
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L893_T0_S2 --> L893_T0_S2
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L893_T1_init --> L893_T1_init
[2023-02-06 19:10:42,892 INFO  L479       ProductGenerator]: L893_accept_S5 --> L893_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L893_T0_S2 --> L893_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L893_T1_init --> L893_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L893_accept_S5 --> L893_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L827_T0_S2 --> L827_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L827_T1_init --> L827_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L827_accept_S5 --> L827_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: NoAction_32FINAL_T0_S2 --> NoAction_32FINAL_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: NoAction_32FINAL_T1_init --> NoAction_32FINAL_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: NoAction_32FINAL_accept_S5 --> NoAction_32FINAL_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T0_S2 --> _start_from_one_0FINAL_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T1_init --> _start_from_one_0FINAL_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_accept_S5 --> _start_from_one_0FINAL_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L734-1_T0_S2 --> L734-1_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L734-1_T1_init --> L734-1_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L734-1_accept_S5 --> L734-1_accept_S5
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L789_T0_S2 --> L789_T0_S2
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L789_T1_init --> L789_T1_init
[2023-02-06 19:10:42,893 INFO  L479       ProductGenerator]: L789_accept_S5 --> L789_accept_S5
[2023-02-06 19:10:42,894 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-02-06 19:10:42,894 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-02-06 19:10:42,894 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call _set_par_to_ingress_0();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 19:10:42,894 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 19:10:42,894 INFO  L479       ProductGenerator]: L869_T0_S2 --> L869_T0_S2
[2023-02-06 19:10:42,894 INFO  L479       ProductGenerator]: L869_T1_init --> L869_T1_init
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L869_accept_S5 --> L869_accept_S5
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L786_T0_S2 --> L786_T0_S2
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L786_T1_init --> L786_T1_init
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L786_accept_S5 --> L786_accept_S5
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L839_T0_S2 --> L839_T0_S2
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L839_T1_init --> L839_T1_init
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: L839_accept_S5 --> L839_accept_S5
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_T0_S2 --> set_bfs_tagsENTRY_T0_S2
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_T1_init --> set_bfs_tagsENTRY_T1_init
[2023-02-06 19:10:42,895 INFO  L479       ProductGenerator]: set_bfs_tagsENTRY_accept_S5 --> set_bfs_tagsENTRY_accept_S5
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-02-06 19:10:42,895 INFO  L483       ProductGenerator]: Handling product edge call: call _set_out_to_ingress_0();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T0_S2 --> _start_from_one_0ENTRY_T0_S2
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T1_init --> _start_from_one_0ENTRY_T1_init
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_accept_S5 --> _start_from_one_0ENTRY_accept_S5
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_T0_S2 --> _go_to_next_0ENTRY_T0_S2
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_T1_init --> _go_to_next_0ENTRY_T1_init
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: _go_to_next_0ENTRY_accept_S5 --> _go_to_next_0ENTRY_accept_S5
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-02-06 19:10:42,896 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_zero.apply();
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: L785_T0_S2 --> L785_T0_S2
[2023-02-06 19:10:42,896 INFO  L479       ProductGenerator]: L785_T1_init --> L785_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L785_accept_S5 --> L785_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L474-1_T0_S2 --> L474-1_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L474-1_T1_init --> L474-1_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L474-1_accept_S5 --> L474-1_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_accept_S5 --> L531_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L531_accept_S5 --> L531_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L1051_T0_S2 --> L1051_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L1051_T1_init --> L1051_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L1051_accept_S5 --> L1051_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L836_T0_S2 --> L836_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L836_T1_init --> L836_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L836_accept_S5 --> L836_accept_S5
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L897-1_T0_S2 --> L897-1_T0_S2
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L897-1_T1_init --> L897-1_T1_init
[2023-02-06 19:10:42,897 INFO  L479       ProductGenerator]: L897-1_accept_S5 --> L897-1_accept_S5
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L897-1_T0_S2 --> L897-1_T0_S2
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L897-1_T1_init --> L897-1_T1_init
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L897-1_accept_S5 --> L897-1_accept_S5
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L871_T0_S2 --> L871_T0_S2
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L871_T1_init --> L871_T1_init
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: L871_accept_S5 --> L871_accept_S5
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-02-06 19:10:42,898 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_39();
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-02-06 19:10:42,898 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L841_T0_S2 --> L841_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L841_T1_init --> L841_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L841_accept_S5 --> L841_accept_S5
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_T0_S2 --> L498_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_T1_init --> L498_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_accept_S5 --> L498_accept_S5
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_T0_S2 --> L498_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_T1_init --> L498_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: L498_accept_S5 --> L498_accept_S5
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T0_S2 --> _curr_par_eq_zero.applyENTRY_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T1_init --> _curr_par_eq_zero.applyENTRY_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_accept_S5 --> _curr_par_eq_zero.applyENTRY_accept_S5
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T0_S2 --> _curr_par_eq_zero.applyENTRY_T0_S2
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_T1_init --> _curr_par_eq_zero.applyENTRY_T1_init
[2023-02-06 19:10:42,899 INFO  L479       ProductGenerator]: _curr_par_eq_zero.applyENTRY_accept_S5 --> _curr_par_eq_zero.applyENTRY_accept_S5
[2023-02-06 19:10:42,899 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 19:10:42,900 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 19:10:42,900 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 19:10:42,900 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 19:10:42,900 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 19:10:42,900 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: set_out_metaFINAL_T0_S2 --> set_out_metaFINAL_T0_S2
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: set_out_metaFINAL_T1_init --> set_out_metaFINAL_T1_init
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: set_out_metaFINAL_accept_S5 --> set_out_metaFINAL_accept_S5
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: L1097_T0_S2 --> L1097_T0_S2
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: L1097_T1_init --> L1097_T1_init
[2023-02-06 19:10:42,900 INFO  L479       ProductGenerator]: L1097_accept_S5 --> L1097_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: fwdFINAL_T0_S2 --> fwdFINAL_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: fwdFINAL_T1_init --> fwdFINAL_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: fwdFINAL_accept_S5 --> fwdFINAL_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L801_T0_S2 --> L801_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L801_T1_init --> L801_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L801_accept_S5 --> L801_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L963_T0_S2 --> L963_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L963_T1_init --> L963_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L963_accept_S5 --> L963_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L817_T0_S2 --> L817_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L817_T1_init --> L817_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L817_accept_S5 --> L817_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L831_T0_S2 --> L831_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L831_T1_init --> L831_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: L831_accept_S5 --> L831_accept_S5
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T0_S2 --> _starting_port_meta_0FINAL_T0_S2
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T1_init --> _starting_port_meta_0FINAL_T1_init
[2023-02-06 19:10:42,901 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_accept_S5 --> _starting_port_meta_0FINAL_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T0_S2 --> send_in_ingress_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T1_init --> send_in_ingress_0.applyENTRY_T1_init
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_accept_S5 --> send_in_ingress_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T0_S2 --> send_in_ingress_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_T1_init --> send_in_ingress_0.applyENTRY_T1_init
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: send_in_ingress_0.applyENTRY_accept_S5 --> send_in_ingress_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L751_T0_S2 --> L751_T0_S2
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L751_T1_init --> L751_T1_init
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L751_accept_S5 --> L751_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L833_T0_S2 --> L833_T0_S2
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L833_T1_init --> L833_T1_init
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L833_accept_S5 --> L833_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L1061_T0_S2 --> L1061_T0_S2
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L1061_T1_init --> L1061_T1_init
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L1061_accept_S5 --> L1061_accept_S5
[2023-02-06 19:10:42,902 INFO  L479       ProductGenerator]: L1061_T0_S2 --> L1061_T0_S2
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L1061_T1_init --> L1061_T1_init
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L1061_accept_S5 --> L1061_accept_S5
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_T0_S2 --> L699_T0_S2
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_T1_init --> L699_T1_init
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_accept_S5 --> L699_accept_S5
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_T0_S2 --> L699_T0_S2
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_T1_init --> L699_T1_init
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L699_accept_S5 --> L699_accept_S5
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T0_S2 --> _set_next_port_0FINAL_T0_S2
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T1_init --> _set_next_port_0FINAL_T1_init
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_accept_S5 --> _set_next_port_0FINAL_accept_S5
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L923_T0_S2 --> L923_T0_S2
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L923_T1_init --> L923_T1_init
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L923_accept_S5 --> L923_accept_S5
[2023-02-06 19:10:42,903 INFO  L479       ProductGenerator]: L923_T0_S2 --> L923_T0_S2
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L923_T1_init --> L923_T1_init
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L923_accept_S5 --> L923_accept_S5
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L862_T0_S2 --> L862_T0_S2
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L862_T1_init --> L862_T1_init
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L862_accept_S5 --> L862_accept_S5
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 19:10:42,904 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L898_T0_S2 --> L898_T0_S2
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L898_T1_init --> L898_T1_init
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L898_accept_S5 --> L898_accept_S5
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L898_T0_S2 --> L898_T0_S2
[2023-02-06 19:10:42,904 INFO  L479       ProductGenerator]: L898_T1_init --> L898_T1_init
[2023-02-06 19:10:42,905 INFO  L479       ProductGenerator]: L898_accept_S5 --> L898_accept_S5
[2023-02-06 19:10:42,905 INFO  L479       ProductGenerator]: L815_T0_S2 --> L815_T0_S2
[2023-02-06 19:10:42,905 INFO  L479       ProductGenerator]: L815_T1_init --> L815_T1_init
[2023-02-06 19:10:42,905 INFO  L479       ProductGenerator]: L815_accept_S5 --> L815_accept_S5
[2023-02-06 19:10:42,905 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 19:10:42,905 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 19:10:42,908 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 19:10:42,908 INFO  L479       ProductGenerator]: L984_T0_S2 --> L984_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L984_T1_init --> L984_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L984_accept_S5 --> L984_accept_S5
[2023-02-06 19:10:42,909 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-02-06 19:10:42,909 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-02-06 19:10:42,909 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_start);
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T0_S2 --> _next_outport_0FINAL_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T1_init --> _next_outport_0FINAL_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: _next_outport_0FINAL_accept_S5 --> _next_outport_0FINAL_accept_S5
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_T0_S2 --> L934_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_T1_init --> L934_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_accept_S5 --> L934_accept_S5
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_T0_S2 --> L934_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_T1_init --> L934_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L934_accept_S5 --> L934_accept_S5
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L822_T0_S2 --> L822_T0_S2
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L822_T1_init --> L822_T1_init
[2023-02-06 19:10:42,909 INFO  L479       ProductGenerator]: L822_accept_S5 --> L822_accept_S5
[2023-02-06 19:10:42,910 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-02-06 19:10:42,910 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-02-06 19:10:42,910 INFO  L483       ProductGenerator]: Handling product edge call: call send_in_ingress_0.apply();
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_T0_S2 --> L1085_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_T1_init --> L1085_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_accept_S5 --> L1085_accept_S5
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_T0_S2 --> L1085_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_T1_init --> L1085_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L1085_accept_S5 --> L1085_accept_S5
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L818_T0_S2 --> L818_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L818_T1_init --> L818_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: L818_accept_S5 --> L818_accept_S5
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: towards_parentFINAL_T0_S2 --> towards_parentFINAL_T0_S2
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: towards_parentFINAL_T1_init --> towards_parentFINAL_T1_init
[2023-02-06 19:10:42,910 INFO  L479       ProductGenerator]: towards_parentFINAL_accept_S5 --> towards_parentFINAL_accept_S5
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L1073_T0_S2 --> L1073_T0_S2
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L1073_T1_init --> L1073_T1_init
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L1073_accept_S5 --> L1073_accept_S5
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-02-06 19:10:42,911 INFO  L483       ProductGenerator]: Handling product edge call: call set_bfs_tags();
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L599-1_T0_S2 --> L599-1_T0_S2
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L599-1_T1_init --> L599-1_T1_init
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L599-1_accept_S5 --> L599-1_accept_S5
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_T0_S2 --> L924_T0_S2
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_T1_init --> L924_T1_init
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_accept_S5 --> L924_accept_S5
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_T0_S2 --> L924_T0_S2
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_T1_init --> L924_T1_init
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L924_accept_S5 --> L924_accept_S5
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L828_T0_S2 --> L828_T0_S2
[2023-02-06 19:10:42,911 INFO  L479       ProductGenerator]: L828_T1_init --> L828_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L828_accept_S5 --> L828_accept_S5
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L787_T0_S2 --> L787_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L787_T1_init --> L787_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L787_accept_S5 --> L787_accept_S5
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L842_T0_S2 --> L842_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L842_T1_init --> L842_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L842_accept_S5 --> L842_accept_S5
[2023-02-06 19:10:42,912 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-02-06 19:10:42,912 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-02-06 19:10:42,912 INFO  L483       ProductGenerator]: Handling product edge call: call _go_to_next_0();
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L808_T0_S2 --> L808_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L808_T1_init --> L808_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L808_accept_S5 --> L808_accept_S5
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L852_T0_S2 --> L852_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L852_T1_init --> L852_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L852_accept_S5 --> L852_accept_S5
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L809_T0_S2 --> L809_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L809_T1_init --> L809_T1_init
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L809_accept_S5 --> L809_accept_S5
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L961_T0_S2 --> L961_T0_S2
[2023-02-06 19:10:42,912 INFO  L479       ProductGenerator]: L961_T1_init --> L961_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L961_accept_S5 --> L961_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_T0_S2 --> _set_out_to_ingress_0ENTRY_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_T1_init --> _set_out_to_ingress_0ENTRY_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: _set_out_to_ingress_0ENTRY_accept_S5 --> _set_out_to_ingress_0ENTRY_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_T0_S2 --> L883-1_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_T1_init --> L883-1_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_accept_S5 --> L883-1_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_T0_S2 --> L883-1_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_T1_init --> L883-1_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L883-1_accept_S5 --> L883-1_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L782_T0_S2 --> L782_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L782_T1_init --> L782_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L782_accept_S5 --> L782_accept_S5
[2023-02-06 19:10:42,913 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-02-06 19:10:42,913 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-02-06 19:10:42,913 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_eq_neq_ingress.apply();
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L1033_T0_S2 --> L1033_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L1033_T1_init --> L1033_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L1033_accept_S5 --> L1033_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L866_T0_S2 --> L866_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L866_T1_init --> L866_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: L866_accept_S5 --> L866_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T0_S2 --> all_ports_status.writeENTRY_T0_S2
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T1_init --> all_ports_status.writeENTRY_T1_init
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_accept_S5 --> all_ports_status.writeENTRY_accept_S5
[2023-02-06 19:10:42,913 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T0_S2 --> _xor_outport_0FINAL_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T1_init --> _xor_outport_0FINAL_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_accept_S5 --> _xor_outport_0FINAL_accept_S5
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L486-1_T0_S2 --> L486-1_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L486-1_T1_init --> L486-1_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L486-1_accept_S5 --> L486-1_accept_S5
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L816_T0_S2 --> L816_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L816_T1_init --> L816_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L816_accept_S5 --> L816_accept_S5
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_T0_S2 --> L519_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_T1_init --> L519_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_accept_S5 --> L519_accept_S5
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_T0_S2 --> L519_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_T1_init --> L519_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L519_accept_S5 --> L519_accept_S5
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-02-06 19:10:42,914 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_36();
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L573_T0_S2 --> L573_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L573_T1_init --> L573_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L573_accept_S5 --> L573_accept_S5
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L861_T0_S2 --> L861_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L861_T1_init --> L861_T1_init
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L861_accept_S5 --> L861_accept_S5
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L762-1_T0_S2 --> L762-1_T0_S2
[2023-02-06 19:10:42,914 INFO  L479       ProductGenerator]: L762-1_T1_init --> L762-1_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L762-1_accept_S5 --> L762-1_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1007_T0_S2 --> L1007_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1007_T1_init --> L1007_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1007_accept_S5 --> L1007_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L860_T0_S2 --> L860_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L860_T1_init --> L860_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L860_accept_S5 --> L860_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L588_T0_S2 --> L588_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L588_T1_init --> L588_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L588_accept_S5 --> L588_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T0_S2 --> _next_outport_0ENTRY_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T1_init --> _next_outport_0ENTRY_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_accept_S5 --> _next_outport_0ENTRY_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L699-1_T0_S2 --> L699-1_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L699-1_T1_init --> L699-1_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L699-1_accept_S5 --> L699-1_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L791_accept_S5 --> L791_accept_S5
[2023-02-06 19:10:42,915 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 19:10:42,915 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 19:10:42,915 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1061-1_T0_S2 --> L1061-1_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1061-1_T1_init --> L1061-1_T1_init
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L1061-1_accept_S5 --> L1061-1_accept_S5
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L851_T0_S2 --> L851_T0_S2
[2023-02-06 19:10:42,915 INFO  L479       ProductGenerator]: L851_T1_init --> L851_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L851_accept_S5 --> L851_accept_S5
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L958_T0_S2 --> L958_T0_S2
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L958_T1_init --> L958_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L958_accept_S5 --> L958_accept_S5
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L850_T0_S2 --> L850_T0_S2
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L850_T1_init --> L850_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L850_accept_S5 --> L850_accept_S5
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: NoAction_34FINAL_T0_S2 --> NoAction_34FINAL_T0_S2
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: NoAction_34FINAL_T1_init --> NoAction_34FINAL_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: NoAction_34FINAL_accept_S5 --> NoAction_34FINAL_accept_S5
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: startFINAL_T0_S2 --> startFINAL_T0_S2
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: startFINAL_T1_init --> startFINAL_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: startFINAL_accept_S5 --> startFINAL_accept_S5
[2023-02-06 19:10:42,916 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 19:10:42,916 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 19:10:42,916 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L795_T0_S2 --> L795_T0_S2
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L795_T1_init --> L795_T1_init
[2023-02-06 19:10:42,916 INFO  L479       ProductGenerator]: L795_accept_S5 --> L795_accept_S5
[2023-02-06 19:10:42,916 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 19:10:42,917 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 19:10:42,917 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_accept_S5 --> L599_accept_S5
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L599_accept_S5 --> L599_accept_S5
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L790_T0_S2 --> L790_T0_S2
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L790_T1_init --> L790_T1_init
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L790_accept_S5 --> L790_accept_S5
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: L572_accept_S5 --> L572_accept_S5
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-02-06 19:10:42,917 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 19:10:42,917 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 19:10:42,917 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 19:10:42,917 INFO  L479       ProductGenerator]: NoAction_24FINAL_T0_S2 --> NoAction_24FINAL_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: NoAction_24FINAL_T1_init --> NoAction_24FINAL_T1_init
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: NoAction_24FINAL_accept_S5 --> NoAction_24FINAL_accept_S5
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L677_T0_S2 --> L677_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L677_T1_init --> L677_T1_init
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L677_accept_S5 --> L677_accept_S5
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L832_T0_S2 --> L832_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L832_T1_init --> L832_T1_init
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: L832_accept_S5 --> L832_accept_S5
[2023-02-06 19:10:42,918 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 19:10:42,918 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 19:10:42,918 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: send_inFINAL_T0_S2 --> send_inFINAL_T0_S2
[2023-02-06 19:10:42,918 INFO  L479       ProductGenerator]: send_inFINAL_T1_init --> send_inFINAL_T1_init
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: send_inFINAL_accept_S5 --> send_inFINAL_accept_S5
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: L798_T0_S2 --> L798_T0_S2
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: L798_T1_init --> L798_T1_init
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: L798_accept_S5 --> L798_accept_S5
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call start_bfs_0.apply();
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T0_S2 --> _xor_outport_0ENTRY_T0_S2
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T1_init --> _xor_outport_0ENTRY_T1_init
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_accept_S5 --> _xor_outport_0ENTRY_accept_S5
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 19:10:42,919 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 19:10:42,919 INFO  L479       ProductGenerator]: L938_T0_S2 --> L938_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L938_T1_init --> L938_T1_init
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L938_accept_S5 --> L938_accept_S5
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L938_T0_S2 --> L938_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L938_T1_init --> L938_T1_init
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L938_accept_S5 --> L938_accept_S5
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L821_T0_S2 --> L821_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L821_T1_init --> L821_T1_init
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L821_accept_S5 --> L821_accept_S5
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 19:10:42,920 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T0_S2 --> _set_if_status_0FINAL_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T1_init --> _set_if_status_0FINAL_T1_init
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_accept_S5 --> _set_if_status_0FINAL_accept_S5
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L870_T0_S2 --> L870_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L870_T1_init --> L870_T1_init
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L870_accept_S5 --> L870_accept_S5
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L819_T0_S2 --> L819_T0_S2
[2023-02-06 19:10:42,920 INFO  L479       ProductGenerator]: L819_T1_init --> L819_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L819_accept_S5 --> L819_accept_S5
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_T0_S2 --> L931_T0_S2
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_T1_init --> L931_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_accept_S5 --> L931_accept_S5
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_T0_S2 --> L931_T0_S2
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_T1_init --> L931_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L931_accept_S5 --> L931_accept_S5
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L668_T0_S2 --> L668_T0_S2
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L668_T1_init --> L668_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L668_accept_S5 --> L668_accept_S5
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:10:42,921 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L462-1_T0_S2 --> L462-1_T0_S2
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L462-1_T1_init --> L462-1_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: L462-1_accept_S5 --> L462-1_accept_S5
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: towards_parentENTRY_T0_S2 --> towards_parentENTRY_T0_S2
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: towards_parentENTRY_T1_init --> towards_parentENTRY_T1_init
[2023-02-06 19:10:42,921 INFO  L479       ProductGenerator]: towards_parentENTRY_accept_S5 --> towards_parentENTRY_accept_S5
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L843_T0_S2 --> L843_T0_S2
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L843_T1_init --> L843_T1_init
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L843_accept_S5 --> L843_accept_S5
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L835_T0_S2 --> L835_T0_S2
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L835_T1_init --> L835_T1_init
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L835_accept_S5 --> L835_accept_S5
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_T0_S2 --> L889_T0_S2
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_T1_init --> L889_T1_init
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_accept_S5 --> L889_accept_S5
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_T0_S2 --> L889_T0_S2
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_T1_init --> L889_T1_init
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: L889_accept_S5 --> L889_accept_S5
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 19:10:42,922 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: NoAction_28FINAL_T0_S2 --> NoAction_28FINAL_T0_S2
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: NoAction_28FINAL_T1_init --> NoAction_28FINAL_T1_init
[2023-02-06 19:10:42,922 INFO  L479       ProductGenerator]: NoAction_28FINAL_accept_S5 --> NoAction_28FINAL_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L881_T0_S2 --> L881_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L881_T1_init --> L881_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L881_accept_S5 --> L881_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L847_T0_S2 --> L847_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L847_T1_init --> L847_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L847_accept_S5 --> L847_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L1035_T0_S2 --> L1035_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L1035_T1_init --> L1035_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L1035_accept_S5 --> L1035_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-02-06 19:10:42,923 INFO  L479       ProductGenerator]: L750_T0_S2 --> L750_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L750_T1_init --> L750_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L750_accept_S5 --> L750_accept_S5
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L837_T0_S2 --> L837_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L837_T1_init --> L837_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L837_accept_S5 --> L837_accept_S5
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L687-1_T0_S2 --> L687-1_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L687-1_T1_init --> L687-1_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L687-1_accept_S5 --> L687-1_accept_S5
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L820_T0_S2 --> L820_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L820_T1_init --> L820_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L820_accept_S5 --> L820_accept_S5
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L813_T0_S2 --> L813_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L813_T1_init --> L813_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L813_accept_S5 --> L813_accept_S5
[2023-02-06 19:10:42,924 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 19:10:42,924 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 19:10:42,924 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L589_T0_S2 --> L589_T0_S2
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L589_T1_init --> L589_T1_init
[2023-02-06 19:10:42,924 INFO  L479       ProductGenerator]: L589_accept_S5 --> L589_accept_S5
[2023-02-06 19:10:42,924 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L844_T0_S2 --> L844_T0_S2
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L844_T1_init --> L844_T1_init
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L844_accept_S5 --> L844_accept_S5
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L986_T0_S2 --> L986_T0_S2
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L986_T1_init --> L986_T1_init
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L986_accept_S5 --> L986_accept_S5
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-02-06 19:10:42,925 INFO  L483       ProductGenerator]: Handling product edge call: call send_in();
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L1085-1_T0_S2 --> L1085-1_T0_S2
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L1085-1_T1_init --> L1085-1_T1_init
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L1085-1_accept_S5 --> L1085-1_accept_S5
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L783_T0_S2 --> L783_T0_S2
[2023-02-06 19:10:42,925 INFO  L479       ProductGenerator]: L783_T1_init --> L783_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L783_accept_S5 --> L783_accept_S5
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L857_T0_S2 --> L857_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L857_T1_init --> L857_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L857_accept_S5 --> L857_accept_S5
[2023-02-06 19:10:42,926 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 19:10:42,926 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 19:10:42,926 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: NoAction_25FINAL_T0_S2 --> NoAction_25FINAL_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: NoAction_25FINAL_T1_init --> NoAction_25FINAL_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: NoAction_25FINAL_accept_S5 --> NoAction_25FINAL_accept_S5
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L788_T0_S2 --> L788_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L788_T1_init --> L788_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L788_accept_S5 --> L788_accept_S5
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L865_T0_S2 --> L865_T0_S2
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L865_T1_init --> L865_T1_init
[2023-02-06 19:10:42,926 INFO  L479       ProductGenerator]: L865_accept_S5 --> L865_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_27FINAL_T0_S2 --> NoAction_27FINAL_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_27FINAL_T1_init --> NoAction_27FINAL_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_27FINAL_accept_S5 --> NoAction_27FINAL_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L838_T0_S2 --> L838_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L838_T1_init --> L838_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L838_accept_S5 --> L838_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_36FINAL_T0_S2 --> NoAction_36FINAL_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_36FINAL_T1_init --> NoAction_36FINAL_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: NoAction_36FINAL_accept_S5 --> NoAction_36FINAL_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: send_on_parentFINAL_T0_S2 --> send_on_parentFINAL_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: send_on_parentFINAL_T1_init --> send_on_parentFINAL_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: send_on_parentFINAL_accept_S5 --> send_on_parentFINAL_accept_S5
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L805_T0_S2 --> L805_T0_S2
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L805_T1_init --> L805_T1_init
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L805_accept_S5 --> L805_accept_S5
[2023-02-06 19:10:42,927 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-02-06 19:10:42,927 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-02-06 19:10:42,927 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_par_neq_in.apply();
[2023-02-06 19:10:42,927 INFO  L479       ProductGenerator]: L824_T0_S2 --> L824_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L824_T1_init --> L824_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L824_accept_S5 --> L824_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_T0_S2 --> L996_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_T1_init --> L996_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_accept_S5 --> L996_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_T0_S2 --> L996_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_T1_init --> L996_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L996_accept_S5 --> L996_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L774-1_T0_S2 --> L774-1_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L774-1_T1_init --> L774-1_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: L774-1_accept_S5 --> L774-1_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 19:10:42,928 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: NoAction_38FINAL_T0_S2 --> NoAction_38FINAL_T0_S2
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: NoAction_38FINAL_T1_init --> NoAction_38FINAL_T1_init
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: NoAction_38FINAL_accept_S5 --> NoAction_38FINAL_accept_S5
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L450-1_T0_S2 --> L450-1_T0_S2
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L450-1_T1_init --> L450-1_T1_init
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L450-1_accept_S5 --> L450-1_accept_S5
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call send_on_parent();
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-02-06 19:10:42,929 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_34();
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_T0_S2 --> L969-1_T0_S2
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_T1_init --> L969-1_T1_init
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_accept_S5 --> L969-1_accept_S5
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_T0_S2 --> L969-1_T0_S2
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_T1_init --> L969-1_T1_init
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L969-1_accept_S5 --> L969-1_accept_S5
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L846_T0_S2 --> L846_T0_S2
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L846_T1_init --> L846_T1_init
[2023-02-06 19:10:42,929 INFO  L479       ProductGenerator]: L846_accept_S5 --> L846_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S5 --> computeChecksumFINAL_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L825_T0_S2 --> L825_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L825_T1_init --> L825_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L825_accept_S5 --> L825_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L752_T0_S2 --> L752_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L752_T1_init --> L752_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L752_accept_S5 --> L752_accept_S5
[2023-02-06 19:10:42,930 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 19:10:42,930 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 19:10:42,930 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_T0_S2 --> set_bfs_tagsFINAL_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_T1_init --> set_bfs_tagsFINAL_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: set_bfs_tagsFINAL_accept_S5 --> set_bfs_tagsFINAL_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_S2 --> _parser_ParserImplFINAL_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T1_init --> _parser_ParserImplFINAL_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S5 --> _parser_ParserImplFINAL_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L1071_T0_S2 --> L1071_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L1071_T1_init --> L1071_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L1071_accept_S5 --> L1071_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L845_T0_S2 --> L845_T0_S2
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L845_T1_init --> L845_T1_init
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L845_accept_S5 --> L845_accept_S5
[2023-02-06 19:10:42,930 INFO  L479       ProductGenerator]: L854_T0_S2 --> L854_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: L854_T1_init --> L854_T1_init
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: L854_accept_S5 --> L854_accept_S5
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_37();
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T0_S2 --> send_parent_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T1_init --> send_parent_0.applyENTRY_T1_init
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_accept_S5 --> send_parent_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T0_S2 --> send_parent_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_T1_init --> send_parent_0.applyENTRY_T1_init
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: send_parent_0.applyENTRY_accept_S5 --> send_parent_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 19:10:42,931 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: L804_T0_S2 --> L804_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: L804_T1_init --> L804_T1_init
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: L804_accept_S5 --> L804_accept_S5
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: NoAction_26FINAL_T0_S2 --> NoAction_26FINAL_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: NoAction_26FINAL_T1_init --> NoAction_26FINAL_T1_init
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: NoAction_26FINAL_accept_S5 --> NoAction_26FINAL_accept_S5
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: NoAction_22FINAL_T0_S2 --> NoAction_22FINAL_T0_S2
[2023-02-06 19:10:42,931 INFO  L479       ProductGenerator]: NoAction_22FINAL_T1_init --> NoAction_22FINAL_T1_init
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: NoAction_22FINAL_accept_S5 --> NoAction_22FINAL_accept_S5
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L834_T0_S2 --> L834_T0_S2
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L834_T1_init --> L834_T1_init
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L834_accept_S5 --> L834_accept_S5
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-02-06 19:10:42,932 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_38();
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L873_T0_S2 --> L873_T0_S2
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L873_T1_init --> L873_T1_init
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L873_accept_S5 --> L873_accept_S5
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_T0_S2 --> L909_T0_S2
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_T1_init --> L909_T1_init
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_accept_S5 --> L909_accept_S5
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_T0_S2 --> L909_T0_S2
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_T1_init --> L909_T1_init
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L909_accept_S5 --> L909_accept_S5
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L1032_T0_S2 --> L1032_T0_S2
[2023-02-06 19:10:42,932 INFO  L479       ProductGenerator]: L1032_T1_init --> L1032_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L1032_accept_S5 --> L1032_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T0_S2 --> start_bfs_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T1_init --> start_bfs_0.applyENTRY_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_accept_S5 --> start_bfs_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T0_S2 --> start_bfs_0.applyENTRY_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_T1_init --> start_bfs_0.applyENTRY_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: start_bfs_0.applyENTRY_accept_S5 --> start_bfs_0.applyENTRY_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L519-1_T0_S2 --> L519-1_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L519-1_T1_init --> L519-1_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L519-1_accept_S5 --> L519-1_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L962_T0_S2 --> L962_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L962_T1_init --> L962_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L962_accept_S5 --> L962_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_T0_S2 --> L882_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_T1_init --> L882_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_accept_S5 --> L882_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_T0_S2 --> L882_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_T1_init --> L882_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L882_accept_S5 --> L882_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L543-1_T0_S2 --> L543-1_T0_S2
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L543-1_T1_init --> L543-1_T1_init
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L543-1_accept_S5 --> L543-1_accept_S5
[2023-02-06 19:10:42,933 INFO  L479       ProductGenerator]: L806_T0_S2 --> L806_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L806_T1_init --> L806_T1_init
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L806_accept_S5 --> L806_accept_S5
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T0_S2 --> all_ports_status.writeFINAL_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T1_init --> all_ports_status.writeFINAL_T1_init
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_accept_S5 --> all_ports_status.writeFINAL_accept_S5
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T0_S2 --> _send_to_parent_0ENTRY_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T1_init --> _send_to_parent_0ENTRY_T1_init
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_accept_S5 --> _send_to_parent_0ENTRY_accept_S5
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: NoAction_37FINAL_T0_S2 --> NoAction_37FINAL_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: NoAction_37FINAL_T1_init --> NoAction_37FINAL_T1_init
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: NoAction_37FINAL_accept_S5 --> NoAction_37FINAL_accept_S5
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L830_T0_S2 --> L830_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L830_T1_init --> L830_T1_init
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L830_accept_S5 --> L830_accept_S5
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 19:10:42,934 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L800_T0_S2 --> L800_T0_S2
[2023-02-06 19:10:42,934 INFO  L479       ProductGenerator]: L800_T1_init --> L800_T1_init
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L800_accept_S5 --> L800_accept_S5
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L996-1_T0_S2 --> L996-1_T0_S2
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L996-1_T1_init --> L996-1_T1_init
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L996-1_accept_S5 --> L996-1_accept_S5
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L1096_T0_S2 --> L1096_T0_S2
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L1096_T1_init --> L1096_T1_init
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: L1096_accept_S5 --> L1096_accept_S5
[2023-02-06 19:10:42,935 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 19:10:42,935 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 19:10:42,935 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: NoAction_39FINAL_T0_S2 --> NoAction_39FINAL_T0_S2
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: NoAction_39FINAL_T1_init --> NoAction_39FINAL_T1_init
[2023-02-06 19:10:42,935 INFO  L479       ProductGenerator]: NoAction_39FINAL_accept_S5 --> NoAction_39FINAL_accept_S5
[2023-02-06 19:10:42,935 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _to_parent.applyEXIT to L909
[2023-02-06 19:10:42,935 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from towards_parentEXIT to L762-1
[2023-02-06 19:10:42,935 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L951
[2023-02-06 19:10:42,935 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_if_status_0EXIT to L531-1
[2023-02-06 19:10:42,935 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_to_parent_0EXIT to L644-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _starting_port_meta_0EXIT to L599-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_35EXIT to L562-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_29EXIT to L474-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L956
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_outport_status.applyEXIT to L907-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_30EXIT to L486-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_22EXIT to L774-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_31EXIT to L498-1
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_in_ingress_0.applyEXIT to L934
[2023-02-06 19:10:42,936 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L969-1
[2023-02-06 19:10:42,936 INFO  L749       ProductGenerator]: ==== Handling return program step: #636#return;
[2023-02-06 19:10:42,937 INFO  L749       ProductGenerator]: ==== Handling return program step: #636#return;
[2023-02-06 19:10:42,937 INFO  L749       ProductGenerator]: ==== Handling return program step: #636#return;
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_pkt_0.applyEXIT to L881
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_eq_zero.applyEXIT to L923
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_25EXIT to L1061-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_27EXIT to L450-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_32EXIT to L519-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_23EXIT to L996-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwdEXIT to L774-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_failures_0EXIT to L450-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _go_to_next_0EXIT to L519-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L953
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_out_to_ingress_0EXIT to L498-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_neq_in.applyEXIT to L923
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_par_eq_neq_ingress.applyEXIT to L897-1
[2023-02-06 19:10:42,937 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L952
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_36EXIT to L599-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_parent_0.applyEXIT to L881
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to startFINAL
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_egress_port.applyEXIT to L902-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_metaEXIT to L1061-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_port_0.applyEXIT to L939-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_on_parentEXIT to L1018-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_24EXIT to L1018-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_37EXIT to L644-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from start_bfs_0.applyEXIT to L923
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_28EXIT to L462-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _if_status.applyEXIT to L908
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _out_eq_zero.applyEXIT to L923
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_38EXIT to L687-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _try_next.applyEXIT to L910-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_parent_0.applyEXIT to L931
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _start_from_one_0EXIT to L562-1
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_out.applyEXIT to L901
[2023-02-06 19:10:42,938 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_26EXIT to L1085-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _hit_depth.applyEXIT to L898
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_out_failed.applyEXIT to L909
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from default_route_0.applyEXIT to L883-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_parent_0EXIT to L543-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_33EXIT to L531-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L734-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _outport_to_parent_0EXIT to L687-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _xor_outport_0EXIT to L462-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _next_outport_0EXIT to L699-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L954
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_next_port_0EXIT to L474-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_bfs_tagsEXIT to L1085-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_par_to_ingress_0EXIT to L486-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_39EXIT to L699-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _jump_to_next.applyEXIT to L917-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L955
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_21EXIT to L762-1
[2023-02-06 19:10:42,939 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_34EXIT to L543-1
[2023-02-06 19:10:42,940 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_default_routeEXIT to L734-1
[2023-02-06 19:10:42,940 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from send_inEXIT to L996-1
[2023-02-06 19:10:43,229 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 19:10:43,231 INFO  L110   BuchiProductObserver]: BuchiProgram size 1698 locations, 2296 edges
[2023-02-06 19:10:43,231 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:43 BoogieIcfgContainer
[2023-02-06 19:10:43,231 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-02-06 19:10:43,231 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 19:10:43,232 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 19:10:43,233 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 19:10:43,234 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:43" (1/1) ...
[2023-02-06 19:10:43,283 INFO  L313           BlockEncoder]: Initial Icfg 1698 locations, 2296 edges
[2023-02-06 19:10:43,284 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 19:10:43,284 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 19:10:43,284 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 19:10:43,284 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 19:10:43,285 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 19:10:43,290 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-06 19:10:43,420 INFO  L71     MaximizeFinalStates]: 560 new accepting states
[2023-02-06 19:10:43,424 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:10:43,427 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 19:10:43,428 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 19:10:43,429 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:10:43,431 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 19:10:43,431 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 19:10:43,433 INFO  L313           BlockEncoder]: Encoded RCFG 1687 locations, 2280 edges
[2023-02-06 19:10:43,433 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:10:43 BasicIcfg
[2023-02-06 19:10:43,433 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 19:10:43,434 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 19:10:43,434 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 19:10:43,436 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 19:10:43,436 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,436 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:42" (1/6) ...
[2023-02-06 19:10:43,438 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@32f5a13f and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:43, skipping insertion in model container
[2023-02-06 19:10:43,438 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,438 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:42" (2/6) ...
[2023-02-06 19:10:43,438 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@32f5a13f and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:43, skipping insertion in model container
[2023-02-06 19:10:43,438 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,438 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:42" (3/6) ...
[2023-02-06 19:10:43,438 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@32f5a13f and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:10:43, skipping insertion in model container
[2023-02-06 19:10:43,438 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,438 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:42" (4/6) ...
[2023-02-06 19:10:43,439 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@32f5a13f and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:43, skipping insertion in model container
[2023-02-06 19:10:43,439 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,439 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:43" (5/6) ...
[2023-02-06 19:10:43,439 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@32f5a13f and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 07:10:43, skipping insertion in model container
[2023-02-06 19:10:43,439 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:43,439 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:10:43" (6/6) ...
[2023-02-06 19:10:43,440 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 19:10:43,483 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 19:10:43,483 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 19:10:43,484 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 19:10:43,484 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 19:10:43,484 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 19:10:43,484 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 19:10:43,484 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 19:10:43,484 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 19:10:43,489 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1687 states, 1272 states have (on average 1.1407232704402517) internal successors, (1451), 1272 states have internal predecessors, (1451), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621)
[2023-02-06 19:10:43,527 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:43,527 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:43,528 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:43,537 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:43,538 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:43,538 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 19:10:43,540 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1687 states, 1272 states have (on average 1.1407232704402517) internal successors, (1451), 1272 states have internal predecessors, (1451), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621)
[2023-02-06 19:10:43,551 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:43,551 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:43,551 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:43,554 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:43,554 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:43,563 INFO  L752   eck$LassoCheckResult]: Stem: 909#ULTIMATE.startENTRY_NONWAtrue [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1516#L969-1_T1_inittrue [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1600#L969_T1_inittrue [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 641#L969_T1_init-D26true [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1586#mainENTRY_T1_inittrue [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1163#mainENTRY_T1_init-D38true [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 227#havocProcedureENTRY_T1_inittrue [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 265#L782_T1_inittrue [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 142#L783_T1_inittrue [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 524#L784_T1_inittrue [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 393#L785_T1_inittrue [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 96#L786_T1_inittrue [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1141#L787_T1_inittrue [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 383#L788_T1_inittrue [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 1329#L789_T1_inittrue [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 246#L790_T1_inittrue [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 230#L791_T1_inittrue [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1681#L792_T1_inittrue [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 902#L793_T1_inittrue [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 692#L794_T1_inittrue [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1042#L795_T1_inittrue [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 1466#L796_T1_inittrue [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 848#L797_T1_inittrue [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 871#L798_T1_inittrue [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1035#L799_T1_inittrue [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 878#L800_T1_inittrue [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 199#L801_T1_inittrue [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 628#L802_T1_inittrue [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1418#L803_T1_inittrue [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1491#L804_T1_inittrue [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 222#L805_T1_inittrue [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1602#L806_T1_inittrue [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 486#L807_T1_inittrue [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1171#L808_T1_inittrue [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1210#L809_T1_inittrue [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 791#L810_T1_inittrue [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 1220#L811_T1_inittrue [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 1205#L812_T1_inittrue [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 1549#L813_T1_inittrue [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 412#L814_T1_inittrue [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 26#L815_T1_inittrue [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 1604#L816_T1_inittrue [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 638#L817_T1_inittrue [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 646#L818_T1_inittrue [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 46#L819_T1_inittrue [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 1326#L820_T1_inittrue [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 84#L821_T1_inittrue [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 1356#L822_T1_inittrue [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 1131#L823_T1_inittrue [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 1572#L824_T1_inittrue [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 426#L825_T1_inittrue [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 314#L826_T1_inittrue [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 229#L827_T1_inittrue [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 1123#L828_T1_inittrue [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 632#L829_T1_inittrue [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 1406#L830_T1_inittrue [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 752#L831_T1_inittrue [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 1645#L832_T1_inittrue [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 685#L833_T1_inittrue [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 183#L834_T1_inittrue [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 34#L835_T1_inittrue [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 1642#L836_T1_inittrue [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1153#L837_T1_inittrue [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 914#L838_T1_inittrue [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 1036#L839_T1_inittrue [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 152#L840_T1_inittrue [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 818#L841_T1_inittrue [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 1417#L842_T1_inittrue [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 112#L843_T1_inittrue [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 719#L844_T1_inittrue [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 1065#L845_T1_inittrue [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 888#L846_T1_inittrue [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 353#L847_T1_inittrue [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 1047#L848_T1_inittrue [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 797#L849_T1_inittrue [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 861#L850_T1_inittrue [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1655#L851_T1_inittrue [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 1601#L852_T1_inittrue [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 1626#L853_T1_inittrue [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 378#L854_T1_inittrue [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 1011#L855_T1_inittrue [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 663#L856_T1_inittrue [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1330#L857_T1_inittrue [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 1554#L858_T1_inittrue [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 626#L859_T1_inittrue [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 239#L860_T1_inittrue [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 1098#L861_T1_inittrue [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 458#L862_T1_inittrue [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 27#L863_T1_inittrue [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 354#L864_T1_inittrue [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 297#L865_T1_inittrue [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 1013#L866_T1_inittrue [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 1111#L867_T1_inittrue [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 1382#L868_T1_inittrue [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1095#L869_T1_inittrue [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 150#L870_T1_inittrue [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 587#L871_T1_inittrue [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1473#L872_T1_inittrue [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 1166#L873_T1_inittrue [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 900#L874_T1_inittrue [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 1674#havocProcedureFINAL_T1_inittrue [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#havocProcedureEXIT_T1_inittrue >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 976#L951-D215true [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 722#L951_T1_inittrue [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1251#L951_T1_init-D116true [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 254#_parser_ParserImplENTRY_T1_inittrue [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1269#_parser_ParserImplENTRY_T1_init-D149true [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 459#startENTRY_T1_inittrue [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 137#L1071_T1_inittrue [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 1339#L1072_T1_inittrue [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1200#L1073_T1_inittrue [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 1331#L1074_T1_inittrue [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 936#L1075_T1_inittrue [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1262#L1075_T1_init-D23true [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 124#acceptFINAL_T1_inittrue [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 634#acceptEXIT_T1_inittrue >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1492#startFINAL-D305true [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 518#startFINAL_T1_inittrue [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1101#startEXIT_T1_inittrue >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 293#_parser_ParserImplFINAL-D356true [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1265#_parser_ParserImplFINAL_T1_inittrue [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1089#_parser_ParserImplEXIT_T1_inittrue >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 244#L952-D296true [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1484#L952_T1_inittrue [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 372#L952_T1_init-D5true [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 205#verifyChecksumFINAL_T1_inittrue [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 694#verifyChecksumEXIT_T1_inittrue >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1546#L953-D284true [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1403#L953_T1_inittrue [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 214#L953_T1_init-D62true [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1368#ingressENTRY_T1_inittrue [4447] ingressENTRY_T1_init-->L881_T1_init: Formula: (not v_hdr.bfsTag.valid_27)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_27}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_27}  AuxVars[]  AssignedVars[] 995#L881_T1_inittrue [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 433#ingressEXIT_T1_inittrue >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6#L954-D386true [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1685#L954_T1_inittrue [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 988#L954_T1_init-D8true [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1180#egressFINAL_T1_inittrue [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1558#egressEXIT_T1_inittrue >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 79#L955-D404true [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 596#L955_T1_inittrue [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1683#L955_T1_init-D53true [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 680#computeChecksumFINAL_T1_inittrue [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1650#computeChecksumEXIT_T1_inittrue >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#L956-D236true [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1072#L956_T1_inittrue [4158] L956_T1_init-->L957-1_T1_init: Formula: v_forward_43  InVars {forward=v_forward_43}  OutVars{forward=v_forward_43}  AuxVars[]  AssignedVars[] 108#L957-1_T1_inittrue [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 525#L961_T1_inittrue [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 320#L962_T1_inittrue [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 1026#L963_T1_inittrue [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 639#mainFINAL_T1_inittrue [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1511#mainEXIT_T1_inittrue >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 624#L969-1-D254true [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 960#L969-1_T0_S2true [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1049#L969_T0_S2true [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 198#L969_T0_S2-D25true [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 912#mainENTRY_T0_S2true [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 269#mainENTRY_T0_S2-D37true [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1203#havocProcedureENTRY_T0_S2true [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 666#L782_T0_S2true [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 1407#L783_T0_S2true [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 428#L784_T0_S2true [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 7#L785_T0_S2true [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1663#L786_T0_S2true [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1633#L787_T0_S2true [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1670#L788_T0_S2true [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 679#L789_T0_S2true [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 868#L790_T0_S2true [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 1476#L791_T0_S2true [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 80#L792_T0_S2true [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 837#L793_T0_S2true [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 842#L794_T0_S2true [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1489#L795_T0_S2true [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 1185#L796_T0_S2true [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1487#L797_T0_S2true [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 1003#L798_T0_S2true [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 181#L799_T0_S2true [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 1124#L800_T0_S2true [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 241#L801_T0_S2true [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 934#L802_T0_S2true [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 191#L803_T0_S2true [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 258#L804_T0_S2true [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2#L805_T0_S2true [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1308#L806_T0_S2true [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1059#L807_T0_S2true [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1276#L808_T0_S2true [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1179#L809_T0_S2true [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 762#L810_T0_S2true [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 1664#L811_T0_S2true [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 969#L812_T0_S2true [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 919#L813_T0_S2true [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 442#L814_T0_S2true [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 499#L815_T0_S2true [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 882#L816_T0_S2true [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 1675#L817_T0_S2true [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 579#L818_T0_S2true [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 908#L819_T0_S2true [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 847#L820_T0_S2true [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 99#L821_T0_S2true [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 39#L822_T0_S2true [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 242#L823_T0_S2true [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 287#L824_T0_S2true [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 1603#L825_T0_S2true [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 151#L826_T0_S2true [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 539#L827_T0_S2true [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 992#L828_T0_S2true [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 294#L829_T0_S2true [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 751#L830_T0_S2true [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 944#L831_T0_S2true [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 1364#L832_T0_S2true [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 1199#L833_T0_S2true [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 16#L834_T0_S2true [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 601#L835_T0_S2true [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 480#L836_T0_S2true [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1342#L837_T0_S2true [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 1227#L838_T0_S2true [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 1194#L839_T0_S2true [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 1274#L840_T0_S2true [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 133#L841_T0_S2true [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 1186#L842_T0_S2true [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 858#L843_T0_S2true [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 290#L844_T0_S2true [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 1391#L845_T0_S2true [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 1311#L846_T0_S2true [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 170#L847_T0_S2true [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 263#L848_T0_S2true [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 423#L849_T0_S2true [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 1499#L850_T0_S2true [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 274#L851_T0_S2true [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 216#L852_T0_S2true [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 633#L853_T0_S2true [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 1525#L854_T0_S2true [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 1244#L855_T0_S2true [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 237#L856_T0_S2true [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1649#L857_T0_S2true [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 1547#L858_T0_S2true [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 336#L859_T0_S2true [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 1061#L860_T0_S2true [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 92#L861_T0_S2true [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 1022#L862_T0_S2true [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 295#L863_T0_S2true [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 1501#L864_T0_S2true [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 1580#L865_T0_S2true [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 911#L866_T0_S2true [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 1592#L867_T0_S2true [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 1075#L868_T0_S2true [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 71#L869_T0_S2true [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 445#L870_T0_S2true [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 100#L871_T0_S2true [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1136#L872_T0_S2true [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 874#L873_T0_S2true [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 342#L874_T0_S2true [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 1659#havocProcedureFINAL_T0_S2true [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1508#havocProcedureEXIT_T0_S2true >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 243#L951-D214true [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1170#L951_T0_S2true [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1344#L951_T0_S2-D115true [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1112#_parser_ParserImplENTRY_T0_S2true [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 322#_parser_ParserImplENTRY_T0_S2-D148true [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 447#startENTRY_T0_S2true [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 470#L1071_T0_S2true [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 864#L1072_T0_S2true [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 93#L1073_T0_S2true [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 880#L1074_T0_S2true [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 256#L1075_T0_S2true [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 767#L1075_T0_S2-D22true [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1004#acceptFINAL_T0_S2true [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63#acceptEXIT_T0_S2true >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 802#startFINAL-D304true [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 460#startFINAL_T0_S2true [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1189#startEXIT_T0_S2true >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1247#_parser_ParserImplFINAL-D355true [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 688#_parser_ParserImplFINAL_T0_S2true [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 667#_parser_ParserImplEXIT_T0_S2true >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 406#L952-D295true [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 399#L952_T0_S2true [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1118#L952_T0_S2-D4true [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 576#verifyChecksumFINAL_T0_S2true [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 720#verifyChecksumEXIT_T0_S2true >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 658#L953-D283true [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 355#L953_T0_S2true [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 915#L953_T0_S2-D61true [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1016#ingressENTRY_T0_S2true [4108] ingressENTRY_T0_S2-->L881_T0_S2: Formula: (not v_hdr.bfsTag.valid_31)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_31}  AuxVars[]  AssignedVars[] 920#L881_T0_S2true [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1231#ingressEXIT_T0_S2true >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1000#L954-D385true [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1221#L954_T0_S2true [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 273#L954_T0_S2-D7true [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22#egressFINAL_T0_S2true [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1438#egressEXIT_T0_S2true >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1426#L955-D403true [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1224#L955_T0_S2true [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 689#L955_T0_S2-D52true [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1232#computeChecksumFINAL_T0_S2true [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 443#computeChecksumEXIT_T0_S2true >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 678#L956-D235true [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 175#L956_T0_S2true [3266] L956_T0_S2-->L957-1_T0_S2: Formula: v_forward_41  InVars {forward=v_forward_41}  OutVars{forward=v_forward_41}  AuxVars[]  AssignedVars[] 282#L957-1_T0_S2true [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 462#L961_T0_S2true [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 301#L962_T0_S2true [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 461#L963_T0_S2true [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 1006#mainFINAL_T0_S2true [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 803#mainEXIT_T0_S2true >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1634#L969-1-D253true [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 1472#L969-1_accept_S5true 
[2023-02-06 19:10:43,567 INFO  L754   eck$LassoCheckResult]: Loop: 1472#L969-1_accept_S5true [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 585#L969_accept_S5true [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 179#L969_accept_S5-D27true [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 572#mainENTRY_accept_S5true [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 913#mainENTRY_accept_S5-D39true [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 217#havocProcedureENTRY_accept_S5true [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 476#L782_accept_S5true [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 495#L783_accept_S5true [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 185#L784_accept_S5true [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 1077#L785_accept_S5true [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 31#L786_accept_S5true [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 311#L787_accept_S5true [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 350#L788_accept_S5true [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 341#L789_accept_S5true [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 306#L790_accept_S5true [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 1553#L791_accept_S5true [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 712#L792_accept_S5true [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 740#L793_accept_S5true [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 126#L794_accept_S5true [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1295#L795_accept_S5true [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 963#L796_accept_S5true [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 111#L797_accept_S5true [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 967#L798_accept_S5true [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 465#L799_accept_S5true [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 1088#L800_accept_S5true [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 853#L801_accept_S5true [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 1128#L802_accept_S5true [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1612#L803_accept_S5true [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 830#L804_accept_S5true [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 395#L805_accept_S5true [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 391#L806_accept_S5true [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 710#L807_accept_S5true [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1467#L808_accept_S5true [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 566#L809_accept_S5true [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 804#L810_accept_S5true [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 625#L811_accept_S5true [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 501#L812_accept_S5true [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 1617#L813_accept_S5true [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 303#L814_accept_S5true [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 1281#L815_accept_S5true [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 1192#L816_accept_S5true [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 510#L817_accept_S5true [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1116#L818_accept_S5true [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 808#L819_accept_S5true [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 149#L820_accept_S5true [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 1212#L821_accept_S5true [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 673#L822_accept_S5true [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 849#L823_accept_S5true [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 1071#L824_accept_S5true [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 886#L825_accept_S5true [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 516#L826_accept_S5true [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 1176#L827_accept_S5true [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 1635#L828_accept_S5true [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 81#L829_accept_S5true [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 1017#L830_accept_S5true [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 143#L831_accept_S5true [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 53#L832_accept_S5true [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 415#L833_accept_S5true [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 1127#L834_accept_S5true [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 612#L835_accept_S5true [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 481#L836_accept_S5true [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1636#L837_accept_S5true [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 402#L838_accept_S5true [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 728#L839_accept_S5true [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 171#L840_accept_S5true [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 32#L841_accept_S5true [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 859#L842_accept_S5true [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 1374#L843_accept_S5true [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 78#L844_accept_S5true [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 1285#L845_accept_S5true [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 475#L846_accept_S5true [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 65#L847_accept_S5true [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 736#L848_accept_S5true [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 1007#L849_accept_S5true [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 1427#L850_accept_S5true [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 926#L851_accept_S5true [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 316#L852_accept_S5true [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 844#L853_accept_S5true [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 1359#L854_accept_S5true [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 167#L855_accept_S5true [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 1443#L856_accept_S5true [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 1030#L857_accept_S5true [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 277#L858_accept_S5true [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35#L859_accept_S5true [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 319#L860_accept_S5true [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 1155#L861_accept_S5true [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 1606#L862_accept_S5true [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 390#L863_accept_S5true [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 1361#L864_accept_S5true [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 1215#L865_accept_S5true [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 966#L866_accept_S5true [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 1158#L867_accept_S5true [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 245#L868_accept_S5true [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1243#L869_accept_S5true [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 67#L870_accept_S5true [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 1556#L871_accept_S5true [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1440#L872_accept_S5true [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 593#L873_accept_S5true [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 1584#L874_accept_S5true [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 1294#havocProcedureFINAL_accept_S5true [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1325#havocProcedureEXIT_accept_S5true >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1182#L951-D216true [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 344#L951_accept_S5true [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 312#L951_accept_S5-D117true [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 819#_parser_ParserImplENTRY_accept_S5true [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 454#_parser_ParserImplENTRY_accept_S5-D150true [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1458#startENTRY_accept_S5true [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 961#L1071_accept_S5true [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 1395#L1072_accept_S5true [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1598#L1073_accept_S5true [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 780#L1074_accept_S5true [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 456#L1075_accept_S5true [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1562#L1075_accept_S5-D24true [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1543#acceptFINAL_accept_S5true [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 109#acceptEXIT_accept_S5true >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1522#startFINAL-D306true [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 529#startFINAL_accept_S5true [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1005#startEXIT_accept_S5true >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 549#_parser_ParserImplFINAL-D357true [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1162#_parser_ParserImplFINAL_accept_S5true [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1479#_parser_ParserImplEXIT_accept_S5true >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 993#L952-D297true [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1273#L952_accept_S5true [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 820#L952_accept_S5-D6true [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 706#verifyChecksumFINAL_accept_S5true [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 755#verifyChecksumEXIT_accept_S5true >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33#L953-D285true [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 651#L953_accept_S5true [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 225#L953_accept_S5-D63true [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 784#ingressENTRY_accept_S5true [3866] ingressENTRY_accept_S5-->L881_accept_S5: Formula: (not v_hdr.bfsTag.valid_29)  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_29}  AuxVars[]  AssignedVars[] 1225#L881_accept_S5true [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1563#ingressEXIT_accept_S5true >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1164#L954-D387true [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1482#L954_accept_S5true [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 597#L954_accept_S5-D9true [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1585#egressFINAL_accept_S5true [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1375#egressEXIT_accept_S5true >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 765#L955-D405true [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 165#L955_accept_S5true [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1270#L955_accept_S5-D54true [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 192#computeChecksumFINAL_accept_S5true [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1397#computeChecksumEXIT_accept_S5true >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 215#L956-D237true [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 340#L956_accept_S5true [3428] L956_accept_S5-->L957-1_accept_S5: Formula: v_forward_39  InVars {forward=v_forward_39}  OutVars{forward=v_forward_39}  AuxVars[]  AssignedVars[] 159#L957-1_accept_S5true [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 1555#L961_accept_S5true [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 337#L962_accept_S5true [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 24#L963_accept_S5true [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 98#mainFINAL_accept_S5true [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1478#mainEXIT_accept_S5true >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1219#L969-1-D255true [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 1472#L969-1_accept_S5true 
[2023-02-06 19:10:43,574 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:43,574 INFO  L85        PathProgramCache]: Analyzing trace with hash 1410862129, now seen corresponding path program 1 times
[2023-02-06 19:10:43,581 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:43,581 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1799446374]
[2023-02-06 19:10:43,582 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:43,582 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:43,659 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,831 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:43,853 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,948 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:43,951 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,967 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:43,969 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,976 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:43,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,979 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:43,979 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:43,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:43,991 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:43,992 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-02-06 19:10:44,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,009 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-02-06 19:10:44,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,013 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 153
[2023-02-06 19:10:44,022 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,035 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:44,039 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:44,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,052 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:44,053 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,055 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:44,055 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,056 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:44,057 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:44,059 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,060 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 131
[2023-02-06 19:10:44,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-02-06 19:10:44,063 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:44,065 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:44,065 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:44,065 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1799446374]
[2023-02-06 19:10:44,066 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1799446374] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:44,066 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:44,066 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:10:44,067 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [494612709]
[2023-02-06 19:10:44,067 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:44,091 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:44,092 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:44,117 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:10:44,117 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:10:44,120 INFO  L87              Difference]: Start difference. First operand  has 1687 states, 1272 states have (on average 1.1407232704402517) internal successors, (1451), 1272 states have internal predecessors, (1451), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (621), 207 states have call predecessors, (621), 207 states have call successors, (621) Second operand  has 9 states, 9 states have (on average 29.555555555555557) internal successors, (266), 4 states have internal predecessors, (266), 3 states have call successors, (19), 6 states have call predecessors, (19), 4 states have return successors, (18), 3 states have call predecessors, (18), 3 states have call successors, (18)
[2023-02-06 19:10:47,411 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:47,411 INFO  L93              Difference]: Finished difference Result 2129 states and 2556 transitions.
[2023-02-06 19:10:47,412 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-02-06 19:10:47,415 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2129 states and 2556 transitions.
[2023-02-06 19:10:47,431 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:47,448 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2129 states to 2129 states and 2556 transitions.
[2023-02-06 19:10:47,449 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 695
[2023-02-06 19:10:47,451 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 695
[2023-02-06 19:10:47,451 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2129 states and 2556 transitions.
[2023-02-06 19:10:47,459 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:47,459 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2129 states and 2556 transitions.
[2023-02-06 19:10:47,474 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2129 states and 2556 transitions.
[2023-02-06 19:10:47,512 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2129 to 1687.
[2023-02-06 19:10:47,515 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1687 states, 1272 states have (on average 1.1383647798742138) internal successors, (1448), 1272 states have internal predecessors, (1448), 208 states have call successors, (208), 208 states have call predecessors, (208), 207 states have return successors, (207), 207 states have call predecessors, (207), 207 states have call successors, (207)
[2023-02-06 19:10:47,518 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1687 states to 1687 states and 1863 transitions.
[2023-02-06 19:10:47,519 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1687 states and 1863 transitions.
[2023-02-06 19:10:47,520 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1687 states and 1863 transitions.
[2023-02-06 19:10:47,520 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 19:10:47,520 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1687 states and 1863 transitions.
[2023-02-06 19:10:47,524 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:47,524 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:47,524 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:47,541 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:47,541 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:47,548 INFO  L752   eck$LassoCheckResult]: Stem: 5502#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5547#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4451#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5569#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4509#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5986#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4958#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4959#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 4779#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4780#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 5239#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4675#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4676#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5219#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 5220#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4995#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 4965#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4966#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 5814#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5620#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5621#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 5918#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5761#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 5762#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5787#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 5793#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4898#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4899#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5551#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6087#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4948#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4949#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5382#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5383#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5994#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5709#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5710#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 6018#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 6019#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 5271#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4508#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4510#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 5563#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 5564#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 4557#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 4558#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 4650#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 4651#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 5965#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 5966#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5296#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 5107#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 4963#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 4964#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 5556#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 5557#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 5681#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 5682#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 5613#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 4864#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 4527#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 4528#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5978#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 5821#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5822#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 4797#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4798#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 5733#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4710#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 4711#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5651#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 5802#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 5165#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 5166#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5714#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 5715#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5780#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 6115#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 6116#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 5212#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 5213#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 5588#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 5589#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 6065#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 5550#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4985#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4986#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 5345#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 4511#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 4512#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 5080#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5081#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5895#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 5957#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 5953#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4793#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 4794#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 5505#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 5988#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 5812#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 5813#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4571#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4572#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5010#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5652#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4769#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5011#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5346#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4768#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 4770#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 6011#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 6012#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4740#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5840#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4739#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4741#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5559#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5422#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5423#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5073#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5074#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5948#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4992#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4912#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5199#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4911#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4913#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5622#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4443#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4932#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4933#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 5717#L882_T1_init [3881] L882_T1_init-->L883_T1_init: Formula: (= v_meta.local_metadata.pkt_start_33 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33}  AuxVars[]  AssignedVars[] 4859#L883_T1_init [3369] L883_T1_init-->L883_T1_init-D152: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5049#L883_T1_init-D152 [4572] L883_T1_init-D152-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5221#default_route_0.applyENTRY_T1_init [3472] default_route_0.applyENTRY_T1_init-->L734_T1_init: Formula: (not (= v_default_route_0.action_run_22 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 5222#L734_T1_init [4662] L734_T1_init-->L734-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_20))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 4860#L734-1_T1_init [3877] L734-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5477#default_route_0.applyEXIT_T1_init >[4975] default_route_0.applyEXIT_T1_init-->L883-1-D365: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5478#L883-1-D365 [4172] L883-1-D365-->L883-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5732#L883-1_T1_init [3900] L883-1_T1_init-->L923_T1_init: Formula: (not (= v_meta.local_metadata.out_port_162 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_162}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_162}  AuxVars[]  AssignedVars[] 4815#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 5623#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 4442#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 4445#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5304#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4450#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4452#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5878#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5879#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5998#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4642#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4643#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5515#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5608#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5609#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5207#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5208#L956_T1_init [4158] L956_T1_init-->L957-1_T1_init: Formula: v_forward_43  InVars {forward=v_forward_43}  OutVars{forward=v_forward_43}  AuxVars[]  AssignedVars[] 4700#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 4701#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 5119#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 5120#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 5565#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5566#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5546#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 5548#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4849#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4897#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4437#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5030#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5031#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 5592#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 5593#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5299#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 4453#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4454#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6121#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6122#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 5606#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5607#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 5784#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4645#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 4646#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5752#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5757#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 6003#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6004#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 5892#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4861#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4862#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4987#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4988#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4882#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4883#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4436#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4438#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5932#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5933#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5997#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5689#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5690#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 5863#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 5826#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 5319#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5320#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 5402#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 5796#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 5494#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5495#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 5760#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 4680#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 4538#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 4539#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 4989#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5062#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 4795#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 4796#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 5449#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 5075#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 5076#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 5680#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 5844#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 6010#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 4480#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 4481#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 5374#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5375#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 6026#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 6008#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 6009#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4759#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 4760#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 5777#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 5066#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5067#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 6060#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 4836#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 4837#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5022#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 5291#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5040#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4934#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4935#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 5558#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 6036#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4979#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4980#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 6109#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 5141#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 5142#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4666#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4667#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 5077#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 5078#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 6103#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5819#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5820#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 5939#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4625#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4626#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 4681#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4682#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 5790#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 5149#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 5150#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6104#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4990#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4991#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5993#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4669#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5123#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5124#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5327#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5363#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4668#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4670#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4605#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5014#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5694#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4604#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4606#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5347#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5348#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6005#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5614#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5594#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5260#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5249#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5250#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5491#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5492#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5586#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4506#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5167#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5823#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 5781#L882_T0_S2 [3942] L882_T0_S2-->L883_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 4555#L883_T0_S2 [3655] L883_T0_S2-->L883_T0_S2-D151: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5176#L883_T0_S2-D151 [3448] L883_T0_S2-D151-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5177#default_route_0.applyENTRY_T0_S2 [3678] default_route_0.applyENTRY_T0_S2-->L734_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 5506#L734_T0_S2 [3833] L734_T0_S2-->L734-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 5415#L734-1_T0_S2 [4603] L734-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4594#default_route_0.applyEXIT_T0_S2 >[5204] default_route_0.applyEXIT_T0_S2-->L883-1-D364: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4595#L883-1-D364 [4589] L883-1-D364-->L883-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4938#L883-1_T0_S2 [3311] L883-1_T0_S2-->L923_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_144 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  AuxVars[]  AssignedVars[] 4940#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 5497#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 4738#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 5259#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5827#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5890#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4498#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5039#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4497#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4499#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6091#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5322#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5615#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5616#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5321#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5323#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4848#L956_T0_S2 [3266] L956_T0_S2-->L957-1_T0_S2: Formula: v_forward_41  InVars {forward=v_forward_41}  OutVars{forward=v_forward_41}  AuxVars[]  AssignedVars[] 4851#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 5054#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 5086#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 5087#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 5349#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5721#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5722#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 6023#L969-1_accept_S5 
[2023-02-06 19:10:47,551 INFO  L754   eck$LassoCheckResult]: Loop: 6023#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4504#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4857#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4522#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5486#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4936#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4937#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 5371#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4868#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 4869#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4521#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4523#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5101#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 5148#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5093#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 5094#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5642#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 5643#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4742#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4743#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 5857#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4708#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 4709#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5356#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 5357#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5769#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 5770#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5963#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5744#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5242#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 5236#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 5237#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5640#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5481#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5482#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 5549#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 5405#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 5406#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 5089#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5090#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 6006#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 5412#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 5413#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5725#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 4791#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 4792#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 5601#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 5602#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 5763#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 5800#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 5419#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 5420#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 5996#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 4647#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 4648#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 4781#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 4577#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 4578#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 5275#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 5533#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 5376#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5377#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 5254#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5255#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 4838#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4524#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 4525#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 5778#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 4640#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4641#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 5370#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 4609#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 4610#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5666#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 5893#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5835#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5116#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 5117#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 5758#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 4831#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4832#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 5908#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 5045#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4529#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4530#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 5118#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 5980#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 5234#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 5235#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 6020#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5860#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5861#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 4993#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4994#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4612#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 4613#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 6094#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 5511#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 5512#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 6054#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6055#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6000#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5103#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5102#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5104#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5338#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5339#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5854#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 5855#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 6084#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5701#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4703#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5341#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6108#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4702#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4704#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5435#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5436#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5464#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5465#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5985#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5883#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5634#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5734#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5633#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5635#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4526#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4447#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4955#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4956#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 5361#L882_accept_S5 [3555] L882_accept_S5-->L883_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 4440#L883_accept_S5 [3745] L883_accept_S5-->L883_accept_S5-D153: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4439#L883_accept_S5-D153 [3093] L883_accept_S5-D153-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4441#default_route_0.applyENTRY_accept_S5 [3782] default_route_0.applyENTRY_accept_S5-->L734_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 5580#L734_accept_S5 [3734] L734_accept_S5-->L734-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 5366#L734-1_accept_S5 [3560] L734-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5367#default_route_0.applyEXIT_accept_S5 >[4869] default_route_0.applyEXIT_accept_S5-->L883-1-D366: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5202#L883-1-D366 [3461] L883-1-D366-->L883-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5203#L883-1_accept_S5 [4642] L883-1_accept_S5-->L923_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_160 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_160}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_160}  AuxVars[]  AssignedVars[] 4449#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 4783#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 4976#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 4978#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6024#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5987#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5517#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5516#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5518#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6079#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5693#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4827#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4828#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4877#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4878#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4930#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4931#L956_accept_S5 [3428] L956_accept_S5-->L957-1_accept_S5: Formula: v_forward_39  InVars {forward=v_forward_39}  OutVars{forward=v_forward_39}  AuxVars[]  AssignedVars[] 4812#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 4813#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 5143#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 4503#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 4505#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4679#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6022#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 6023#L969-1_accept_S5 
[2023-02-06 19:10:47,551 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:47,551 INFO  L85        PathProgramCache]: Analyzing trace with hash 137609173, now seen corresponding path program 1 times
[2023-02-06 19:10:47,552 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:47,552 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [506713160]
[2023-02-06 19:10:47,552 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:47,552 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:47,581 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,667 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:47,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,743 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:47,747 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,762 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:47,764 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,768 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:47,769 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,770 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:47,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,771 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:47,771 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,777 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:47,778 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,792 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:47,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,794 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:47,794 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:47,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,797 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 165
[2023-02-06 19:10:47,804 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,816 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:47,820 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,825 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:47,827 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,829 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:47,829 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,830 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:47,831 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,832 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:47,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,833 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:47,836 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,837 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:47,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,839 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:47,840 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,841 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:47,841 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:47,843 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:47,843 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:47,843 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [506713160]
[2023-02-06 19:10:47,843 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [506713160] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:47,843 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:47,843 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:10:47,843 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [664244597]
[2023-02-06 19:10:47,843 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:47,845 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:47,845 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:47,845 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:10:47,845 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:10:47,846 INFO  L87              Difference]: Start difference. First operand 1687 states and 1863 transitions. cyclomatic complexity: 179 Second operand  has 10 states, 10 states have (on average 28.6) internal successors, (286), 4 states have internal predecessors, (286), 4 states have call successors, (21), 7 states have call predecessors, (21), 4 states have return successors, (20), 4 states have call predecessors, (20), 4 states have call successors, (20)
[2023-02-06 19:10:50,921 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:50,921 INFO  L93              Difference]: Finished difference Result 2589 states and 3225 transitions.
[2023-02-06 19:10:50,921 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-06 19:10:50,921 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2589 states and 3225 transitions.
[2023-02-06 19:10:50,928 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:10:50,934 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2589 states to 2589 states and 3225 transitions.
[2023-02-06 19:10:50,934 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 862
[2023-02-06 19:10:50,935 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 862
[2023-02-06 19:10:50,935 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2589 states and 3225 transitions.
[2023-02-06 19:10:50,937 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:50,937 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2589 states and 3225 transitions.
[2023-02-06 19:10:50,938 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2589 states and 3225 transitions.
[2023-02-06 19:10:50,954 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2589 to 1930.
[2023-02-06 19:10:50,955 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1930 states, 1434 states have (on average 1.1457461645746165) internal successors, (1643), 1443 states have internal predecessors, (1643), 241 states have call successors, (241), 241 states have call predecessors, (241), 255 states have return successors, (264), 246 states have call predecessors, (264), 240 states have call successors, (264)
[2023-02-06 19:10:50,957 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1930 states to 1930 states and 2148 transitions.
[2023-02-06 19:10:50,958 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1930 states and 2148 transitions.
[2023-02-06 19:10:50,958 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1930 states and 2148 transitions.
[2023-02-06 19:10:50,958 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 19:10:50,958 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1930 states and 2148 transitions.
[2023-02-06 19:10:50,960 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:50,960 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:50,960 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:50,961 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:50,962 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:50,963 INFO  L752   eck$LassoCheckResult]: Stem: 10488#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10537#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9409#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10559#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9468#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11015#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9923#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 9924#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 9740#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 9741#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 10215#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9635#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9636#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10192#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 10193#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9963#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 9930#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9931#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 10827#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10618#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10619#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 10938#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10771#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 10772#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10799#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 10805#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9861#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 9862#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10542#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11142#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9913#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9914#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10358#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10359#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11025#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10718#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10719#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 11051#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 11052#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 10245#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9467#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9469#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 10553#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 10554#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 9516#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 9517#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 9609#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 9610#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 10994#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 10995#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10270#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 10078#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 9928#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 9929#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 10546#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 10547#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 10685#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 10686#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 10608#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 9825#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 9486#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 9487#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 11007#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 10834#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10835#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 9758#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9759#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 10744#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9670#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 9671#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 10650#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 10815#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 10138#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 10139#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10723#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 10724#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10791#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 11192#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 11193#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 10185#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 10186#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 10581#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 10582#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 11109#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 10540#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9951#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9952#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 10320#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 9470#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 9471#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 10049#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10050#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10914#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 10986#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 10981#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9754#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 9755#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 10491#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 11018#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 10825#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 10826#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9530#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9531#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9976#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10653#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9730#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9977#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10321#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9729#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 9731#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11044#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 11045#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9701#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10856#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9700#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9702#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10549#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10399#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10400#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10041#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10042#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10973#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9958#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9876#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10174#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9875#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9877#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10620#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9401#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9897#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9898#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 10726#L882_T1_init [3881] L882_T1_init-->L883_T1_init: Formula: (= v_meta.local_metadata.pkt_start_33 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33}  AuxVars[]  AssignedVars[] 9820#L883_T1_init [3369] L883_T1_init-->L883_T1_init-D152: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10016#L883_T1_init-D152 [4572] L883_T1_init-D152-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10194#default_route_0.applyENTRY_T1_init [3472] default_route_0.applyENTRY_T1_init-->L734_T1_init: Formula: (not (= v_default_route_0.action_run_22 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 10195#L734_T1_init [4662] L734_T1_init-->L734-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_20))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 9821#L734-1_T1_init [3877] L734-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10460#default_route_0.applyEXIT_T1_init >[4975] default_route_0.applyEXIT_T1_init-->L883-1-D365: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10461#L883-1-D365 [4172] L883-1-D365-->L883-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10742#L883-1_T1_init [3900] L883-1_T1_init-->L923_T1_init: Formula: (not (= v_meta.local_metadata.out_port_162 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_162}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_162}  AuxVars[]  AssignedVars[] 9777#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 10621#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 9400#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 9403#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10280#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9408#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9410#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10897#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10898#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11030#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11239#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10501#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10502#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11215#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11212#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10180#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10181#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 10927#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 9660#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 9661#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 10090#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 10091#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 10555#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10556#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10536#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 10538#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9809#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9860#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9398#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9997#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9998#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 10587#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 10588#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10273#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 9414#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9415#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11208#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11209#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 10601#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10602#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 10796#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9606#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 9607#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10762#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10767#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 11034#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11035#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 10911#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9822#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 9823#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9953#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 9954#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9845#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9846#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9397#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9399#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10952#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10953#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11028#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10693#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10694#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 10882#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 10841#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 10294#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10295#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 10378#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 10808#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 10478#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10479#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 10770#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 9640#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 9497#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 9498#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 9955#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10030#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 9756#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 9757#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 10428#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 10043#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 10044#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 10683#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 10860#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 11043#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 9441#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 9442#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 10351#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10352#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 11062#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 11040#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 11041#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9720#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 9721#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 10787#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 10034#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 10035#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 11104#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 9798#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 9799#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9990#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 10265#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10010#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9899#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9900#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 10548#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 11074#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9944#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9945#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 11179#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 10114#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 10115#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9626#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9627#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 10045#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 10046#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 11167#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10832#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10833#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 10961#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9584#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9585#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 9641#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9642#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 10802#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 10122#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 10123#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11169#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9956#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9957#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11024#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9629#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10094#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10095#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10302#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10338#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9628#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9630#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9564#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9980#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10699#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9563#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9565#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10322#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10323#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11036#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10614#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10589#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10235#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10223#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10224#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10475#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10476#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10577#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9465#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10141#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10836#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 10792#L882_T0_S2 [3942] L882_T0_S2-->L883_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[] 9514#L883_T0_S2 [3655] L883_T0_S2-->L883_T0_S2-D151: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10149#L883_T0_S2-D151 [3448] L883_T0_S2-D151-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10150#default_route_0.applyENTRY_T0_S2 [3678] default_route_0.applyENTRY_T0_S2-->L734_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 10492#L734_T0_S2 [3833] L734_T0_S2-->L734-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 10392#L734-1_T0_S2 [4603] L734-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9553#default_route_0.applyEXIT_T0_S2 >[5204] default_route_0.applyEXIT_T0_S2-->L883-1-D364: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9554#L883-1-D364 [4589] L883-1-D364-->L883-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9903#L883-1_T0_S2 [3311] L883-1_T0_S2-->L923_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_144 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_144}  AuxVars[]  AssignedVars[] 9905#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 10483#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 9699#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 10233#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10840#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10909#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9457#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10006#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9456#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9458#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11148#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10297#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10612#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10613#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10296#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10298#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9808#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 9810#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 10021#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 10022#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 10054#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 10055#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 10324#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10731#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10732#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 11058#L969-1_accept_S5 
[2023-02-06 19:10:50,964 INFO  L754   eck$LassoCheckResult]: Loop: 11058#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9463#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9818#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9478#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10469#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9901#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 9902#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 10346#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 9829#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 9830#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9477#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9479#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10070#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 10121#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10064#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 10065#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10641#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 10642#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9703#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9704#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 10875#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9668#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 9669#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10327#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 10328#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10779#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 10780#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10992#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10754#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10216#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10209#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 10210#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10638#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10464#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10465#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 10539#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 10381#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 10382#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 10060#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10061#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 11038#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 10388#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 10389#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10735#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 9752#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 9753#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 10595#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 10596#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 10773#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 10812#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 10396#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 10397#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 11027#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 9603#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 9604#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 9742#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 9536#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 9537#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 10249#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 10520#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 10348#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10349#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 10228#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10229#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 9800#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9480#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 9481#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 10788#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 9596#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9597#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 10345#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 9566#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 9567#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10668#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 10912#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10850#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 10082#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 10083#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 10768#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 9791#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9792#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 10926#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 10012#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9488#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9489#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 10089#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 11009#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 10207#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 10208#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 11055#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10879#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10880#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 9959#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9960#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9571#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 9572#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 11153#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 10496#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 10497#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 11092#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11093#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11029#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10074#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10073#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10075#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10313#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10314#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10871#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 10872#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11136#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10706#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9663#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10316#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11178#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9662#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9664#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10412#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10413#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10445#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10446#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11014#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10902#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10632#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10743#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10631#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10633#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9482#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9405#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9920#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9921#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 10336#L882_accept_S5 [3555] L882_accept_S5-->L883_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[] 9395#L883_accept_S5 [3745] L883_accept_S5-->L883_accept_S5-D153: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9394#L883_accept_S5-D153 [3093] L883_accept_S5-D153-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9396#default_route_0.applyENTRY_accept_S5 [3782] default_route_0.applyENTRY_accept_S5-->L734_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 10570#L734_accept_S5 [3734] L734_accept_S5-->L734-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 10341#L734-1_accept_S5 [3560] L734-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10342#default_route_0.applyEXIT_accept_S5 >[4869] default_route_0.applyEXIT_accept_S5-->L883-1-D366: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10175#L883-1-D366 [3461] L883-1-D366-->L883-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10176#L883-1_accept_S5 [4642] L883-1_accept_S5-->L923_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_160 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_160}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_160}  AuxVars[]  AssignedVars[] 9407#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 9744#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 9941#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 9943#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11059#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11235#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10504#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10503#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10505#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11191#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10697#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9840#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11084#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9839#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9841#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9895#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9896#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 10118#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 9774#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 9775#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 10116#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 9462#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 9464#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9639#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11057#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 11058#L969-1_accept_S5 
[2023-02-06 19:10:50,964 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:50,964 INFO  L85        PathProgramCache]: Analyzing trace with hash -55161705, now seen corresponding path program 1 times
[2023-02-06 19:10:50,964 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:50,964 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1893658938]
[2023-02-06 19:10:50,964 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:50,964 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:50,978 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,052 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:51,057 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:51,120 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,135 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:51,136 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,143 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:51,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,146 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:51,147 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,148 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:51,149 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,158 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:51,160 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,167 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:51,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,199 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:51,201 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,202 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:51,203 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,206 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 166
[2023-02-06 19:10:51,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,271 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:51,279 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,307 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:51,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,312 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:51,313 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,314 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:51,315 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,316 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:51,317 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,318 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:51,320 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,330 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:51,331 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,333 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:51,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,335 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:51,336 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:51,339 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:51,339 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:51,339 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1893658938]
[2023-02-06 19:10:51,339 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1893658938] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:51,339 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:51,339 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-06 19:10:51,340 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [898481458]
[2023-02-06 19:10:51,340 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:51,340 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:51,340 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:51,341 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 19:10:51,341 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=34, Invalid=98, Unknown=0, NotChecked=0, Total=132
[2023-02-06 19:10:51,341 INFO  L87              Difference]: Start difference. First operand 1930 states and 2148 transitions. cyclomatic complexity: 221 Second operand  has 12 states, 12 states have (on average 24.0) internal successors, (288), 7 states have internal predecessors, (288), 5 states have call successors, (21), 7 states have call predecessors, (21), 5 states have return successors, (20), 5 states have call predecessors, (20), 5 states have call successors, (20)
[2023-02-06 19:10:57,309 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:57,309 INFO  L93              Difference]: Finished difference Result 5733 states and 7041 transitions.
[2023-02-06 19:10:57,309 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 30 states. 
[2023-02-06 19:10:57,309 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5733 states and 7041 transitions.
[2023-02-06 19:10:57,342 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2023-02-06 19:10:57,364 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5733 states to 5733 states and 7041 transitions.
[2023-02-06 19:10:57,364 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1910
[2023-02-06 19:10:57,365 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1910
[2023-02-06 19:10:57,365 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5733 states and 7041 transitions.
[2023-02-06 19:10:57,374 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:57,374 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5733 states and 7041 transitions.
[2023-02-06 19:10:57,377 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5733 states and 7041 transitions.
[2023-02-06 19:10:57,421 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5733 to 2203.
[2023-02-06 19:10:57,423 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2203 states, 1626 states have (on average 1.1506765067650677) internal successors, (1871), 1641 states have internal predecessors, (1871), 274 states have call successors, (274), 274 states have call predecessors, (274), 303 states have return successors, (315), 288 states have call predecessors, (315), 273 states have call successors, (315)
[2023-02-06 19:10:57,426 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2203 states to 2203 states and 2460 transitions.
[2023-02-06 19:10:57,426 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2203 states and 2460 transitions.
[2023-02-06 19:10:57,426 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2203 states and 2460 transitions.
[2023-02-06 19:10:57,426 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 19:10:57,427 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2203 states and 2460 transitions.
[2023-02-06 19:10:57,431 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:57,431 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:57,431 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:57,433 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:57,433 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:57,440 INFO  L752   eck$LassoCheckResult]: Stem: 18896#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18944#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17792#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18968#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17851#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19471#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18311#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 18312#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 18127#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18128#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 18608#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18021#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18022#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18586#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 18587#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18349#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 18318#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18319#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 19252#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19034#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19035#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 19378#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19191#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 19192#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19220#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 19226#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18250#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 18251#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18949#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19623#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18301#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 18302#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 18756#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 18757#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19479#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 19133#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 19134#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 19514#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 19515#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 18640#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 17850#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 17852#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 18962#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 18963#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 17901#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 17902#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 17996#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 17997#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 19445#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 19446#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 18666#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 18471#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 18316#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 18317#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 18955#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 18956#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 19097#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 19098#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 19025#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 18213#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 17869#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 17870#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 19463#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 19261#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 19262#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 18145#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 18146#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 19158#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 18056#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 18057#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 19067#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 19236#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 18532#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 18533#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 19139#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 19140#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 19212#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 19693#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 19694#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 18579#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 18580#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 18995#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 18996#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 19589#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 18947#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 18339#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 18340#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 18717#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 17853#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 17854#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 18440#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 18441#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 19352#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 19435#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 19427#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 18141#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 18142#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 18899#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 19473#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 19250#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 19251#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17915#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17916#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18365#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19068#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18117#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18366#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18718#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18116#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18118#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19506#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 19507#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 18088#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19283#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18087#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18089#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18958#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18804#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18805#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18431#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18432#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19421#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18346#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18265#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18568#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18264#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18266#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19036#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17785#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18286#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18287#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 19142#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 19143#L889_T1_init [4607] L889_T1_init-->L890_T1_init: Formula: (and (= v_meta.local_metadata.pkt_par_65 0) (= v_meta.local_metadata.pkt_curr_64 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  AuxVars[]  AssignedVars[] 17983#L890_T1_init [4613] L890_T1_init-->L890_T1_init-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19386#L890_T1_init-D68 [4137] L890_T1_init-D68-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18101#_curr_par_eq_zero.applyENTRY_T1_init [3220] _curr_par_eq_zero.applyENTRY_T1_init-->L486_T1_init: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_22))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  AuxVars[]  AssignedVars[] 18103#L486_T1_init [4216] L486_T1_init-->L486-1_T1_init: Formula: (not (= v__curr_par_eq_zero.action_run_16 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  AuxVars[]  AssignedVars[] 17984#L486-1_T1_init [4128] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19374#_curr_par_eq_zero.applyEXIT_T1_init >[4959] _curr_par_eq_zero.applyEXIT_T1_init-->L923-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18747#L923-D260 [3568] L923-D260-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18164#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 19037#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 17784#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 17787#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18675#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17791#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17793#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19332#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19333#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19678#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17987#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17988#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18909#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19020#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19021#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18574#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18575#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 19365#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 18046#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 18047#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 18483#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 18484#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 18964#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18965#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18943#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 18945#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18199#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18249#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17779#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18386#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18387#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 19001#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 19002#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18670#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 17794#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 17795#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19708#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19709#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 19018#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19019#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 19217#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 17990#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 17991#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19181#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19187#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 19490#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19491#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 19346#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18210#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 18211#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18341#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 18342#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18233#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18234#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 17778#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 17780#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 19397#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 19398#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19482#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 19105#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 19106#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 19313#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 19267#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 18691#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 18692#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 18778#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 19229#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 18886#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18887#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 19190#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 18026#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 17880#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 17881#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 18343#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 18420#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 18143#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 18144#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 18833#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 18433#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 18434#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 19096#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 19290#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 19505#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 17821#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 17822#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 18748#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18749#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 19525#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 19498#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 19499#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 18107#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 18108#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 19208#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 18424#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 18425#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 19580#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 18186#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 18187#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 18379#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 18661#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 18396#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 18288#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 18289#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 18957#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 19537#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 18333#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 18334#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 19675#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 18508#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 18509#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 18012#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 18013#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 18435#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 18436#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 19659#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 19259#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 19260#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 19408#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 17970#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 17971#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 18027#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 18028#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 19223#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 18516#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 18517#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19661#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18344#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18345#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19478#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18015#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18487#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18488#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18699#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 18735#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 18014#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 18016#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 17949#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18369#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19111#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17948#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17950#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18719#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18720#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19495#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19028#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19003#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18629#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18618#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18619#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18882#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18883#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18988#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17848#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18534#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19263#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 19213#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 19004#L889_T0_S2 [3752] L889_T0_S2-->L890_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_par_69 0) (= v_meta.local_metadata.pkt_curr_66 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  AuxVars[]  AssignedVars[] 18473#L890_T0_S2 [4735] L890_T0_S2-->L890_T0_S2-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18926#L890_T0_S2-D67 [3692] L890_T0_S2-D67-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18927#_curr_par_eq_zero.applyENTRY_T0_S2 [3956] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 19224#L486_T0_S2 [4182] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 18474#L486-1_T0_S2 [4536] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19559#_curr_par_eq_zero.applyEXIT_T0_S2 >[5094] _curr_par_eq_zero.applyEXIT_T0_S2-->L923-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19560#L923-D259 [4489] L923-D259-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19233#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 18890#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 18086#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 18628#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19266#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19344#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17840#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18395#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17839#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17841#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19630#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18694#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19029#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19030#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18693#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18695#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18198#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 18200#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 18410#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 18411#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 18445#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 18446#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 18721#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19146#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19147#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 19520#L969-1_accept_S5 
[2023-02-06 19:10:57,441 INFO  L754   eck$LassoCheckResult]: Loop: 19520#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17846#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18206#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17865#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18877#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18290#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 18291#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 18745#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18217#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 18218#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 17864#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 17866#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18465#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 18515#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18455#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 18456#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19058#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 19059#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18090#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18091#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 19306#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18054#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 18055#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18728#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 18729#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19199#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 19200#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19443#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19173#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18611#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 18605#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 18606#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 19057#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 18870#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 18871#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 18946#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 18781#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 18782#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 18451#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 18452#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 19496#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 18794#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 18795#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 19150#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 18139#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 18140#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 19011#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 19012#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 19193#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 19234#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 18801#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 18802#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 19481#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 17992#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 17993#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 18129#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 17921#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 17922#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 18645#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 18929#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 18750#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 18751#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 18623#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 18624#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 18188#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 17867#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 17868#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 19209#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 17985#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 17986#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 18744#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 17953#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 17954#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 19082#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 19347#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 19277#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 18480#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 18481#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 19188#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 18180#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 18181#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 19366#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 18401#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 17871#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 17872#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 18482#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 19465#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 18603#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 18604#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 19517#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 19309#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 19310#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 18347#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 18348#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 17957#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 17958#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 19635#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 18905#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 18906#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 19566#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19567#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19487#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18467#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18466#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18468#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18710#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18711#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 19303#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 19304#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 19617#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 19122#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 18049#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18713#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19674#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18048#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18050#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18818#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18819#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18849#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18850#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19470#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19337#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19050#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19159#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19049#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19051#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17860#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17789#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18308#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18309#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 18733#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 18734#L889_accept_S5 [4581] L889_accept_S5-->L890_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_par_73 0) (= v_meta.local_metadata.pkt_curr_70 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  AuxVars[]  AssignedVars[] 18093#L890_accept_S5 [4320] L890_accept_S5-->L890_accept_S5-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19538#L890_accept_S5-D69 [4456] L890_accept_S5-D69-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18831#_curr_par_eq_zero.applyENTRY_accept_S5 [3626] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 18832#L486_accept_S5 [4591] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 18094#L486-1_accept_S5 [3879] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19138#_curr_par_eq_zero.applyEXIT_accept_S5 >[5115] _curr_par_eq_zero.applyEXIT_accept_S5-->L923-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19629#L923-D261 [4502] L923-D261-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17956#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 18131#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 18330#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 18332#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19522#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19472#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18911#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18910#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18912#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19610#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19109#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18176#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18177#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18228#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18229#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18284#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18285#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 18512#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 18161#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 18162#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 18510#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 17845#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 17847#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18025#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19519#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 19520#L969-1_accept_S5 
[2023-02-06 19:10:57,442 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:57,442 INFO  L85        PathProgramCache]: Analyzing trace with hash 1263091969, now seen corresponding path program 1 times
[2023-02-06 19:10:57,442 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:57,443 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1257733819]
[2023-02-06 19:10:57,443 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:57,443 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:57,456 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,501 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:57,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,552 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:57,556 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,567 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:57,569 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,574 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:57,576 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,577 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:57,577 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,578 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:57,579 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,587 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:57,588 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,594 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:57,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,596 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:57,597 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,597 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:57,598 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,600 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 166
[2023-02-06 19:10:57,610 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,642 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:57,648 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,688 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:10:57,690 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,692 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:57,693 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,694 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:10:57,694 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,695 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:10:57,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,696 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:10:57,698 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,707 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:57,708 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,712 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 143
[2023-02-06 19:10:57,713 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,714 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 148
[2023-02-06 19:10:57,715 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:57,717 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:57,718 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:57,718 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1257733819]
[2023-02-06 19:10:57,718 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1257733819] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:57,718 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:57,718 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-06 19:10:57,718 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [822150702]
[2023-02-06 19:10:57,718 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:57,719 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:57,719 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:57,719 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-06 19:10:57,719 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=50, Invalid=160, Unknown=0, NotChecked=0, Total=210
[2023-02-06 19:10:57,720 INFO  L87              Difference]: Start difference. First operand 2203 states and 2460 transitions. cyclomatic complexity: 260 Second operand  has 15 states, 15 states have (on average 19.2) internal successors, (288), 9 states have internal predecessors, (288), 5 states have call successors, (21), 7 states have call predecessors, (21), 5 states have return successors, (20), 5 states have call predecessors, (20), 5 states have call successors, (20)
[2023-02-06 19:11:02,979 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:02,979 INFO  L93              Difference]: Finished difference Result 3858 states and 4578 transitions.
[2023-02-06 19:11:02,979 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 30 states. 
[2023-02-06 19:11:02,979 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3858 states and 4578 transitions.
[2023-02-06 19:11:02,986 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 19:11:02,994 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3858 states to 3759 states and 4416 transitions.
[2023-02-06 19:11:02,995 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1252
[2023-02-06 19:11:02,995 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1252
[2023-02-06 19:11:02,995 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3759 states and 4416 transitions.
[2023-02-06 19:11:02,997 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:02,997 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3759 states and 4416 transitions.
[2023-02-06 19:11:02,998 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3759 states and 4416 transitions.
[2023-02-06 19:11:03,025 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3759 to 2449.
[2023-02-06 19:11:03,026 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2449 states, 1803 states have (on average 1.1475318912922907) internal successors, (2069), 1830 states have internal predecessors, (2069), 301 states have call successors, (301), 301 states have call predecessors, (301), 345 states have return successors, (357), 318 states have call predecessors, (357), 300 states have call successors, (357)
[2023-02-06 19:11:03,028 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2449 states to 2449 states and 2727 transitions.
[2023-02-06 19:11:03,028 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2449 states and 2727 transitions.
[2023-02-06 19:11:03,028 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2449 states and 2727 transitions.
[2023-02-06 19:11:03,029 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 19:11:03,029 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2449 states and 2727 transitions.
[2023-02-06 19:11:03,031 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:03,031 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:03,031 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:03,032 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:03,032 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:03,033 INFO  L752   eck$LassoCheckResult]: Stem: 25700#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25752#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24580#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25775#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24638#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26335#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25105#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 25106#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 24917#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 24918#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 25405#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24807#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24808#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 25383#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 25384#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 25141#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 25112#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 25113#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 26099#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 25847#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 25848#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 26232#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26030#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 26031#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26063#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 26070#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 25043#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 25044#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 25756#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26510#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 25095#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 25096#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 25558#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 25559#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 26344#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25957#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25958#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 26381#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 26382#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25439#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 24637#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 24639#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 25769#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 25770#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 24687#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 24688#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 24781#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 24782#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 26305#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 26306#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 25464#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 25264#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 25110#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 25111#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 25762#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 25763#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 25918#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 25919#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 25837#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 25006#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 24656#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 24657#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 26327#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 26106#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 26107#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 24935#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 24936#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 25996#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 24843#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 24844#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 25881#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 26082#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 25325#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 25326#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 25966#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 25967#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 26051#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 26592#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 26593#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 25374#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 25375#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 25806#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 25807#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 26467#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 25755#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 25129#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 25130#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 25515#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 24640#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 24641#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 25232#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 25233#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 26205#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 26295#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 26284#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 24931#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 24932#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 25703#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 26337#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 26097#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 26098#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24701#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24702#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25157#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25884#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24907#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25158#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25516#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 24906#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 24908#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 26373#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 26374#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24876#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26127#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24875#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24877#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25765#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25605#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25606#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25224#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25225#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26276#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25138#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25058#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25361#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25057#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25059#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25849#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24574#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25078#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25079#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 25968#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 25969#L889_T1_init [4608] L889_T1_init-->L893_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_par_66 0)) (not (= v_meta.local_metadata.pkt_curr_65 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  AuxVars[]  AssignedVars[] 25052#L893_T1_init [3294] L893_T1_init-->L894_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_curr_62)) (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_par_61)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  AuxVars[]  AssignedVars[] 25053#L894_T1_init [4419] L894_T1_init-->L894_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25333#L894_T1_init-D176 [3446] L894_T1_init-D176-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25334#_curr_par_neq_in.applyENTRY_T1_init [4483] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 25451#L496_T1_init [4159] L496_T1_init-->L496_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25576#L496_T1_init-D59 [3582] L496_T1_init-D59-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25450#_set_out_to_ingress_0ENTRY_T1_init [3507] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_199 v_meta.local_metadata.out_port_198)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_199}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_198}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25452#L624_T1_init [4538] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 26532#_set_out_to_ingress_0FINAL_T1_init [4686] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26488#_set_out_to_ingress_0EXIT_T1_init >[5266] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25773#L498-1-D287 [3723] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25774#L498-1_T1_init [3931] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26391#_curr_par_neq_in.applyEXIT_T1_init >[5249] _curr_par_neq_in.applyEXIT_T1_init-->L923-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26392#L923-D290 [3619] L923-D290-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26698#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 25851#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 26533#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 25823#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25472#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24579#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24581#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26182#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26183#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26575#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24773#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24774#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25713#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26633#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26621#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25369#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25370#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 26219#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 24833#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 24834#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 25276#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 25277#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 25771#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25772#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25751#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 25753#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24987#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25042#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24568#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25178#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25179#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 25810#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 25811#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 25467#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 24582#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24583#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 26611#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 26612#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 25828#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 25829#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 26059#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 24775#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 24776#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26020#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26026#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 26356#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26357#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 26199#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 25001#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 25002#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 25133#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 25134#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 25022#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 25023#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 24567#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 24569#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 26251#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 26252#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 26347#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25926#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25927#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 26161#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 26111#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25488#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 25489#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 25581#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 26073#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 25690#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 25691#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 26029#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 24812#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 24667#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 24668#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 25135#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 25213#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 24933#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 24934#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 25635#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 25226#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 25227#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 25917#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 26135#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 26372#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 24609#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 24610#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 25549#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 25550#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 26395#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 26364#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 26365#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 24897#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 24898#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 26047#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 25217#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 25218#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 26457#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 24976#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 24977#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 25169#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 25459#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 25190#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 25082#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 25083#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 25764#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 26413#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 25125#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 25126#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 26572#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 25301#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 25302#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 24798#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 24799#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 25228#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 25229#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 26547#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 26104#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 26105#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 26261#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 24753#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 24754#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 24813#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 24814#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 26067#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 25309#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 25310#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26553#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25136#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25137#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26343#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24801#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25280#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25281#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 25496#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 25533#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 24800#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 24802#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24735#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25161#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25933#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24734#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24736#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25517#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25518#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26360#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25841#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25812#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25428#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25416#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25417#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25686#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25687#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25800#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24635#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25327#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26108#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 26052#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 25813#L889_T0_S2 [3753] L889_T0_S2-->L893_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_par_70 0)) (not (= v_meta.local_metadata.pkt_curr_67 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  AuxVars[]  AssignedVars[] 25418#L893_T0_S2 [3488] L893_T0_S2-->L894_T0_S2: Formula: (and (not (= v_standard_metadata.ingress_port_25 v_meta.local_metadata.pkt_par_71)) (not (= v_standard_metadata.ingress_port_25 v_meta.local_metadata.pkt_curr_68)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71}  AuxVars[]  AssignedVars[] 24746#L894_T0_S2 [3821] L894_T0_S2-->L894_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25904#L894_T0_S2-D175 [4155] L894_T0_S2-D175-->_curr_par_neq_in.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24745#_curr_par_neq_in.applyENTRY_T0_S2 [3158] _curr_par_neq_in.applyENTRY_T0_S2-->L496_T0_S2: Formula: (= v__curr_par_neq_in.action_run_17 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  AuxVars[]  AssignedVars[] 24747#L496_T0_S2 [3351] L496_T0_S2-->L496_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25165#L496_T0_S2-D58 [3969] L496_T0_S2-D58-->_set_out_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26081#_set_out_to_ingress_0ENTRY_T0_S2 [4600] _set_out_to_ingress_0ENTRY_T0_S2-->L624_T0_S2: Formula: (= v_meta.local_metadata.out_port_197 v_meta.local_metadata.out_port_196)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_197}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_196}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 26033#L624_T0_S2 [3934] L624_T0_S2-->_set_out_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_36 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 26034#_set_out_to_ingress_0FINAL_T0_S2 [4648] _set_out_to_ingress_0FINAL_T0_S2-->_set_out_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24749#_set_out_to_ingress_0EXIT_T0_S2 >[5107] _set_out_to_ingress_0EXIT_T0_S2-->L498-1-D286: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24750#L498-1-D286 [4620] L498-1-D286-->L498-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26564#L498-1_T0_S2 [4154] L498-1_T0_S2-->_curr_par_neq_in.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25457#_curr_par_neq_in.applyEXIT_T0_S2 >[5073] _curr_par_neq_in.applyEXIT_T0_S2-->L923-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25458#L923-D289 [3967] L923-D289-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26719#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 25695#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 24879#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 25427#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26112#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26197#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25188#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25187#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25189#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26520#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26516#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26400#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26758#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26399#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26401#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26757#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24986#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 24988#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 25204#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 25205#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 25241#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 25242#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 25519#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25978#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25979#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 26389#L969-1_accept_S5 
[2023-02-06 19:11:03,034 INFO  L754   eck$LassoCheckResult]: Loop: 26389#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24633#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24997#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24651#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25680#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25084#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 25085#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 25543#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 25010#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 25011#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 24650#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 24652#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 25258#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 25308#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 25248#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 25249#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 25872#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 25873#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 24880#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 24881#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 26152#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 24841#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 24842#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 25523#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 25524#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26039#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 26040#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26303#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26012#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 25409#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 25402#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 25403#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 25870#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 25673#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25674#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25754#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 25584#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 25585#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 25244#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 25245#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 26362#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 25591#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 25592#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 25984#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 24929#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 24930#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 25819#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 25820#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 26032#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 26080#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 25602#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 25603#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 26346#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 24777#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 24778#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 24919#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 24707#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 24708#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 25443#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 25734#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 25551#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 25552#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 25422#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 25423#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 24978#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 24653#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 24654#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 26048#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 24771#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 24772#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 25542#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 24739#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 24740#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 25901#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 26200#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 26121#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 25268#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 25269#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 26027#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 24970#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 24971#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 26220#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 25195#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 24658#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 24659#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 25275#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 26329#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 25400#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 25401#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 26385#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 26157#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 26158#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 25139#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 25140#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 24743#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 24744#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 26522#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 25709#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 25710#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 26446#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26447#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26352#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25260#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25259#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25261#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25508#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25509#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 26149#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 26150#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 26502#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 25944#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 24836#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25511#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26571#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24835#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24837#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25620#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25621#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25651#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25652#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26334#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26188#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25864#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25997#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25863#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25865#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24655#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24577#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25102#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25103#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 25531#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 25532#L889_accept_S5 [4582] L889_accept_S5-->L893_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_par_74 0)) (not (= v_meta.local_metadata.pkt_curr_71 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  AuxVars[]  AssignedVars[] 26345#L893_accept_S5 [4253] L893_accept_S5-->L894_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_par_59)) (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_curr_60)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 25116#L894_accept_S5 [3398] L894_accept_S5-->L894_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25255#L894_accept_S5-D177 [3812] L894_accept_S5-D177-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25890#_curr_par_neq_in.applyENTRY_accept_S5 [4064] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 24911#L496_accept_S5 [3978] L496_accept_S5-->L496_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24927#L496_accept_S5-D60 [3236] L496_accept_S5-D60-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24928#_set_out_to_ingress_0ENTRY_accept_S5 [3541] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_195 v_meta.local_metadata.out_port_194)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_195}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_194}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 25510#L624_accept_S5 [4312] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 26404#_set_out_to_ingress_0FINAL_accept_S5 [4448] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24910#_set_out_to_ingress_0EXIT_accept_S5 >[5113] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24912#L498-1-D288 [3322] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25117#L498-1_accept_S5 [4184] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25915#_curr_par_neq_in.applyEXIT_accept_S5 >[5141] _curr_par_neq_in.applyEXIT_accept_S5-->L923-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25916#L923-D291 [3341] L923-D291-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26716#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 24921#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 26626#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 25840#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26393#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26336#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25715#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25714#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25716#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26493#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25931#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24966#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24967#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26744#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26503#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25080#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 25081#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 25307#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 24951#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 24952#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 25303#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 24632#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 24634#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24811#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26388#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 26389#L969-1_accept_S5 
[2023-02-06 19:11:03,035 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:03,035 INFO  L85        PathProgramCache]: Analyzing trace with hash 1517951753, now seen corresponding path program 1 times
[2023-02-06 19:11:03,035 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:03,035 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1161269519]
[2023-02-06 19:11:03,035 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:03,036 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:03,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,091 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:03,097 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,140 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:03,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,153 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:03,155 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,160 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:03,161 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:03,163 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:03,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,173 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:03,175 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,183 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:03,185 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,186 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:03,187 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,188 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-02-06 19:11:03,188 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,189 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-02-06 19:11:03,190 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,191 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 173
[2023-02-06 19:11:03,198 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,204 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:03,208 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:03,214 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,215 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:03,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,217 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:03,217 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,218 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:03,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,221 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:03,223 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:03,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,227 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:03,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,228 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-02-06 19:11:03,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-02-06 19:11:03,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:03,232 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:03,232 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:03,232 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1161269519]
[2023-02-06 19:11:03,232 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1161269519] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:03,232 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:03,232 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:11:03,232 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1351510328]
[2023-02-06 19:11:03,233 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:03,233 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:03,233 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:03,233 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:11:03,233 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:11:03,234 INFO  L87              Difference]: Start difference. First operand 2449 states and 2727 transitions. cyclomatic complexity: 281 Second operand  has 9 states, 9 states have (on average 33.111111111111114) internal successors, (298), 3 states have internal predecessors, (298), 2 states have call successors, (23), 7 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-02-06 19:11:05,623 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:05,624 INFO  L93              Difference]: Finished difference Result 3036 states and 3495 transitions.
[2023-02-06 19:11:05,624 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 16 states. 
[2023-02-06 19:11:05,624 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3036 states and 3495 transitions.
[2023-02-06 19:11:05,630 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:11:05,638 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3036 states to 3036 states and 3495 transitions.
[2023-02-06 19:11:05,638 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1011
[2023-02-06 19:11:05,638 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1011
[2023-02-06 19:11:05,639 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3036 states and 3495 transitions.
[2023-02-06 19:11:05,640 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:05,640 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3036 states and 3495 transitions.
[2023-02-06 19:11:05,642 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3036 states and 3495 transitions.
[2023-02-06 19:11:05,667 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3036 to 2458.
[2023-02-06 19:11:05,669 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2458 states, 1812 states have (on average 1.1467991169977925) internal successors, (2078), 1839 states have internal predecessors, (2078), 301 states have call successors, (301), 301 states have call predecessors, (301), 345 states have return successors, (357), 318 states have call predecessors, (357), 300 states have call successors, (357)
[2023-02-06 19:11:05,670 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2458 states to 2458 states and 2736 transitions.
[2023-02-06 19:11:05,671 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2458 states and 2736 transitions.
[2023-02-06 19:11:05,671 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2458 states and 2736 transitions.
[2023-02-06 19:11:05,671 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 19:11:05,671 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2458 states and 2736 transitions.
[2023-02-06 19:11:05,673 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:05,673 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:05,673 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:05,675 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:05,675 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:05,676 INFO  L752   eck$LassoCheckResult]: Stem: 31921#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31973#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30795#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31995#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30854#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32564#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31322#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 31323#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 31135#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31136#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 31622#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 31027#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 31028#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 31599#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 31600#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 31358#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 31329#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 31330#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 32320#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 32065#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 32066#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 32458#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 32248#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 32249#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 32283#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 32289#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 31260#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 31261#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31977#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 32730#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31312#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 31313#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 31773#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31774#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 32573#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 32183#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 32184#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 32604#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 32605#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 31655#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 30853#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 30855#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 31989#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 31990#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 30907#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 30908#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31001#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 31002#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 32533#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 32534#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 31681#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 31483#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 31327#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 31328#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 31982#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 31983#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 32141#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 32142#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 32056#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 31223#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 30872#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 30873#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 32556#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 32327#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 32328#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 31155#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 31156#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 32219#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 31062#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 31063#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 32100#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 32302#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 31543#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 31544#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 32190#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 32191#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 32272#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 32818#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 32819#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 31590#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 31591#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 32027#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 32028#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 32689#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 31976#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 31348#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 31349#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 31732#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 30856#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 30857#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 31447#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 31448#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 32431#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 32523#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 32511#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 31151#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 31152#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 31924#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 32566#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 32316#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 32317#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30918#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30919#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31374#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32103#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31125#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31375#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31733#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 31124#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 31126#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 32596#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 32597#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31096#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32350#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31095#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31097#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31985#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31820#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31821#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31440#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31441#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32504#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31355#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31275#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31579#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31274#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31276#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32067#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30789#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31296#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31297#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 32195#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 32196#L889_T1_init [4607] L889_T1_init-->L890_T1_init: Formula: (and (= v_meta.local_metadata.pkt_par_65 0) (= v_meta.local_metadata.pkt_curr_64 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  AuxVars[]  AssignedVars[] 30988#L890_T1_init [4613] L890_T1_init-->L890_T1_init-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32466#L890_T1_init-D68 [4137] L890_T1_init-D68-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31109#_curr_par_eq_zero.applyENTRY_T1_init [3219] _curr_par_eq_zero.applyENTRY_T1_init-->L484_T1_init: Formula: (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_21)  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_21}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_21}  AuxVars[]  AssignedVars[] 31110#L484_T1_init [4516] L484_T1_init-->L484_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32227#L484_T1_init-D50 [3910] L484_T1_init-D50-->_set_par_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32118#_set_par_to_ingress_0ENTRY_T1_init [3817] _set_par_to_ingress_0ENTRY_T1_init-->L632_T1_init: Formula: (= (mod v_standard_metadata.ingress_port_31 256) v_meta.local_metadata.pkt_par_82)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_82, standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 32119#L632_T1_init [4192] L632_T1_init-->L633_T1_init: Formula: (= v_meta.local_metadata.pkt_par_81 v_hdr.bfsTag.pkt_v1_par_33)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_81}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_81, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_33}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 32401#L633_T1_init [4071] L633_T1_init-->L634_T1_init: Formula: (= v_meta.local_metadata.out_port_180 (mod v_standard_metadata.ingress_port_29 256))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.local_metadata.out_port=v_meta.local_metadata.out_port_180}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 32400#L634_T1_init [4070] L634_T1_init-->_set_par_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.first_visit_35 1)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31844#_set_par_to_ingress_0FINAL_T1_init [3623] _set_par_to_ingress_0FINAL_T1_init-->_set_par_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31845#_set_par_to_ingress_0EXIT_T1_init >[5072] _set_par_to_ingress_0EXIT_T1_init-->L486-1-D395: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31452#L486-1-D395 [3387] L486-1-D395-->L486-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31453#L486-1_T1_init [4128] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32862#_curr_par_eq_zero.applyEXIT_T1_init >[4959] _curr_par_eq_zero.applyEXIT_T1_init-->L923-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32861#L923-D260 [3568] L923-D260-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32860#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 32069#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 33066#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 30790#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31691#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30794#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30796#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32407#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32408#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32579#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30990#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30991#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31934#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32052#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32053#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31585#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31586#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 32445#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 31052#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 31053#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 31492#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 31493#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 31991#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31992#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31972#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 31974#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31206#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31259#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30783#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31395#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31396#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 32033#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 32034#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31684#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 30797#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 30798#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 32836#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 32837#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 32048#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 32049#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 32278#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 30992#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 30993#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 32239#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 32244#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 32582#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 32583#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 32425#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 31220#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 31221#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 31350#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 31351#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31239#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31240#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 30782#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 30784#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 32476#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 32477#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 32576#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 32151#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 32152#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 32386#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 32333#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 31705#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 31706#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 31794#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 32292#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 31910#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 31911#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 32246#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31032#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 30879#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 30880#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 31352#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 31429#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 31149#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 31150#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 31851#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 31442#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 31443#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 32139#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 32359#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 32595#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 30821#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 30822#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 31762#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 31763#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 32618#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 32588#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 32589#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 31115#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 31116#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 32265#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 31433#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 31434#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 32679#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 31195#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 31196#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 31386#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 31676#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 31405#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 31298#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 31299#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 31984#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 32632#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 31342#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 31343#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 32791#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 31518#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 31519#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 31018#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 31019#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 31444#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 31445#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 32768#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 32325#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 32326#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 32488#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 30970#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30971#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 31033#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 31034#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 32286#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 31526#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 31527#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32772#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31353#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31354#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32572#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31021#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31496#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31497#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 31713#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 31750#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31020#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31022#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 30950#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31378#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32158#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30949#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30951#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31734#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31735#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32585#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32059#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32035#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31644#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31633#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31634#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31905#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31906#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32018#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30851#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31545#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32329#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 32269#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 32036#L889_T0_S2 [3752] L889_T0_S2-->L890_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_par_69 0) (= v_meta.local_metadata.pkt_curr_66 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  AuxVars[]  AssignedVars[] 31481#L890_T0_S2 [4735] L890_T0_S2-->L890_T0_S2-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31951#L890_T0_S2-D67 [3692] L890_T0_S2-D67-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31952#_curr_par_eq_zero.applyENTRY_T0_S2 [3955] _curr_par_eq_zero.applyENTRY_T0_S2-->L484_T0_S2: Formula: (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_25)  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_25}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_25}  AuxVars[]  AssignedVars[] 30980#L484_T0_S2 [4676] L484_T0_S2-->L484_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30979#L484_T0_S2-D49 [3166] L484_T0_S2-D49-->_set_par_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30981#_set_par_to_ingress_0ENTRY_T0_S2 [4617] _set_par_to_ingress_0ENTRY_T0_S2-->L632_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_78 (mod v_standard_metadata.ingress_port_28 256))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_78, standard_metadata.ingress_port=v_standard_metadata.ingress_port_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31863#L632_T0_S2 [3635] L632_T0_S2-->L633_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_77 v_hdr.bfsTag.pkt_v1_par_31)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_77}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_77, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_31}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31864#L633_T0_S2 [4482] L633_T0_S2-->L634_T0_S2: Formula: (= (mod v_standard_metadata.ingress_port_32 256) v_meta.local_metadata.out_port_181)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.local_metadata.out_port=v_meta.local_metadata.out_port_181}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 31502#L634_T0_S2 [3414] L634_T0_S2-->_set_par_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.first_visit_36 1)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31503#_set_par_to_ingress_0FINAL_T0_S2 [4636] _set_par_to_ingress_0FINAL_T0_S2-->_set_par_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31081#_set_par_to_ingress_0EXIT_T0_S2 >[5231] _set_par_to_ingress_0EXIT_T0_S2-->L486-1-D394: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31082#L486-1-D394 [3814] L486-1-D394-->L486-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32114#L486-1_T0_S2 [4536] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32880#_curr_par_eq_zero.applyEXIT_T0_S2 >[5094] _curr_par_eq_zero.applyEXIT_T0_S2-->L923-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32877#L923-D259 [4489] L923-D259-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32876#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 31915#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 33238#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 31643#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32334#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32422#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30843#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31404#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30842#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30844#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32738#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31708#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32060#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32061#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31707#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31709#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31205#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 31207#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 31419#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 31420#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 31454#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 31455#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 31736#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32201#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32202#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 32612#L969-1_accept_S5 
[2023-02-06 19:11:05,677 INFO  L754   eck$LassoCheckResult]: Loop: 32612#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30849#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31216#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30864#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31897#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31300#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 31301#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 31759#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31227#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 31228#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 30863#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 30865#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 31472#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 31525#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 31464#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 31465#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 32091#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 32092#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 31098#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 31099#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 32379#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 31060#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 31061#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 31739#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 31740#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 32257#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 32258#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 32531#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 32231#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31626#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 31619#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 31620#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 32087#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 31890#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31891#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 31975#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 31797#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31798#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 31460#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 31461#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 32587#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 31805#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 31806#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 32207#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 31147#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 31148#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 32042#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 32043#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 32250#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 32299#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 31817#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 31818#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 32575#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 30994#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 30995#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 31137#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 30924#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 30925#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 31660#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 31954#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 31764#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 31765#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 31638#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 31639#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 31197#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 30866#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 30867#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 32266#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 30985#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30986#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 31758#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 30954#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 30955#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 32121#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 32426#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 32344#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 31484#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 31485#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 32245#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 31189#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 31190#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 32444#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 31410#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 30874#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30875#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 31491#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 32558#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 31617#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 31618#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 32608#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 32384#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 32385#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 31356#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 31357#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30960#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 30961#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 32744#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 31930#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 31931#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 32662#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32663#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32577#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31476#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31475#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31477#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31725#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31726#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 32374#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 32375#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 32722#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 32169#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 31055#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31728#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32790#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31054#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31056#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31835#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31836#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31867#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31868#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32563#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32413#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32081#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32218#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32080#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32082#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30868#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30792#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31319#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31320#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 31748#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 31749#L889_accept_S5 [4581] L889_accept_S5-->L890_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_par_73 0) (= v_meta.local_metadata.pkt_curr_70 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  AuxVars[]  AssignedVars[] 31101#L890_accept_S5 [4320] L890_accept_S5-->L890_accept_S5-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32633#L890_accept_S5-D69 [4456] L890_accept_S5-D69-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31849#_curr_par_eq_zero.applyENTRY_accept_S5 [3625] _curr_par_eq_zero.applyENTRY_accept_S5-->L484_accept_S5: Formula: (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_17)  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_17}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_17}  AuxVars[]  AssignedVars[] 31325#L484_accept_S5 [4730] L484_accept_S5-->L484_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32290#L484_accept_S5-D51 [3961] L484_accept_S5-D51-->_set_par_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31916#_set_par_to_ingress_0ENTRY_accept_S5 [3672] _set_par_to_ingress_0ENTRY_accept_S5-->L632_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_80 (mod v_standard_metadata.ingress_port_30 256))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_80, standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 31854#L632_accept_S5 [3629] L632_accept_S5-->L633_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_79 v_hdr.bfsTag.pkt_v1_par_32)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_79}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_79, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_32}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 31855#L633_accept_S5 [3850] L633_accept_S5-->L634_accept_S5: Formula: (= v_meta.local_metadata.out_port_179 (mod v_standard_metadata.ingress_port_27 256))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.local_metadata.out_port=v_meta.local_metadata.out_port_179}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 32140#L634_accept_S5 [3837] L634_accept_S5-->_set_par_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.first_visit_34 1)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 31324#_set_par_to_ingress_0FINAL_accept_S5 [3318] _set_par_to_ingress_0FINAL_accept_S5-->_set_par_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31326#_set_par_to_ingress_0EXIT_accept_S5 >[5320] _set_par_to_ingress_0EXIT_accept_S5-->L486-1-D396: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32279#L486-1-D396 [3951] L486-1-D396-->L486-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32280#L486-1_accept_S5 [3879] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32879#_curr_par_eq_zero.applyEXIT_accept_S5 >[5115] _curr_par_eq_zero.applyEXIT_accept_S5-->L923-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32878#L923-D261 [4502] L923-D261-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32859#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 31139#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 33239#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 31341#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32616#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32565#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31936#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31935#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31937#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32714#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32156#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31185#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31186#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31241#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31242#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31294#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31295#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 31522#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 31170#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 31171#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 31520#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 30848#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 30850#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31031#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32611#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 32612#L969-1_accept_S5 
[2023-02-06 19:11:05,677 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:05,678 INFO  L85        PathProgramCache]: Analyzing trace with hash 1080806890, now seen corresponding path program 1 times
[2023-02-06 19:11:05,678 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:05,678 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [501278399]
[2023-02-06 19:11:05,678 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:05,678 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:05,693 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,802 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:05,812 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,861 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:05,865 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,871 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:05,872 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:05,876 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,876 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:05,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,877 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:05,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,883 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:05,885 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,890 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:11:05,891 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,892 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:05,892 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,893 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:11:05,894 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,894 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 19:11:05,895 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,896 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 174
[2023-02-06 19:11:05,904 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,914 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:05,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,920 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:05,921 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,922 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:05,923 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,924 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:05,924 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,924 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:05,925 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:05,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,928 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:11:05,928 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,929 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:05,929 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,930 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:11:05,931 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,931 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 19:11:05,932 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:05,933 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:05,933 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:05,933 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [501278399]
[2023-02-06 19:11:05,933 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [501278399] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:05,933 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:05,933 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:11:05,933 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1464349177]
[2023-02-06 19:11:05,933 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:05,933 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:05,933 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:05,934 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:11:05,934 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:11:05,934 INFO  L87              Difference]: Start difference. First operand 2458 states and 2736 transitions. cyclomatic complexity: 281 Second operand  has 9 states, 9 states have (on average 33.333333333333336) internal successors, (300), 3 states have internal predecessors, (300), 2 states have call successors, (23), 7 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-02-06 19:11:08,964 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:08,964 INFO  L93              Difference]: Finished difference Result 2952 states and 3375 transitions.
[2023-02-06 19:11:08,965 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-06 19:11:08,965 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2952 states and 3375 transitions.
[2023-02-06 19:11:08,969 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:11:08,977 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2952 states to 2952 states and 3375 transitions.
[2023-02-06 19:11:08,977 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 983
[2023-02-06 19:11:08,977 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 983
[2023-02-06 19:11:08,977 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2952 states and 3375 transitions.
[2023-02-06 19:11:08,979 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:08,979 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2952 states and 3375 transitions.
[2023-02-06 19:11:08,980 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2952 states and 3375 transitions.
[2023-02-06 19:11:09,001 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2952 to 2176.
[2023-02-06 19:11:09,003 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2176 states, 1614 states have (on average 1.1369268897149938) internal successors, (1835), 1629 states have internal predecessors, (1835), 262 states have call successors, (262), 262 states have call predecessors, (262), 300 states have return successors, (306), 285 states have call predecessors, (306), 261 states have call successors, (306)
[2023-02-06 19:11:09,005 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2176 states to 2176 states and 2403 transitions.
[2023-02-06 19:11:09,006 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2176 states and 2403 transitions.
[2023-02-06 19:11:09,006 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2176 states and 2403 transitions.
[2023-02-06 19:11:09,006 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 19:11:09,006 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2176 states and 2403 transitions.
[2023-02-06 19:11:09,089 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:09,089 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:09,089 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:09,090 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:09,091 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:09,095 INFO  L752   eck$LassoCheckResult]: Stem: 38028#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38081#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36944#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38103#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37002#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38607#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37460#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 37461#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 37278#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37279#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 37751#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37172#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37173#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37729#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 37730#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37496#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 37467#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37468#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 38393#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 38167#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 38168#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 38517#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 38329#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 38330#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 38360#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 38366#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37399#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 37400#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 38085#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 38755#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37450#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 37451#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 37900#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37901#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 38616#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 38271#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 38272#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 38647#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 38648#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 37783#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 37001#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 37003#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 38097#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 38098#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 37051#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 37052#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37147#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 37148#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 38581#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 38582#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 37808#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 37613#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 37465#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 37466#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 38090#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 38091#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 38238#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 38239#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 38159#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 37365#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 37020#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 37021#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 38599#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 38402#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 38403#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 37296#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 37297#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 38298#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 37207#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 37208#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 38203#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 38377#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 37675#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 37676#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 38277#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 38278#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 38351#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 38815#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 38816#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 37722#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 37723#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 38130#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 38131#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 38721#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 38084#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 37484#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 37485#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 37859#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 37004#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 37005#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 37583#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 37584#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 38492#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 38571#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 38563#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 37292#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 37293#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 38031#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 38609#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 38391#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 38392#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37065#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37066#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37511#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38206#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37268#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37512#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37860#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 37267#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 37269#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 38639#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 38640#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37237#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38422#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37236#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37238#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38093#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37942#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37943#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37576#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37577#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38558#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37493#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37414#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37709#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37413#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37415#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38169#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36938#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37432#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37433#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 38279#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 38280#L889_T1_init [4607] L889_T1_init-->L890_T1_init: Formula: (and (= v_meta.local_metadata.pkt_par_65 0) (= v_meta.local_metadata.pkt_curr_64 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_64, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_65}  AuxVars[]  AssignedVars[] 37133#L890_T1_init [4613] L890_T1_init-->L890_T1_init-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38525#L890_T1_init-D68 [4137] L890_T1_init-D68-->_curr_par_eq_zero.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37252#_curr_par_eq_zero.applyENTRY_T1_init [3220] _curr_par_eq_zero.applyENTRY_T1_init-->L486_T1_init: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_22))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_22}  AuxVars[]  AssignedVars[] 37254#L486_T1_init [4216] L486_T1_init-->L486-1_T1_init: Formula: (not (= v__curr_par_eq_zero.action_run_16 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_16}  AuxVars[]  AssignedVars[] 37134#L486-1_T1_init [4128] L486-1_T1_init-->_curr_par_eq_zero.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38513#_curr_par_eq_zero.applyEXIT_T1_init >[4959] _curr_par_eq_zero.applyEXIT_T1_init-->L923-D260: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37891#L923-D260 [3568] L923-D260-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37315#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 38225#L931_T1_init [3824] L931_T1_init-->L934_T1_init: Formula: (not (= v_meta.local_metadata.failure_visit_33 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_33}  AuxVars[]  AssignedVars[] 36937#L934_T1_init [3094] L934_T1_init-->L938_T1_init: Formula: (and (= v_meta.local_metadata.failure_visit_24 0) (= v_meta.local_metadata.first_visit_22 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_22, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_22, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_24}  AuxVars[]  AssignedVars[] 36939#L938_T1_init [4288] L938_T1_init-->L943_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_69 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  AuxVars[]  AssignedVars[] 37210#L943_T1_init [4275] L943_T1_init-->L943_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38303#L943_T1_init-D29 [3907] L943_T1_init-D29-->fwd_parent_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38304#fwd_parent_0.applyENTRY_T1_init [4177] fwd_parent_0.applyENTRY_T1_init-->L762_T1_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_18}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_18}  AuxVars[]  AssignedVars[] 38562#L762_T1_init [4377] L762_T1_init-->L762-1_T1_init: Formula: (not (= v_fwd_parent_0.action_run_16 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_16}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_16}  AuxVars[]  AssignedVars[] 37209#L762-1_T1_init [3201] L762-1_T1_init-->fwd_parent_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37211#fwd_parent_0.applyEXIT_T1_init >[5280] fwd_parent_0.applyEXIT_T1_init-->L881-D302: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38079#L881-D302 [3761] L881-D302-->L881_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38147#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37816#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36943#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36945#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38472#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38473#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38621#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37137#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37138#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38043#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38153#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38154#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37717#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37718#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 38504#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 37197#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 37198#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 37625#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 37626#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 38099#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38100#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38080#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 38082#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37348#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37398#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36932#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37532#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37533#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 38134#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 38135#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37811#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 36946#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36947#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 38824#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 38825#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 38151#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 38152#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 38356#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37139#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 37140#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 38319#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 38325#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 38625#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 38626#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 38488#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37362#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 37363#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37488#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 37489#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37381#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37382#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36931#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 36933#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 38536#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 38537#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 38619#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 38246#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 38247#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 38453#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 38408#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 37832#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 37833#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 37922#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 38369#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 38019#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 38020#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 38328#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37177#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 37031#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 37032#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 37490#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 37565#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 37294#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 37295#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 37970#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 37578#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 37579#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 38237#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 38431#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 38638#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 36973#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 36974#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 37892#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 37893#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 38660#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 38633#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 38634#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 37258#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 37259#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 38348#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 37569#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 37570#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 38711#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 37337#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 37338#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 37523#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 37803#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 37542#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 37436#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 37437#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 38092#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 38674#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 37480#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 37481#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 38799#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 37650#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 37651#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 37163#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 37164#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 37580#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 37581#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 38785#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 38400#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 38401#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 38546#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 37117#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 37118#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 37178#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 37179#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 38363#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 37658#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 37659#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38788#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37491#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37492#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38615#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37166#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37629#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37630#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 37840#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 37877#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 37165#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 37167#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37099#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37515#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38251#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37098#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37100#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37861#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37862#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38630#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38161#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38136#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37772#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37761#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37762#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38015#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38016#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38124#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36999#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37677#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38404#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 38352#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 38137#L889_T0_S2 [3752] L889_T0_S2-->L890_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_par_69 0) (= v_meta.local_metadata.pkt_curr_66 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  AuxVars[]  AssignedVars[] 37615#L890_T0_S2 [4735] L890_T0_S2-->L890_T0_S2-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38061#L890_T0_S2-D67 [3692] L890_T0_S2-D67-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38062#_curr_par_eq_zero.applyENTRY_T0_S2 [3956] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 38364#L486_T0_S2 [4182] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 37616#L486-1_T0_S2 [4536] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38694#_curr_par_eq_zero.applyEXIT_T0_S2 >[5094] _curr_par_eq_zero.applyEXIT_T0_S2-->L923-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38695#L923-D259 [4489] L923-D259-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38374#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 38662#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 38470#L934_T0_S2 [4074] L934_T0_S2-->L938_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_26 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  AuxVars[]  AssignedVars[] 37507#L938_T0_S2 [3343] L938_T0_S2-->L943_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_73 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  AuxVars[]  AssignedVars[] 37474#L943_T0_S2 [3324] L943_T0_S2-->L943_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37475#L943_T0_S2-D28 [4723] L943_T0_S2-D28-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38740#fwd_parent_0.applyENTRY_T0_S2 [4451] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 38741#L762_T0_S2 [4550] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 37809#L762-1_T0_S2 [3514] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37810#fwd_parent_0.applyEXIT_T0_S2 >[4884] fwd_parent_0.applyEXIT_T0_S2-->L881-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37951#L881-D301 [4054] L881-D301-->L881_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37771#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38407#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38485#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36991#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37541#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36990#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36992#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38762#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37835#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38162#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38163#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37834#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37836#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37347#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 37349#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 37556#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 37557#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 37590#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 37591#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 37863#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38285#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38286#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 38655#L969-1_accept_S5 
[2023-02-06 19:11:09,096 INFO  L754   eck$LassoCheckResult]: Loop: 38655#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36997#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37358#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37015#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38010#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37438#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 37439#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 37888#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37369#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 37370#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37014#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37016#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37607#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 37657#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37597#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 37598#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 38191#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 38192#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37241#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37242#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 38447#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37205#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 37206#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37867#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 37868#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 38337#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 38338#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 38579#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 38311#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37754#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 37748#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 37749#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 38189#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 38005#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 38006#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 38083#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 37925#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 37926#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 37593#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 37594#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 38631#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 37931#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 37932#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 38289#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 37290#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 37291#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 38143#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 38144#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 38331#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 38375#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 37939#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 37940#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 38618#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 37141#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 37142#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 37280#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 37071#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 37072#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 37787#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 38064#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 37894#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 37895#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 37766#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 37767#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 37339#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 37017#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 37018#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 38349#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 37135#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 37136#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 37887#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 37103#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 37104#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 38221#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 38489#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 38416#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 37617#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 37618#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 38326#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 37331#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 37332#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 38505#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 37547#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 37022#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 37023#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 37624#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 38601#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 37746#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 37747#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 38652#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 38450#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 38451#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 37494#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 37495#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 37107#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 37108#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 38765#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 38039#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 38040#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 38702#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38703#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38622#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37609#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37608#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37610#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37852#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37853#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 38444#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 38445#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 38750#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 38261#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 37200#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37855#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38798#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37199#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37201#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37955#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37956#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37986#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37987#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38606#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38478#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38183#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38299#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38182#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38184#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37019#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36941#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37457#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37458#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 37875#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 37876#L889_accept_S5 [4581] L889_accept_S5-->L890_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_par_73 0) (= v_meta.local_metadata.pkt_curr_70 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  AuxVars[]  AssignedVars[] 37244#L890_accept_S5 [4320] L890_accept_S5-->L890_accept_S5-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38675#L890_accept_S5-D69 [4456] L890_accept_S5-D69-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37968#_curr_par_eq_zero.applyENTRY_accept_S5 [3626] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 37969#L486_accept_S5 [4591] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 37245#L486-1_accept_S5 [3879] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38276#_curr_par_eq_zero.applyEXIT_accept_S5 >[5115] _curr_par_eq_zero.applyEXIT_accept_S5-->L923-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38759#L923-D261 [4502] L923-D261-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37106#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 38265#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 37478#L934_accept_S5 [3326] L934_accept_S5-->L938_accept_S5: Formula: (and (= v_meta.local_metadata.failure_visit_30 0) (= v_meta.local_metadata.first_visit_30 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_30, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_30, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 37479#L938_accept_S5 [3601] L938_accept_S5-->L943_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_71 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  AuxVars[]  AssignedVars[] 37620#L943_accept_S5 [4691] L943_accept_S5-->L943_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38790#L943_accept_S5-D30 [4597] L943_accept_S5-D30-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38791#fwd_parent_0.applyENTRY_accept_S5 [4616] fwd_parent_0.applyENTRY_accept_S5-->L762_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_26))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[] 38495#L762_accept_S5 [4111] L762_accept_S5-->L762-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_24 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[] 37644#L762-1_accept_S5 [3807] L762-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37619#fwd_parent_0.applyEXIT_accept_S5 >[4820] fwd_parent_0.applyEXIT_accept_S5-->L881-D303: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37621#L881-D303 [3775] L881-D303-->L881_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38160#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38659#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38608#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38045#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38044#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38046#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38742#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38250#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37327#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37328#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37383#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37384#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37434#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37435#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 37656#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 37312#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 37313#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 37652#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 36996#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 36998#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37176#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38654#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 38655#L969-1_accept_S5 
[2023-02-06 19:11:09,096 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:09,096 INFO  L85        PathProgramCache]: Analyzing trace with hash 214261580, now seen corresponding path program 1 times
[2023-02-06 19:11:09,097 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:09,097 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [425583186]
[2023-02-06 19:11:09,097 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:09,097 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:09,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,167 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:09,174 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:09,215 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,224 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:09,225 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:09,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:09,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,231 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:09,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:09,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,242 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:11:09,242 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,246 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 19:11:09,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,247 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:11:09,247 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 19:11:09,248 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,249 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 174
[2023-02-06 19:11:09,256 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,261 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:09,264 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,269 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:09,271 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,272 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:09,273 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,274 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:09,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,275 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:09,275 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,276 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:09,277 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,279 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:11:09,279 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,280 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 19:11:09,281 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,281 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:11:09,282 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,282 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 19:11:09,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:09,284 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:09,284 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:09,284 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [425583186]
[2023-02-06 19:11:09,284 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [425583186] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:09,284 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:09,284 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:11:09,284 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1579513280]
[2023-02-06 19:11:09,284 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:09,284 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:09,285 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:09,285 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-06 19:11:09,285 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=33, Invalid=77, Unknown=0, NotChecked=0, Total=110
[2023-02-06 19:11:09,285 INFO  L87              Difference]: Start difference. First operand 2176 states and 2403 transitions. cyclomatic complexity: 230 Second operand  has 11 states, 11 states have (on average 27.272727272727273) internal successors, (300), 4 states have internal predecessors, (300), 3 states have call successors, (23), 8 states have call predecessors, (23), 3 states have return successors, (22), 4 states have call predecessors, (22), 3 states have call successors, (22)
[2023-02-06 19:11:17,873 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:17,874 INFO  L93              Difference]: Finished difference Result 5400 states and 6146 transitions.
[2023-02-06 19:11:17,874 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-02-06 19:11:17,874 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5400 states and 6146 transitions.
[2023-02-06 19:11:17,885 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:11:17,898 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5400 states to 5400 states and 6146 transitions.
[2023-02-06 19:11:17,898 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1825
[2023-02-06 19:11:17,899 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1825
[2023-02-06 19:11:17,899 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5400 states and 6146 transitions.
[2023-02-06 19:11:17,902 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:17,902 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5400 states and 6146 transitions.
[2023-02-06 19:11:17,904 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5400 states and 6146 transitions.
[2023-02-06 19:11:17,935 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5400 to 2272.
[2023-02-06 19:11:17,938 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2272 states, 1687 states have (on average 1.1351511558980438) internal successors, (1915), 1702 states have internal predecessors, (1915), 266 states have call successors, (266), 266 states have call predecessors, (266), 319 states have return successors, (325), 304 states have call predecessors, (325), 265 states have call successors, (325)
[2023-02-06 19:11:17,941 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2272 states to 2272 states and 2506 transitions.
[2023-02-06 19:11:17,941 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2272 states and 2506 transitions.
[2023-02-06 19:11:17,941 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2272 states and 2506 transitions.
[2023-02-06 19:11:17,941 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-06 19:11:17,941 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2272 states and 2506 transitions.
[2023-02-06 19:11:17,944 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:17,944 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:17,945 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:17,946 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:17,946 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:17,948 INFO  L752   eck$LassoCheckResult]: Stem: 46413#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46466#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45314#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46487#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45372#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 47014#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45831#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 45832#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 45645#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 45646#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 46128#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45540#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45541#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 46106#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 46107#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 45871#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 45838#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45839#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 46779#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 46551#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 46552#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 46918#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 46718#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 46719#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 46749#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 46755#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 45770#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 45771#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 46470#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 47166#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45821#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 45822#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 46274#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 46275#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 47024#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 46659#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 46660#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 47055#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 47056#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 46158#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45371#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 45373#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 46481#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 46482#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45426#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 45427#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45515#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 45516#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 46985#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 46986#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 46183#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 45989#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 45836#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 45837#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 46474#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 46475#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 46622#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 46623#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 46544#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 45734#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 45390#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 45391#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 47005#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 46788#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 46789#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 45665#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 45666#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 46688#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 45576#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 45577#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 46584#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 46767#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 46046#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 46047#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 46665#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 46666#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 46742#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 47240#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 47241#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 46094#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 46095#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 46511#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 46512#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 47131#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 46468#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 45857#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45858#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 46235#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 45374#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 45375#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 45955#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 45956#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 46888#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 46976#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 46965#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 45661#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 45662#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 46416#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 47018#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 46777#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 46778#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45434#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45435#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45883#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46587#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45636#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45884#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46236#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 45635#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 45637#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 47047#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 47048#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45606#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46809#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45605#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45607#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46478#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46320#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46321#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45948#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45949#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46958#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45864#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45785#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46083#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45784#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45786#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46553#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45308#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45805#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45806#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 46668#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 46669#L889_T1_init [4608] L889_T1_init-->L893_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_par_66 0)) (not (= v_meta.local_metadata.pkt_curr_65 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  AuxVars[]  AssignedVars[] 45779#L893_T1_init [3294] L893_T1_init-->L894_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_curr_62)) (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_par_61)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  AuxVars[]  AssignedVars[] 45780#L894_T1_init [4419] L894_T1_init-->L894_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46054#L894_T1_init-D176 [3446] L894_T1_init-D176-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46055#_curr_par_neq_in.applyENTRY_T1_init [4483] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 46170#L496_T1_init [4159] L496_T1_init-->L496_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46290#L496_T1_init-D59 [3582] L496_T1_init-D59-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46169#_set_out_to_ingress_0ENTRY_T1_init [3507] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_199 v_meta.local_metadata.out_port_198)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_199}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_198}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 46171#L624_T1_init [4538] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 47189#_set_out_to_ingress_0FINAL_T1_init [4686] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47145#_set_out_to_ingress_0EXIT_T1_init >[5266] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46485#L498-1-D287 [3723] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46486#L498-1_T1_init [3931] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47415#_curr_par_neq_in.applyEXIT_T1_init >[5249] _curr_par_neq_in.applyEXIT_T1_init-->L923-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47414#L923-D290 [3619] L923-D290-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47408#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 47406#L931_T1_init [3823] L931_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.failure_visit_32 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  AuxVars[]  AssignedVars[] 45782#L935_T1_init [3552] L935_T1_init-->L935_T1_init-D95: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46527#L935_T1_init-D95 [3760] L935_T1_init-D95-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46528#send_in_ingress_0.applyENTRY_T1_init [4688] send_in_ingress_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 47242#L996_T1_init [4764] L996_T1_init-->L996-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 47407#L996-1_T1_init [3862] L996-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47399#send_in_ingress_0.applyEXIT_T1_init >[4972] send_in_ingress_0.applyEXIT_T1_init-->L934-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47190#L934-D251 [4539] L934-D251-->L934_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47191#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 47086#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46191#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45313#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45315#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46865#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46866#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47029#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45505#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45506#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46426#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46538#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46539#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46089#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46090#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 46904#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 45566#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 45567#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 46330#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 46901#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 46902#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47213#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47214#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 46835#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45717#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45769#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45302#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45904#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45905#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 46515#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 46516#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 46186#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 45319#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45320#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 47252#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 47253#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 46534#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 46535#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 46745#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45507#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 45508#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 46709#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 46714#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 47033#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 47034#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 46883#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 45731#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 45732#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 45859#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 45860#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 45752#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45753#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 45301#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 45303#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 46935#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 46936#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 47027#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 46629#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 46630#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 46845#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 46795#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 46208#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 46209#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 46296#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 46758#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 46405#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 46406#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 46717#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45545#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 45401#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 45402#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 45861#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 45937#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 45659#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 45660#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 46350#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 45950#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 45951#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 46620#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 46819#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 47046#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 45343#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 45344#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 46266#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 46267#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 47064#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 47040#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 47041#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 45625#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 45626#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 46737#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 45941#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45942#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 47121#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 45706#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 45707#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 45895#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 46178#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 45914#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45807#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 45808#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 46476#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 47079#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 45851#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 45852#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 47223#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 46021#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 46022#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45531#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 45532#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 45952#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 45953#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 47206#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 46786#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 46787#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 46946#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45485#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 45486#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 45546#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 45547#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 46753#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 46029#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 46030#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47209#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45862#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45863#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 47022#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45534#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46002#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46003#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 46216#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 46253#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 45533#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 45535#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45467#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45887#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46635#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45466#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45468#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46237#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46238#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47036#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46547#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46518#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46148#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46136#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46137#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46399#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46400#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46505#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45369#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46048#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46790#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 46740#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 46517#L889_T0_S2 [3752] L889_T0_S2-->L890_T0_S2: Formula: (and (= v_meta.local_metadata.pkt_par_69 0) (= v_meta.local_metadata.pkt_curr_66 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_66, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_69}  AuxVars[]  AssignedVars[] 45987#L890_T0_S2 [4735] L890_T0_S2-->L890_T0_S2-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46444#L890_T0_S2-D67 [3692] L890_T0_S2-D67-->_curr_par_eq_zero.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46445#_curr_par_eq_zero.applyENTRY_T0_S2 [3956] _curr_par_eq_zero.applyENTRY_T0_S2-->L486_T0_S2: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_26))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_26}  AuxVars[]  AssignedVars[] 46752#L486_T0_S2 [4182] L486_T0_S2-->L486-1_T0_S2: Formula: (not (= v__curr_par_eq_zero.action_run_20 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_20}  AuxVars[]  AssignedVars[] 45988#L486-1_T0_S2 [4536] L486-1_T0_S2-->_curr_par_eq_zero.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47102#_curr_par_eq_zero.applyEXIT_T0_S2 >[5094] _curr_par_eq_zero.applyEXIT_T0_S2-->L923-D259: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47103#L923-D259 [4489] L923-D259-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46763#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 47482#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 47481#L934_T0_S2 [4074] L934_T0_S2-->L938_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_26 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  AuxVars[]  AssignedVars[] 47480#L938_T0_S2 [3343] L938_T0_S2-->L943_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_73 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  AuxVars[]  AssignedVars[] 45845#L943_T0_S2 [3324] L943_T0_S2-->L943_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45846#L943_T0_S2-D28 [4723] L943_T0_S2-D28-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47149#fwd_parent_0.applyENTRY_T0_S2 [4451] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 47150#L762_T0_S2 [4550] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 46356#L762-1_T0_S2 [3514] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46331#fwd_parent_0.applyEXIT_T0_S2 >[4884] fwd_parent_0.applyEXIT_T0_S2-->L881-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46332#L881-D301 [4054] L881-D301-->L881_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46146#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46794#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46880#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45361#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45913#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45360#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45362#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47173#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46211#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46545#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46546#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46210#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46212#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45716#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 45718#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 45928#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 45929#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 45962#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 45963#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 46239#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46672#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46673#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 47061#L969-1_accept_S5 
[2023-02-06 19:11:17,949 INFO  L754   eck$LassoCheckResult]: Loop: 47061#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45367#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45727#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45385#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46394#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45809#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 45810#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 46263#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 45738#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 45739#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 45384#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45386#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 45980#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 46028#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 45970#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 45971#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 46574#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 46575#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 45608#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 45609#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 46839#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 45574#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 45575#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 46243#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 46244#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 46726#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 46727#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 46983#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 46700#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 46129#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 46123#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 46124#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 46572#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 46389#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 46390#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 46467#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 46299#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 46300#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 45965#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 45966#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 47038#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 46306#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 46307#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 46678#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 45657#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 45658#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 46525#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 46526#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 46720#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 46764#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 46317#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 46318#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 47026#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 45509#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 45510#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 45647#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 45440#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 45441#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 46162#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 46448#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 46268#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 46269#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 46141#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 46142#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 45708#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 45387#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 45388#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 46738#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 45503#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 45504#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 46262#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 45471#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 45472#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 46602#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 46884#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 46803#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 45990#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 45991#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 46715#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 45700#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 45701#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 46905#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 45919#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 45392#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 45393#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 45997#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 47007#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 46121#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 46122#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 47058#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 46842#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 46843#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 45865#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 45866#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 45475#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 45476#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 47179#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 46422#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 46423#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 47111#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47112#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47030#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45982#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45981#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45983#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46228#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46229#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 46836#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 46837#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 47161#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 46646#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 45569#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46231#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47222#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45568#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45570#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46336#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46337#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46366#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46367#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47013#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46871#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46566#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46687#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46565#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46567#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45389#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45311#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45828#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45829#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 46251#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 46252#L889_accept_S5 [4581] L889_accept_S5-->L890_accept_S5: Formula: (and (= v_meta.local_metadata.pkt_par_73 0) (= v_meta.local_metadata.pkt_curr_70 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_70, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_73}  AuxVars[]  AssignedVars[] 45611#L890_accept_S5 [4320] L890_accept_S5-->L890_accept_S5-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 47080#L890_accept_S5-D69 [4456] L890_accept_S5-D69-->_curr_par_eq_zero.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46348#_curr_par_eq_zero.applyENTRY_accept_S5 [3626] _curr_par_eq_zero.applyENTRY_accept_S5-->L486_accept_S5: Formula: (not (= _curr_par_eq_zero.action._set_par_to_ingress_0 v__curr_par_eq_zero.action_run_18))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_18}  AuxVars[]  AssignedVars[] 46349#L486_accept_S5 [4591] L486_accept_S5-->L486-1_accept_S5: Formula: (not (= v__curr_par_eq_zero.action_run_24 _curr_par_eq_zero.action.NoAction_30))  InVars {_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_24}  AuxVars[]  AssignedVars[] 45612#L486-1_accept_S5 [3879] L486-1_accept_S5-->_curr_par_eq_zero.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46664#_curr_par_eq_zero.applyEXIT_accept_S5 >[5115] _curr_par_eq_zero.applyEXIT_accept_S5-->L923-D261: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47170#L923-D261 [4502] L923-D261-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45878#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 46650#L931_accept_S5 [3868] L931_accept_S5-->L934_accept_S5: Formula: (not (= v_meta.local_metadata.failure_visit_29 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_29}  AuxVars[]  AssignedVars[] 46651#L934_accept_S5 [3326] L934_accept_S5-->L938_accept_S5: Formula: (and (= v_meta.local_metadata.failure_visit_30 0) (= v_meta.local_metadata.first_visit_30 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_30, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_30, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_30}  AuxVars[]  AssignedVars[] 47479#L938_accept_S5 [3601] L938_accept_S5-->L943_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_71 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  AuxVars[]  AssignedVars[] 45993#L943_accept_S5 [4691] L943_accept_S5-->L943_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 47211#L943_accept_S5-D30 [4597] L943_accept_S5-D30-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47212#fwd_parent_0.applyENTRY_accept_S5 [4616] fwd_parent_0.applyENTRY_accept_S5-->L762_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_26))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[] 46892#L762_accept_S5 [4111] L762_accept_S5-->L762-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_24 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[] 46015#L762-1_accept_S5 [3807] L762-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45992#fwd_parent_0.applyEXIT_accept_S5 >[4820] fwd_parent_0.applyEXIT_accept_S5-->L881-D303: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45994#L881-D303 [3775] L881-D303-->L881_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45850#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47063#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47015#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46428#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 46427#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46429#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47151#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46634#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45696#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45697#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45754#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45755#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45803#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45804#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 46027#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 45680#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 45681#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 46023#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 45366#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 45368#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45544#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47060#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 47061#L969-1_accept_S5 
[2023-02-06 19:11:17,949 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:17,949 INFO  L85        PathProgramCache]: Analyzing trace with hash 732797057, now seen corresponding path program 1 times
[2023-02-06 19:11:17,950 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:17,950 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2001604147]
[2023-02-06 19:11:17,950 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:17,950 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:17,969 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,042 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:18,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,139 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:18,143 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,165 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:18,166 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,171 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:18,172 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,173 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:18,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,174 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:18,174 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,182 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:18,184 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,188 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:18,189 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:18,190 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,194 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-02-06 19:11:18,195 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,195 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 157
[2023-02-06 19:11:18,196 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,196 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:11:18,197 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,198 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 180
[2023-02-06 19:11:18,204 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:18,228 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,241 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:18,242 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,244 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:18,245 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,246 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:18,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,247 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:18,247 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:18,250 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,260 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:11:18,261 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,265 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-02-06 19:11:18,266 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,267 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:11:18,267 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,268 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 19:11:18,268 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:18,269 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:18,269 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:18,269 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2001604147]
[2023-02-06 19:11:18,269 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2001604147] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:18,269 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:18,269 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-02-06 19:11:18,269 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [18635069]
[2023-02-06 19:11:18,269 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:18,270 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:18,270 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:18,270 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-02-06 19:11:18,270 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=55, Invalid=185, Unknown=0, NotChecked=0, Total=240
[2023-02-06 19:11:18,270 INFO  L87              Difference]: Start difference. First operand 2272 states and 2506 transitions. cyclomatic complexity: 237 Second operand  has 16 states, 16 states have (on average 19.0) internal successors, (304), 7 states have internal predecessors, (304), 6 states have call successors, (24), 10 states have call predecessors, (24), 4 states have return successors, (23), 6 states have call predecessors, (23), 6 states have call successors, (23)
[2023-02-06 19:11:24,413 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:24,414 INFO  L93              Difference]: Finished difference Result 3477 states and 3929 transitions.
[2023-02-06 19:11:24,414 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-02-06 19:11:24,414 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3477 states and 3929 transitions.
[2023-02-06 19:11:24,420 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 19:11:24,426 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3477 states to 3477 states and 3929 transitions.
[2023-02-06 19:11:24,426 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1158
[2023-02-06 19:11:24,427 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1158
[2023-02-06 19:11:24,427 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3477 states and 3929 transitions.
[2023-02-06 19:11:24,429 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:24,429 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3477 states and 3929 transitions.
[2023-02-06 19:11:24,430 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3477 states and 3929 transitions.
[2023-02-06 19:11:24,452 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3477 to 2269.
[2023-02-06 19:11:24,454 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2269 states, 1684 states have (on average 1.1264845605700713) internal successors, (1897), 1699 states have internal predecessors, (1897), 266 states have call successors, (266), 266 states have call predecessors, (266), 319 states have return successors, (325), 304 states have call predecessors, (325), 265 states have call successors, (325)
[2023-02-06 19:11:24,457 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2269 states to 2269 states and 2488 transitions.
[2023-02-06 19:11:24,457 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2269 states and 2488 transitions.
[2023-02-06 19:11:24,457 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2269 states and 2488 transitions.
[2023-02-06 19:11:24,457 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-06 19:11:24,457 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2269 states and 2488 transitions.
[2023-02-06 19:11:24,461 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:24,461 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:24,461 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:24,462 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:24,462 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:24,464 INFO  L752   eck$LassoCheckResult]: Stem: 52984#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53037#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51892#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53058#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51950#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53572#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52409#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 52410#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 52224#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 52225#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 52707#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 52118#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 52119#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 52684#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 52685#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 52445#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 52416#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 52417#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 53351#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 53123#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 53124#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 53481#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 53286#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 53287#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 53317#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 53325#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 52347#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 52348#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 53040#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 53719#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 52399#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 52400#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 52853#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52854#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 53581#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 53226#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 53227#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 53610#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 53611#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 52739#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 51949#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 51951#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 53052#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 53053#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 51999#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 52000#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 52093#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 52094#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 53545#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 53546#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 52764#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 52564#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 52414#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 52415#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 53045#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 53046#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 53191#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 53192#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 53115#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 52309#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 51968#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 51969#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 53564#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 53358#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 53359#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 52242#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 52243#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 53253#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 52154#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 52155#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 53155#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 53336#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 52626#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 52627#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 53233#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 53234#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 53306#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 53782#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 53783#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 52675#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 52676#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 53085#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 53086#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 53687#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 53039#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 52433#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 52434#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 52815#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 51952#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 51953#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 52533#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 52534#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 53454#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 53535#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 53527#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 52240#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 52241#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 52987#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 53574#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 53349#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 53350#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52013#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52014#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52460#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53157#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52214#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52461#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52816#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 52213#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 52215#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 53603#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 53604#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52185#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53379#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52184#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52186#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53048#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52896#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52897#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52526#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52527#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53521#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52442#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52363#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52664#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52362#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52364#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53125#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51886#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52383#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52384#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 53236#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 53237#L889_T1_init [4608] L889_T1_init-->L893_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_par_66 0)) (not (= v_meta.local_metadata.pkt_curr_65 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  AuxVars[]  AssignedVars[] 52356#L893_T1_init [3294] L893_T1_init-->L894_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_curr_62)) (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_par_61)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  AuxVars[]  AssignedVars[] 52357#L894_T1_init [4419] L894_T1_init-->L894_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52635#L894_T1_init-D176 [3446] L894_T1_init-D176-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52636#_curr_par_neq_in.applyENTRY_T1_init [4483] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 52751#L496_T1_init [4159] L496_T1_init-->L496_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52869#L496_T1_init-D59 [3582] L496_T1_init-D59-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52750#_set_out_to_ingress_0ENTRY_T1_init [3507] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_199 v_meta.local_metadata.out_port_198)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_199}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_198}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 52752#L624_T1_init [4538] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 53736#_set_out_to_ingress_0FINAL_T1_init [4686] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53700#_set_out_to_ingress_0EXIT_T1_init >[5266] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53056#L498-1-D287 [3723] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53057#L498-1_T1_init [3931] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53621#_curr_par_neq_in.applyEXIT_T1_init >[5249] _curr_par_neq_in.applyEXIT_T1_init-->L923-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53622#L923-D290 [3619] L923-D290-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54003#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 54001#L931_T1_init [3823] L931_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.failure_visit_32 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  AuxVars[]  AssignedVars[] 51991#L935_T1_init [3552] L935_T1_init-->L935_T1_init-D95: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 54080#L935_T1_init-D95 [3760] L935_T1_init-D95-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53784#send_in_ingress_0.applyENTRY_T1_init [4688] send_in_ingress_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 53785#L996_T1_init [4764] L996_T1_init-->L996-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 54078#L996-1_T1_init [3862] L996-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54077#send_in_ingress_0.applyEXIT_T1_init >[4972] send_in_ingress_0.applyEXIT_T1_init-->L934-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54076#L934-D251 [4539] L934-D251-->L934_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51885#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 51887#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52772#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51891#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51893#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53434#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53435#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53586#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52085#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52086#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52999#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53109#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53110#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52670#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52671#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 53467#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 53468#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 54009#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 54008#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 54007#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 54006#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53999#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53998#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 53404#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52292#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52346#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51880#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52482#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52483#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 53089#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 53090#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 52767#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 51894#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 51895#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 53794#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 53795#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 53107#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 53108#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 53313#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 52087#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 52088#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 53276#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 53282#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 53591#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 53592#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 53449#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 52306#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 52307#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 52437#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 52438#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 52324#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 52325#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 51879#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 51881#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 53498#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 53499#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 53585#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 53199#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 53200#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 53413#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 53364#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 52788#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 52789#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 52875#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 53328#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 52975#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 52976#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 53284#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 52123#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 51975#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 51976#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 52439#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 52515#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 52238#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 52239#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 52924#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 52528#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 52529#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 53190#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 53388#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 53602#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 51918#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 51919#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 52844#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 52845#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 53624#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 53596#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 53597#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 52204#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 52205#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 53303#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 52519#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 52520#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 53678#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 52281#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 52282#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 52472#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 52759#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 52492#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 52385#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 52386#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 53047#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 53638#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 52429#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 52430#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 53765#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 52601#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 52602#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 52109#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 52110#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 52530#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 52531#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 53749#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 53356#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 53357#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 53509#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 52065#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 52066#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 52124#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 52125#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 53322#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 52610#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 52611#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53752#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52440#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52441#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53580#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52112#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52580#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52581#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 52796#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 52833#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 52111#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 52113#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52045#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52464#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53205#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52044#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52046#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52817#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52818#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53594#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53117#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53091#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52728#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52717#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52718#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52970#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52971#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53077#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51947#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52628#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53360#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 53307#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 53092#L889_T0_S2 [3753] L889_T0_S2-->L893_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_par_70 0)) (not (= v_meta.local_metadata.pkt_curr_67 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  AuxVars[]  AssignedVars[] 52719#L893_T0_S2 [3488] L893_T0_S2-->L894_T0_S2: Formula: (and (not (= v_standard_metadata.ingress_port_25 v_meta.local_metadata.pkt_par_71)) (not (= v_standard_metadata.ingress_port_25 v_meta.local_metadata.pkt_curr_68)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_68, standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_71}  AuxVars[]  AssignedVars[] 52058#L894_T0_S2 [3821] L894_T0_S2-->L894_T0_S2-D175: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53175#L894_T0_S2-D175 [4155] L894_T0_S2-D175-->_curr_par_neq_in.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52057#_curr_par_neq_in.applyENTRY_T0_S2 [3158] _curr_par_neq_in.applyENTRY_T0_S2-->L496_T0_S2: Formula: (= v__curr_par_neq_in.action_run_17 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_17}  AuxVars[]  AssignedVars[] 52059#L496_T0_S2 [3351] L496_T0_S2-->L496_T0_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52468#L496_T0_S2-D58 [3969] L496_T0_S2-D58-->_set_out_to_ingress_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53335#_set_out_to_ingress_0ENTRY_T0_S2 [4600] _set_out_to_ingress_0ENTRY_T0_S2-->L624_T0_S2: Formula: (= v_meta.local_metadata.out_port_197 v_meta.local_metadata.out_port_196)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_197}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_196}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 53289#L624_T0_S2 [3934] L624_T0_S2-->_set_out_to_ingress_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_36 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_36}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 53290#_set_out_to_ingress_0FINAL_T0_S2 [4648] _set_out_to_ingress_0FINAL_T0_S2-->_set_out_to_ingress_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52061#_set_out_to_ingress_0EXIT_T0_S2 >[5107] _set_out_to_ingress_0EXIT_T0_S2-->L498-1-D286: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52062#L498-1-D286 [4620] L498-1-D286-->L498-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53762#L498-1_T0_S2 [4154] L498-1_T0_S2-->_curr_par_neq_in.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52757#_curr_par_neq_in.applyEXIT_T0_S2 >[5073] _curr_par_neq_in.applyEXIT_T0_S2-->L923-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52758#L923-D289 [3967] L923-D289-->L923_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54004#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 54000#L931_T0_S2 [4552] L931_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_22 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_22}  AuxVars[]  AssignedVars[] 52952#L935_T0_S2 [4598] L935_T0_S2-->L935_T0_S2-D94: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 54125#L935_T0_S2-D94 [4449] L935_T0_S2-D94-->send_in_ingress_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54139#send_in_ingress_0.applyENTRY_T0_S2 [3976] send_in_ingress_0.applyENTRY_T0_S2-->L996_T0_S2: Formula: (not (= v_send_in_ingress_0.action_run_24 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_24}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_24}  AuxVars[]  AssignedVars[] 54131#L996_T0_S2 [3445] L996_T0_S2-->L996-1_T0_S2: Formula: (not (= v_send_in_ingress_0.action_run_18 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_18}  AuxVars[]  AssignedVars[] 54130#L996-1_T0_S2 [4414] L996-1_T0_S2-->send_in_ingress_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54146#send_in_ingress_0.applyEXIT_T0_S2 >[4921] send_in_ingress_0.applyEXIT_T0_S2-->L934-D250: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54123#L934-D250 [3213] L934-D250-->L934_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53432#L934_T0_S2 [4075] L934_T0_S2-->L881_T0_S2: Formula: (or (not (= v_meta.local_metadata.failure_visit_27 0)) (not (= v_meta.local_metadata.first_visit_27 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_27, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_27}  AuxVars[]  AssignedVars[] 52727#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53365#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53447#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51939#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52491#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51938#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51940#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53723#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52791#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53118#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53119#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52790#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52792#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52291#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 52293#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 52506#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 52507#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 52539#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 52540#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 52819#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53240#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53241#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 53619#L969-1_accept_S5 
[2023-02-06 19:11:24,466 INFO  L754   eck$LassoCheckResult]: Loop: 53619#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51945#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52302#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51960#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52964#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52387#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 52388#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 52841#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 52313#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 52314#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 51959#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 51961#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 52556#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 52609#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 52548#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 52549#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 53146#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 53147#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 52187#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 52188#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 53408#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 52152#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 52153#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 52822#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 52823#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 53294#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 53295#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 53543#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 53267#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 52710#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 52704#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 52705#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 53144#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 52960#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 52961#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 53038#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 52878#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 52879#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 52543#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 52544#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 53595#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 52884#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 52885#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 53244#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 52236#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 52237#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 53098#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 53099#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 53288#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 53334#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 52893#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 52894#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 53584#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 52089#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 52090#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 52226#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 52019#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 52020#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 52743#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 53021#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 52846#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 52847#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 52722#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 52723#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 52283#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 51962#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 51963#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 53304#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 52080#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 52081#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 52840#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 52049#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 52050#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 53172#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 53450#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 53373#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 52568#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 52569#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 53283#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 52276#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 52277#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 53469#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 52497#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 51970#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 51971#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 52575#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 53566#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 52702#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 52703#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 53616#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 53411#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 53412#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 52443#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 52444#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 52055#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 52056#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 53728#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 52995#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 52996#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 53669#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53670#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53587#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52560#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52559#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52561#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52808#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52809#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 53405#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 53406#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 53713#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 53214#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 52147#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52811#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53764#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52146#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52148#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52910#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52911#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52939#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52940#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53571#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53440#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53138#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53254#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53137#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53139#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51964#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51889#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52406#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52407#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 52831#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 52832#L889_accept_S5 [4582] L889_accept_S5-->L893_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_par_74 0)) (not (= v_meta.local_metadata.pkt_curr_71 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  AuxVars[]  AssignedVars[] 53583#L893_accept_S5 [4253] L893_accept_S5-->L894_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_par_59)) (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_curr_60)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 52418#L894_accept_S5 [3398] L894_accept_S5-->L894_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52555#L894_accept_S5-D177 [3812] L894_accept_S5-D177-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53162#_curr_par_neq_in.applyENTRY_accept_S5 [4064] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 52218#L496_accept_S5 [3978] L496_accept_S5-->L496_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52234#L496_accept_S5-D60 [3236] L496_accept_S5-D60-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52235#_set_out_to_ingress_0ENTRY_accept_S5 [3541] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_195 v_meta.local_metadata.out_port_194)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_195}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_194}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 52810#L624_accept_S5 [4312] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 53631#_set_out_to_ingress_0FINAL_accept_S5 [4448] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52217#_set_out_to_ingress_0EXIT_accept_S5 >[5113] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52219#L498-1-D288 [3322] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52419#L498-1_accept_S5 [4184] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53188#_curr_par_neq_in.applyEXIT_accept_S5 >[5141] _curr_par_neq_in.applyEXIT_accept_S5-->L923-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53189#L923-D291 [3341] L923-D291-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54005#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 54002#L931_accept_S5 [3867] L931_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 52034#L935_accept_S5 [3608] L935_accept_S5-->L935_accept_S5-D96: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 54103#L935_accept_S5-D96 [3268] L935_accept_S5-D96-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53673#send_in_ingress_0.applyENTRY_accept_S5 [4384] send_in_ingress_0.applyENTRY_accept_S5-->L996_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_20 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  AuxVars[]  AssignedVars[] 53674#L996_accept_S5 [4455] L996_accept_S5-->L996-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 52035#L996-1_accept_S5 [3999] L996-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53522#send_in_ingress_0.applyEXIT_accept_S5 >[4951] send_in_ingress_0.applyEXIT_accept_S5-->L934-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53523#L934-D252 [4732] L934-D252-->L934_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52427#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 52428#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53623#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54071#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54068#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 54069#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54070#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54067#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54066#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52327#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 54065#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52326#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52328#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54064#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52605#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 52606#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 52258#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 52259#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 52603#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 51944#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 51946#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52122#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53618#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 53619#L969-1_accept_S5 
[2023-02-06 19:11:24,466 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:24,466 INFO  L85        PathProgramCache]: Analyzing trace with hash 420912302, now seen corresponding path program 1 times
[2023-02-06 19:11:24,466 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:24,467 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [893758189]
[2023-02-06 19:11:24,467 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:24,467 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:24,485 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,557 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:24,563 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,607 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:24,610 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,619 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:24,620 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:24,626 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,627 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:24,628 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,628 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:24,629 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,638 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:24,639 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,645 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:24,645 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,646 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:24,646 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,651 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-02-06 19:11:24,652 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,653 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 157
[2023-02-06 19:11:24,653 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,654 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:11:24,654 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,655 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 180
[2023-02-06 19:11:24,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,679 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:24,684 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,694 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:24,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,696 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:24,697 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,723 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:24,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,725 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:24,726 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,727 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:24,728 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,735 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:24,736 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:24,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,738 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-02-06 19:11:24,739 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,740 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 157
[2023-02-06 19:11:24,740 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,741 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:11:24,741 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:24,743 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:24,743 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:24,743 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [893758189]
[2023-02-06 19:11:24,743 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [893758189] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:24,744 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:24,744 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:11:24,744 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1419710779]
[2023-02-06 19:11:24,744 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:24,744 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:24,744 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:24,745 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:11:24,745 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=44, Invalid=138, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:11:24,745 INFO  L87              Difference]: Start difference. First operand 2269 states and 2488 transitions. cyclomatic complexity: 222 Second operand  has 14 states, 13 states have (on average 23.692307692307693) internal successors, (308), 7 states have internal predecessors, (308), 4 states have call successors, (25), 8 states have call predecessors, (25), 4 states have return successors, (24), 5 states have call predecessors, (24), 4 states have call successors, (24)
[2023-02-06 19:11:34,415 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:34,415 INFO  L93              Difference]: Finished difference Result 5928 states and 6627 transitions.
[2023-02-06 19:11:34,415 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 62 states. 
[2023-02-06 19:11:34,415 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5928 states and 6627 transitions.
[2023-02-06 19:11:34,422 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 19:11:34,436 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5928 states to 5928 states and 6627 transitions.
[2023-02-06 19:11:34,436 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1975
[2023-02-06 19:11:34,437 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1975
[2023-02-06 19:11:34,437 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5928 states and 6627 transitions.
[2023-02-06 19:11:34,439 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:34,440 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5928 states and 6627 transitions.
[2023-02-06 19:11:34,441 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5928 states and 6627 transitions.
[2023-02-06 19:11:34,466 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5928 to 2305.
[2023-02-06 19:11:34,469 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2305 states, 1709 states have (on average 1.1252194265652429) internal successors, (1923), 1724 states have internal predecessors, (1923), 270 states have call successors, (270), 270 states have call predecessors, (270), 326 states have return successors, (332), 311 states have call predecessors, (332), 269 states have call successors, (332)
[2023-02-06 19:11:34,471 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2305 states to 2305 states and 2525 transitions.
[2023-02-06 19:11:34,471 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2305 states and 2525 transitions.
[2023-02-06 19:11:34,471 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2305 states and 2525 transitions.
[2023-02-06 19:11:34,471 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-02-06 19:11:34,472 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2305 states and 2525 transitions.
[2023-02-06 19:11:34,475 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:34,475 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:34,475 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:34,477 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:34,477 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:34,480 INFO  L752   eck$LassoCheckResult]: Stem: 62066#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62114#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60993#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62135#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61051#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62641#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61499#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 61500#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 61323#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 61324#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 61790#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 61218#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 61219#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 61767#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 61768#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 61537#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 61506#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 61507#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 62431#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 62196#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 62197#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 62556#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 62365#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 62366#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 62397#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 62404#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 61440#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 61441#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 62118#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 62779#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 61489#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 61490#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 61933#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61934#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62652#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 62305#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 62306#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 62678#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 62679#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 61820#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 61050#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 61052#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 62129#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 62130#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 61102#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 61103#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 61193#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 61194#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 62617#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 62618#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 61845#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 61656#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 61504#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 61505#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 62122#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 62123#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 62268#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 62269#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 62188#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 61406#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 61069#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 61070#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 62633#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 62438#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 62439#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 61343#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 61344#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 62334#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 61254#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 61255#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 62229#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 62416#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 61713#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 61714#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 62311#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 62312#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 62389#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 62837#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 62838#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 61760#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 61761#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 62158#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 62159#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 62746#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 62116#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 61525#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 61526#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 61895#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 61053#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 61054#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 61622#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 61623#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 62529#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 62606#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 62601#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 61339#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 61340#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 62069#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 62644#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 62429#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 62430#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61113#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61114#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61550#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62231#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61313#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61551#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61896#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 61312#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 61314#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62671#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 62672#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61284#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62458#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61283#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61285#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62125#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61980#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61981#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61615#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61616#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62593#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61532#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61454#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61749#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61453#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61455#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62198#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60987#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61474#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61475#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 62314#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 62315#L889_T1_init [4608] L889_T1_init-->L893_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_par_66 0)) (not (= v_meta.local_metadata.pkt_curr_65 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  AuxVars[]  AssignedVars[] 61449#L893_T1_init [3294] L893_T1_init-->L894_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_curr_62)) (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_par_61)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  AuxVars[]  AssignedVars[] 61450#L894_T1_init [4419] L894_T1_init-->L894_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61722#L894_T1_init-D176 [3446] L894_T1_init-D176-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61723#_curr_par_neq_in.applyENTRY_T1_init [4483] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 61832#L496_T1_init [4159] L496_T1_init-->L496_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61950#L496_T1_init-D59 [3582] L496_T1_init-D59-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61831#_set_out_to_ingress_0ENTRY_T1_init [3507] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_199 v_meta.local_metadata.out_port_198)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_199}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_198}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 61833#L624_T1_init [4538] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 62795#_set_out_to_ingress_0FINAL_T1_init [4686] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62764#_set_out_to_ingress_0EXIT_T1_init >[5266] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62133#L498-1-D287 [3723] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62134#L498-1_T1_init [3931] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62689#_curr_par_neq_in.applyEXIT_T1_init >[5249] _curr_par_neq_in.applyEXIT_T1_init-->L923-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62690#L923-D290 [3619] L923-D290-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63210#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 63207#L931_T1_init [3823] L931_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.failure_visit_32 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  AuxVars[]  AssignedVars[] 61091#L935_T1_init [3552] L935_T1_init-->L935_T1_init-D95: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63227#L935_T1_init-D95 [3760] L935_T1_init-D95-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63239#send_in_ingress_0.applyENTRY_T1_init [4688] send_in_ingress_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 62855#L996_T1_init [4764] L996_T1_init-->L996-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 62681#L996-1_T1_init [3862] L996-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63226#send_in_ingress_0.applyEXIT_T1_init >[4972] send_in_ingress_0.applyEXIT_T1_init-->L934-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62796#L934-D251 [4539] L934-D251-->L934_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60986#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 60988#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61855#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60992#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60994#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62507#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62508#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62656#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61185#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61186#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62079#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62182#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62183#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61755#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61756#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 62542#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 61244#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 61245#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 61665#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 61666#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 62131#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62132#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62813#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 62478#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61390#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61439#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60981#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61571#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61572#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 62162#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 62163#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 61848#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 60995#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 60996#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 62850#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 62851#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 62180#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 62181#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 62393#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 61187#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 61188#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 62355#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 62361#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 62663#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 62664#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 62524#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 61403#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 61404#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 61527#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 61528#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 61419#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 61420#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 60980#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 60982#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 62570#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 62571#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62655#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 62275#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 62276#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 62488#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 62444#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 61869#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 61870#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 61956#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 62407#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 62058#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 62059#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 62363#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 61223#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 61076#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 61077#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 61529#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 61604#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 61337#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 61338#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 62007#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 61617#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 61618#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 62266#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 62463#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 62670#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 61019#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 61020#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 61924#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 61925#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 62692#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 62668#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 62669#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 61303#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 61304#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 62384#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 61608#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 61609#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 62739#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 61379#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 61380#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 61562#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 61840#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 61581#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 61476#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 61477#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 62124#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 62707#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 61519#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 61520#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 62824#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 61689#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 61690#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 61209#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 61210#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 61619#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 61620#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 62809#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 62436#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 62437#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 62581#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 61165#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 61166#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 61224#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 61225#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 62400#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 61697#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 61698#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62812#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61530#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61531#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62650#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61212#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61669#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61670#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 61877#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 61914#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 61211#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 61213#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61145#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61554#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62282#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61144#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61146#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61897#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61898#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62665#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62192#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62164#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61810#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61798#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61799#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62053#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62054#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62152#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61048#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61715#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62440#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 62387#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 62165#L889_T0_S2 [3753] L889_T0_S2-->L893_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_par_70 0)) (not (= v_meta.local_metadata.pkt_curr_67 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  AuxVars[]  AssignedVars[] 61800#L893_T0_S2 [3489] L893_T0_S2-->L897_T0_S2: Formula: (or (= v_standard_metadata.ingress_port_26 v_meta.local_metadata.pkt_par_72) (= v_standard_metadata.ingress_port_26 v_meta.local_metadata.pkt_curr_69))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_69, standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_69, standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72}  AuxVars[]  AssignedVars[] 60998#L897_T0_S2 [3118] L897_T0_S2-->L897_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61049#L897_T0_S2-D106 [3164] L897_T0_S2-D106-->_curr_par_eq_neq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61170#_curr_par_eq_neq_ingress.applyENTRY_T0_S2 [3621] _curr_par_eq_neq_ingress.applyENTRY_T0_S2-->L472_T0_S2: Formula: (= _curr_par_eq_neq_ingress.action._set_next_port_0 v__curr_par_eq_neq_ingress.action_run_25)  InVars {_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 61710#L472_T0_S2 [3524] L472_T0_S2-->L472_T0_S2-D154: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61863#L472_T0_S2-D154 [4295] L472_T0_S2-D154-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62470#_set_next_port_0ENTRY_T0_S2 [4038] _set_next_port_0ENTRY_T0_S2-->L616_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_79 256) 1) 256) v_meta.local_metadata.pkt_curr_78)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_79}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_78}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62424#L616_T0_S2 [3981] L616_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_75 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75, meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 62425#_set_next_port_0FINAL_T0_S2 [4690] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61709#_set_next_port_0EXIT_T0_S2 >[5129] _set_next_port_0EXIT_T0_S2-->L474-1-D388: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61711#L474-1-D388 [4022] L474-1-D388-->L474-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62461#L474-1_T0_S2 [4346] L474-1_T0_S2-->_curr_par_eq_neq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62943#_curr_par_eq_neq_ingress.applyEXIT_T0_S2 >[4911] _curr_par_eq_neq_ingress.applyEXIT_T0_S2-->L897-1-D292: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62941#L897-1-D292 [3584] L897-1-D292-->L897-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62940#L897-1_T0_S2 [4347] L897-1_T0_S2-->L899_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_133)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 61263#L899_T0_S2 [3895] L899_T0_S2-->L899_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62327#L899_T0_S2-D43 [4352] L899_T0_S2-D43-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62638#_hit_depth.applyENTRY_T0_S2 [4240] _hit_depth.applyENTRY_T0_S2-->L517_T0_S2: Formula: (= _hit_depth.action._go_to_next_0 v__hit_depth.action_run_19)  InVars {_hit_depth.action_run=v__hit_depth.action_run_19}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_19}  AuxVars[]  AssignedVars[] 61306#L517_T0_S2 [3861] L517_T0_S2-->L517_T0_S2-D103: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62172#L517_T0_S2-D103 [3758] L517_T0_S2-D103-->_go_to_next_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61935#_go_to_next_0ENTRY_T0_S2 [3575] _go_to_next_0ENTRY_T0_S2-->L508_T0_S2: Formula: (= v_meta.local_metadata.out_port_120 v_meta.local_metadata.pkt_par_48)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, meta.local_metadata.out_port=v_meta.local_metadata.out_port_120}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 61936#L508_T0_S2 [3683] L508_T0_S2-->L509_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_56 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 61382#L509_T0_S2 [3262] L509_T0_S2-->_go_to_next_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_47 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 61383#_go_to_next_0FINAL_T0_S2 [4491] _go_to_next_0FINAL_T0_S2-->_go_to_next_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61305#_go_to_next_0EXIT_T0_S2 >[5179] _go_to_next_0EXIT_T0_S2-->L519-1-D280: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61307#L519-1-D280 [3392] L519-1-D280-->L519-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61634#L519-1_T0_S2 [4207] L519-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62614#_hit_depth.applyEXIT_T0_S2 >[5145] _hit_depth.applyEXIT_T0_S2-->L898-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62209#L898-D358 [3792] L898-D358-->L898_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62210#L898_T0_S2 [3701] L898_T0_S2-->L901_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_55 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_55}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_55}  AuxVars[]  AssignedVars[] 62964#L901_T0_S2 [4270] L901_T0_S2-->L923_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_61 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_61}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_61}  AuxVars[]  AssignedVars[] 62960#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 62959#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 62958#L934_T0_S2 [4074] L934_T0_S2-->L938_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_26 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  AuxVars[]  AssignedVars[] 62957#L938_T0_S2 [3343] L938_T0_S2-->L943_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_73 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  AuxVars[]  AssignedVars[] 61513#L943_T0_S2 [3324] L943_T0_S2-->L943_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61514#L943_T0_S2-D28 [4723] L943_T0_S2-D28-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62767#fwd_parent_0.applyENTRY_T0_S2 [4451] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 62768#L762_T0_S2 [4550] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 61846#L762-1_T0_S2 [3514] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61847#fwd_parent_0.applyEXIT_T0_S2 >[4884] fwd_parent_0.applyEXIT_T0_S2-->L881-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61989#L881-D301 [4054] L881-D301-->L881_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62487#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63024#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63022#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63018#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63019#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63021#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63017#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63014#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63008#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63009#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63013#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63007#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63004#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63000#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 62998#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 62995#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 62992#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 62991#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 62990#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 62989#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62988#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62987#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 62687#L969-1_accept_S5 
[2023-02-06 19:11:34,481 INFO  L754   eck$LassoCheckResult]: Loop: 62687#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61046#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61399#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61061#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62047#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61478#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 61479#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 61922#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 61410#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 61411#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 61060#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 61062#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 61645#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 61696#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 61637#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 61638#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 62220#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 62221#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 61286#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 61287#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 62482#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 61252#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 61253#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 61902#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 61903#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 62373#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 62374#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 62615#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 62347#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 61791#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 61785#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 61786#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 62218#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62043#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 62044#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 62115#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 61959#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 61960#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 61632#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 61633#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 62666#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 61968#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 61969#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 62324#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 61335#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 61336#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 62170#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 62171#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 62367#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 62411#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 61977#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 61978#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 62654#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 61189#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 61190#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 61325#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 61119#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 61120#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 61824#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 62099#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 61926#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 61927#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 61801#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 61802#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 61381#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 61063#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 61064#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 62385#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 61180#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 61181#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 61921#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 61149#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 61150#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 62248#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 62525#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 62452#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 61657#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 61658#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 62362#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 61374#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 61375#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 62543#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 61586#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 61071#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 61072#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 61664#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 62635#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 61783#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 61784#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 62684#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 62485#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 62486#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 61533#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 61534#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 61155#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 61156#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 62789#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 62074#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 62075#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 62730#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62731#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62658#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61649#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61648#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61650#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61888#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61889#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 62479#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 62480#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 62776#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 62291#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 61247#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61891#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62823#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61246#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61248#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61993#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61994#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62022#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62023#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62640#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62513#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62212#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62333#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62211#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62213#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61065#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60990#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61496#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61497#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 61912#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 61913#L889_accept_S5 [4582] L889_accept_S5-->L893_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_par_74 0)) (not (= v_meta.local_metadata.pkt_curr_71 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  AuxVars[]  AssignedVars[] 62653#L893_accept_S5 [4253] L893_accept_S5-->L894_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_par_59)) (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_curr_60)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 61510#L894_accept_S5 [3398] L894_accept_S5-->L894_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61644#L894_accept_S5-D177 [3812] L894_accept_S5-D177-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62236#_curr_par_neq_in.applyENTRY_accept_S5 [4064] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 61317#L496_accept_S5 [3978] L496_accept_S5-->L496_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61333#L496_accept_S5-D60 [3236] L496_accept_S5-D60-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61334#_set_out_to_ingress_0ENTRY_accept_S5 [3541] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_195 v_meta.local_metadata.out_port_194)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_195}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_194}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 61890#L624_accept_S5 [4312] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 62699#_set_out_to_ingress_0FINAL_accept_S5 [4448] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61316#_set_out_to_ingress_0EXIT_accept_S5 >[5113] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61318#L498-1-D288 [3322] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61511#L498-1_accept_S5 [4184] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62264#_curr_par_neq_in.applyEXIT_accept_S5 >[5141] _curr_par_neq_in.applyEXIT_accept_S5-->L923-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62265#L923-D291 [3341] L923-D291-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63209#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 63208#L931_accept_S5 [3867] L931_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 62595#L935_accept_S5 [3608] L935_accept_S5-->L935_accept_S5-D96: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 63273#L935_accept_S5-D96 [3268] L935_accept_S5-D96-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62734#send_in_ingress_0.applyENTRY_accept_S5 [4384] send_in_ingress_0.applyENTRY_accept_S5-->L996_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_20 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  AuxVars[]  AssignedVars[] 62735#L996_accept_S5 [4455] L996_accept_S5-->L996-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 63279#L996-1_accept_S5 [3999] L996-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62594#send_in_ingress_0.applyEXIT_accept_S5 >[4951] send_in_ingress_0.applyEXIT_accept_S5-->L934-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62596#L934-D252 [4732] L934-D252-->L934_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61517#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 61518#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62691#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62642#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62643#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 62801#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 63220#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62769#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62281#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61370#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 61371#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61421#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61422#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61472#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61473#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 61693#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 61356#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 61357#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 61691#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 61045#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 61047#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 61222#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62686#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 62687#L969-1_accept_S5 
[2023-02-06 19:11:34,482 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:34,482 INFO  L85        PathProgramCache]: Analyzing trace with hash 1694282846, now seen corresponding path program 1 times
[2023-02-06 19:11:34,482 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:34,482 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [424375991]
[2023-02-06 19:11:34,482 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:34,483 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:34,502 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,596 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:34,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,633 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:34,635 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,641 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:34,642 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,647 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:34,647 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,648 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:34,648 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,649 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:34,650 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,657 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:34,659 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,662 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:34,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,663 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:34,663 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,667 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-02-06 19:11:34,667 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,668 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 157
[2023-02-06 19:11:34,668 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,669 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:11:34,669 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,670 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 180
[2023-02-06 19:11:34,678 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,686 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:34,688 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,691 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:34,692 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,693 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:34,694 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,695 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:34,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,695 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:34,696 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,697 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:34,699 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,708 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:34,709 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,710 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:34,710 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,714 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 19:11:34,714 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,715 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:34,716 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,720 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 39
[2023-02-06 19:11:34,720 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 175
[2023-02-06 19:11:34,721 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 180
[2023-02-06 19:11:34,722 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:34,723 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:34,723 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:34,723 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [424375991]
[2023-02-06 19:11:34,723 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [424375991] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:34,723 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:34,723 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:11:34,723 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1587848588]
[2023-02-06 19:11:34,723 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:34,723 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:34,724 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:34,724 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 19:11:34,724 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=48, Invalid=108, Unknown=0, NotChecked=0, Total=156
[2023-02-06 19:11:34,724 INFO  L87              Difference]: Start difference. First operand 2305 states and 2525 transitions. cyclomatic complexity: 223 Second operand  has 13 states, 13 states have (on average 24.76923076923077) internal successors, (322), 3 states have internal predecessors, (322), 2 states have call successors, (27), 11 states have call predecessors, (27), 3 states have return successors, (26), 3 states have call predecessors, (26), 2 states have call successors, (26)
[2023-02-06 19:11:40,079 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:40,079 INFO  L93              Difference]: Finished difference Result 2703 states and 3004 transitions.
[2023-02-06 19:11:40,079 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 27 states. 
[2023-02-06 19:11:40,080 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2703 states and 3004 transitions.
[2023-02-06 19:11:40,083 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:11:40,087 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2703 states to 2703 states and 3004 transitions.
[2023-02-06 19:11:40,087 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 900
[2023-02-06 19:11:40,087 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 900
[2023-02-06 19:11:40,087 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2703 states and 3004 transitions.
[2023-02-06 19:11:40,089 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:40,089 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2703 states and 3004 transitions.
[2023-02-06 19:11:40,090 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2703 states and 3004 transitions.
[2023-02-06 19:11:40,101 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2703 to 2305.
[2023-02-06 19:11:40,102 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2305 states, 1709 states have (on average 1.1217086015213575) internal successors, (1917), 1724 states have internal predecessors, (1917), 270 states have call successors, (270), 270 states have call predecessors, (270), 326 states have return successors, (332), 311 states have call predecessors, (332), 269 states have call successors, (332)
[2023-02-06 19:11:40,106 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2305 states to 2305 states and 2519 transitions.
[2023-02-06 19:11:40,106 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2305 states and 2519 transitions.
[2023-02-06 19:11:40,106 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2305 states and 2519 transitions.
[2023-02-06 19:11:40,106 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-02-06 19:11:40,106 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2305 states and 2519 transitions.
[2023-02-06 19:11:40,109 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:11:40,109 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:11:40,109 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:11:40,111 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:40,111 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:11:40,113 INFO  L752   eck$LassoCheckResult]: Stem: 67946#ULTIMATE.startENTRY_NONWA [3992] ULTIMATE.startENTRY_NONWA-->L969-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67997#L969-1_T1_init [4601] L969-1_T1_init-->L969_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66855#L969_T1_init [4680] L969_T1_init-->L969_T1_init-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68019#L969_T1_init-D26 [3724] L969_T1_init-D26-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66913#mainENTRY_T1_init [4667] mainENTRY_T1_init-->mainENTRY_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68516#mainENTRY_T1_init-D38 [4244] mainENTRY_T1_init-D38-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67366#havocProcedureENTRY_T1_init [3317] havocProcedureENTRY_T1_init-->L782_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 67367#L782_T1_init [3355] L782_T1_init-->L783_T1_init: Formula: (not v_forward_37)  InVars {}  OutVars{forward=v_forward_37}  AuxVars[]  AssignedVars[forward] 67185#L783_T1_init [3229] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 67186#L784_T1_init [3613] L784_T1_init-->L785_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_15) (< v_standard_metadata.ingress_port_15 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_15}  AuxVars[]  AssignedVars[] 67661#L785_T1_init [3482] L785_T1_init-->L786_T1_init: Formula: (= v_standard_metadata.egress_spec_34 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_34}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 67081#L786_T1_init [3188] L786_T1_init-->L787_T1_init: Formula: (= 0 v_standard_metadata.egress_port_33)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_33}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 67082#L787_T1_init [4223] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 67639#L788_T1_init [3470] L788_T1_init-->L789_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 67640#L789_T1_init [4407] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 67404#L790_T1_init [3336] L790_T1_init-->L791_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 67373#L791_T1_init [3320] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 67374#L792_T1_init [4759] L792_T1_init-->L793_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 68306#L793_T1_init [3985] L793_T1_init-->L794_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 68080#L794_T1_init [3780] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 68081#L795_T1_init [4132] L795_T1_init-->L796_T1_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 68433#L796_T1_init [4547] L796_T1_init-->L797_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 68242#L797_T1_init [3932] L797_T1_init-->L798_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 68243#L798_T1_init [3953] L798_T1_init-->L799_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 68274#L799_T1_init [4126] L799_T1_init-->L800_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 68281#L800_T1_init [3960] L800_T1_init-->L801_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 67305#L801_T1_init [3289] L801_T1_init-->L802_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 67306#L802_T1_init [3713] L802_T1_init-->L803_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 68001#L803_T1_init [4498] L803_T1_init-->L804_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 68654#L804_T1_init [4575] L804_T1_init-->L805_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 67356#L805_T1_init [3313] L805_T1_init-->L806_T1_init: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 67357#L806_T1_init [4682] L806_T1_init-->L807_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 67811#L807_T1_init [3574] L807_T1_init-->L808_T1_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 67812#L808_T1_init [4250] L808_T1_init-->L809_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_47 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_47}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 68526#L809_T1_init [4289] L809_T1_init-->L810_T1_init: Formula: (= v_meta.local_metadata.pkt_par_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 68184#L810_T1_init [3874] L810_T1_init-->L811_T1_init: Formula: (= v_meta.local_metadata.out_port_101 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_101}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 68185#L811_T1_init [4300] L811_T1_init-->L812_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 68553#L812_T1_init [4284] L812_T1_init-->L813_T1_init: Formula: (= v_meta.local_metadata.first_visit_19 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 68554#L813_T1_init [4633] L813_T1_init-->L814_T1_init: Formula: (= v_meta.local_metadata.failure_visit_20 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 67693#L814_T1_init [3501] L814_T1_init-->L815_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 66912#L815_T1_init [3119] L815_T1_init-->L816_T1_init: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 66914#L816_T1_init [4684] L816_T1_init-->L817_T1_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 68013#L817_T1_init [3721] L817_T1_init-->L818_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 68014#L818_T1_init [3730] L818_T1_init-->L819_T1_init: Formula: (not v_hdr.bfsTag.valid_17)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_17}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 66962#L819_T1_init [3141] L819_T1_init-->L820_T1_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.bfsTag_4 false))  InVars {emit=v_emit_22, hdr.bfsTag=v_hdr.bfsTag_4}  OutVars{emit=v_emit_21, hdr.bfsTag=v_hdr.bfsTag_4}  AuxVars[]  AssignedVars[emit] 66963#L820_T1_init [4404] L820_T1_init-->L821_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_28}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 67056#L821_T1_init [3176] L821_T1_init-->L822_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_26 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_26))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_26}  AuxVars[]  AssignedVars[] 67057#L822_T1_init [4434] L822_T1_init-->L823_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 68493#L823_T1_init [4211] L823_T1_init-->L824_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_26) (< v_hdr.bfsTag.pkt_v1_par_26 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_26}  AuxVars[]  AssignedVars[] 68494#L824_T1_init [4653] L824_T1_init-->L825_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 67718#L825_T1_init [3513] L825_T1_init-->L826_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_curr_10))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[] 67523#L826_T1_init [3403] L826_T1_init-->L827_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 67371#L827_T1_init [3319] L827_T1_init-->L828_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_13 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_13))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[] 67372#L828_T1_init [4205] L828_T1_init-->L829_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 68005#L829_T1_init [3716] L829_T1_init-->L830_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_10))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 68006#L830_T1_init [4485] L830_T1_init-->L831_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 68151#L831_T1_init [3836] L831_T1_init-->L832_T1_init: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_12 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_12))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 68152#L832_T1_init [4724] L832_T1_init-->L833_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 68072#L833_T1_init [3772] L833_T1_init-->L834_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_10) (< v_hdr.bfsTag.pkt_v4_curr_10 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 67269#L834_T1_init [3274] L834_T1_init-->L835_T1_init: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 66931#L835_T1_init [3128] L835_T1_init-->L836_T1_init: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_14) (< v_hdr.bfsTag.pkt_v4_par_14 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[] 66932#L836_T1_init [4720] L836_T1_init-->L837_T1_init: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 68508#L837_T1_init [4234] L837_T1_init-->L838_T1_init: Formula: (= (store v_emit_14 v_hdr.ff_tags_2 false) v_emit_13)  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 68313#L838_T1_init [3997] L838_T1_init-->L839_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 68314#L839_T1_init [4127] L839_T1_init-->L840_T1_init: Formula: (and (< v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 67203#L840_T1_init [3241] L840_T1_init-->L841_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 67204#L841_T1_init [3902] L841_T1_init-->L842_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 68211#L842_T1_init [4497] L842_T1_init-->L843_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_41}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 67116#L843_T1_init [3200] L843_T1_init-->L844_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_44) (< v_hdr.ff_tags.path_length_44 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_44}  AuxVars[]  AssignedVars[] 67117#L844_T1_init [3806] L844_T1_init-->L845_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 68114#L845_T1_init [4150] L845_T1_init-->L846_T1_init: Formula: (and (< v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 68293#L846_T1_init [3971] L846_T1_init-->L847_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_21}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 67585#L847_T1_init [3440] L847_T1_init-->L848_T1_init: Formula: (and (< v_hdr.ff_tags.bfs_start_17 2) (<= 0 v_hdr.ff_tags.bfs_start_17))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_17}  AuxVars[]  AssignedVars[] 67586#L848_T1_init [4134] L848_T1_init-->L849_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 68189#L849_T1_init [3880] L849_T1_init-->L850_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 68190#L850_T1_init [3944] L850_T1_init-->L851_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_12}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 68265#L851_T1_init [4731] L851_T1_init-->L852_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 68709#L852_T1_init [4681] L852_T1_init-->L853_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 68710#L853_T1_init [4705] L853_T1_init-->L854_T1_init: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_14}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 67632#L854_T1_init [3465] L854_T1_init-->L855_T1_init: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_14}  AuxVars[]  AssignedVars[send_parent_0.action_run] 67633#L855_T1_init [4100] L855_T1_init-->L856_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 68041#L856_T1_init [3748] L856_T1_init-->L857_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 68042#L857_T1_init [4408] L857_T1_init-->L858_T1_init: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_12}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 68623#L858_T1_init [4638] L858_T1_init-->L859_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 67999#L859_T1_init [3712] L859_T1_init-->L860_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 67392#L860_T1_init [3329] L860_T1_init-->L861_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 67393#L861_T1_init [4183] L861_T1_init-->L862_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 67770#L862_T1_init [3544] L862_T1_init-->L863_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 66915#L863_T1_init [3120] L863_T1_init-->L864_T1_init: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 66916#L864_T1_init [3441] L864_T1_init-->L865_T1_init: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_12}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 67492#L865_T1_init [3384] L865_T1_init-->L866_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 67493#L866_T1_init [4103] L866_T1_init-->L867_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 68406#L867_T1_init [4195] L867_T1_init-->L868_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 68483#L868_T1_init [4461] L868_T1_init-->L869_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 68476#L869_T1_init [4178] L869_T1_init-->L870_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 67199#L870_T1_init [3239] L870_T1_init-->L871_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 67200#L871_T1_init [3676] L871_T1_init-->L872_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 67949#L872_T1_init [4557] L872_T1_init-->L873_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 68518#L873_T1_init [4246] L873_T1_init-->L874_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 68304#L874_T1_init [3983] L874_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 68305#havocProcedureFINAL_T1_init [4752] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66976#havocProcedureEXIT_T1_init >[4861] havocProcedureEXIT_T1_init-->L951-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66977#L951-D215 [4063] L951-D215-->L951_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67417#L951_T1_init [3808] L951_T1_init-->L951_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68116#L951_T1_init-D116 [4325] L951_T1_init-D116-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67175#_parser_ParserImplENTRY_T1_init [3344] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D149: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67418#_parser_ParserImplENTRY_T1_init-D149 [4349] _parser_ParserImplENTRY_T1_init-D149-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67771#startENTRY_T1_init [3545] startENTRY_T1_init-->L1071_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 67174#L1071_T1_init [3224] L1071_T1_init-->L1072_T1_init: Formula: v_hdr.bfsTag.valid_23  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 67176#L1072_T1_init [4417] L1072_T1_init-->L1073_T1_init: Formula: (= v_hdr.bfsTag.pkt_v1_curr_32 v_meta.local_metadata.pkt_curr_52)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_52, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_32}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 68546#L1073_T1_init [4280] L1073_T1_init-->L1074_T1_init: Formula: (= v_meta.local_metadata.pkt_par_44 v_hdr.bfsTag.pkt_v1_par_28)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 68547#L1074_T1_init [4409] L1074_T1_init-->L1075_T1_init: Formula: (= v_meta.local_metadata.pkt_start_26 v_hdr.ff_tags.bfs_start_23)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 67146#L1075_T1_init [4018] L1075_T1_init-->L1075_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68335#L1075_T1_init-D23 [4342] L1075_T1_init-D23-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67145#acceptFINAL_T1_init [3214] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67147#acceptEXIT_T1_init >[5215] acceptEXIT_T1_init-->startFINAL-D305: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68008#startFINAL-D305 [4576] startFINAL-D305-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67854#startFINAL_T1_init [3606] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67855#startEXIT_T1_init >[5003] startEXIT_T1_init-->_parser_ParserImplFINAL-D356: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67485#_parser_ParserImplFINAL-D356 [3380] _parser_ParserImplFINAL-D356-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67486#_parser_ParserImplFINAL_T1_init [4343] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68469#_parser_ParserImplEXIT_T1_init >[4785] _parser_ParserImplEXIT_T1_init-->L952-D296: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67399#L952-D296 [3334] L952-D296-->L952_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67321#L952_T1_init [4568] L952_T1_init-->L952_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67621#L952_T1_init-D5 [3459] L952_T1_init-D5-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67320#verifyChecksumFINAL_T1_init [3297] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67322#verifyChecksumEXIT_T1_init >[5032] verifyChecksumEXIT_T1_init-->L953-D284: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68082#L953-D284 [4631] L953-D284-->L953_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66849#L953_T1_init [4481] L953_T1_init-->L953_T1_init-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67341#L953_T1_init-D62 [3306] L953_T1_init-D62-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67342#ingressENTRY_T1_init [4446] ingressENTRY_T1_init-->L882_T1_init: Formula: v_hdr.bfsTag.valid_26  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_26}  AuxVars[]  AssignedVars[] 68192#L882_T1_init [3882] L882_T1_init-->L889_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_34 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34}  AuxVars[]  AssignedVars[] 68193#L889_T1_init [4608] L889_T1_init-->L893_T1_init: Formula: (or (not (= v_meta.local_metadata.pkt_par_66 0)) (not (= v_meta.local_metadata.pkt_curr_65 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_65, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_66}  AuxVars[]  AssignedVars[] 67314#L893_T1_init [3294] L893_T1_init-->L894_T1_init: Formula: (and (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_curr_62)) (not (= v_standard_metadata.ingress_port_23 v_meta.local_metadata.pkt_par_61)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_62, standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_61}  AuxVars[]  AssignedVars[] 67315#L894_T1_init [4419] L894_T1_init-->L894_T1_init-D176: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67593#L894_T1_init-D176 [3446] L894_T1_init-D176-->_curr_par_neq_in.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67594#_curr_par_neq_in.applyENTRY_T1_init [4483] _curr_par_neq_in.applyENTRY_T1_init-->L496_T1_init: Formula: (= v__curr_par_neq_in.action_run_15 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_15}  AuxVars[]  AssignedVars[] 67705#L496_T1_init [4159] L496_T1_init-->L496_T1_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67827#L496_T1_init-D59 [3582] L496_T1_init-D59-->_set_out_to_ingress_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67704#_set_out_to_ingress_0ENTRY_T1_init [3507] _set_out_to_ingress_0ENTRY_T1_init-->L624_T1_init: Formula: (= v_meta.local_metadata.out_port_199 v_meta.local_metadata.out_port_198)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_199}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_198}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 67706#L624_T1_init [4538] L624_T1_init-->_set_out_to_ingress_0FINAL_T1_init: Formula: (= v_meta.local_metadata.failure_visit_35 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_35}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 68672#_set_out_to_ingress_0FINAL_T1_init [4686] _set_out_to_ingress_0FINAL_T1_init-->_set_out_to_ingress_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68638#_set_out_to_ingress_0EXIT_T1_init >[5266] _set_out_to_ingress_0EXIT_T1_init-->L498-1-D287: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68017#L498-1-D287 [3723] L498-1-D287-->L498-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68018#L498-1_T1_init [3931] L498-1_T1_init-->_curr_par_neq_in.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68565#_curr_par_neq_in.applyEXIT_T1_init >[5249] _curr_par_neq_in.applyEXIT_T1_init-->L923-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68566#L923-D290 [3619] L923-D290-->L923_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69068#L923_T1_init [4032] L923_T1_init-->L931_T1_init: Formula: (not (= v_meta.local_metadata.first_visit_29 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_29}  AuxVars[]  AssignedVars[] 69066#L931_T1_init [3823] L931_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.failure_visit_32 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_32}  AuxVars[]  AssignedVars[] 66954#L935_T1_init [3552] L935_T1_init-->L935_T1_init-D95: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 69106#L935_T1_init-D95 [3760] L935_T1_init-D95-->send_in_ingress_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68711#send_in_ingress_0.applyENTRY_T1_init [4688] send_in_ingress_0.applyENTRY_T1_init-->L996_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_16 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_16}  AuxVars[]  AssignedVars[] 68712#L996_T1_init [4764] L996_T1_init-->L996-1_T1_init: Formula: (not (= v_send_in_ingress_0.action_run_26 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_26}  AuxVars[]  AssignedVars[] 69109#L996-1_T1_init [3862] L996-1_T1_init-->send_in_ingress_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69105#send_in_ingress_0.applyEXIT_T1_init >[4972] send_in_ingress_0.applyEXIT_T1_init-->L934-D251: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69104#L934-D251 [4539] L934-D251-->L934_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66848#L934_T1_init [3095] L934_T1_init-->L881_T1_init: Formula: (or (not (= v_meta.local_metadata.first_visit_23 0)) (not (= v_meta.local_metadata.failure_visit_25 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_23, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_25}  AuxVars[]  AssignedVars[] 66850#L881_T1_init [4083] L881_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68391#ingressEXIT_T1_init >[5020] ingressEXIT_T1_init-->L954-D386: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66854#L954-D386 [3098] L954-D386-->L954_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66856#L954_T1_init [4762] L954_T1_init-->L954_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68384#L954_T1_init-D8 [4078] L954_T1_init-D8-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68385#egressFINAL_T1_init [4261] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69054#egressEXIT_T1_init >[5101] egressEXIT_T1_init-->L955-D404: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69053#L955-D404 [3171] L955-D404-->L955_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69046#L955_T1_init [3684] L955_T1_init-->L955_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 69047#L955_T1_init-D53 [4760] L955_T1_init-D53-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69050#computeChecksumFINAL_T1_init [3767] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69045#computeChecksumEXIT_T1_init >[4827] computeChecksumEXIT_T1_init-->L956-D236: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69044#L956-D236 [3463] L956-D236-->L956_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69043#L956_T1_init [4157] L956_T1_init-->L958_T1_init: Formula: (not v_forward_42)  InVars {forward=v_forward_42}  OutVars{forward=v_forward_42}  AuxVars[]  AssignedVars[] 68420#L958_T1_init [4123] L958_T1_init-->L957-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 68421#L957-1_T1_init [3197] L957-1_T1_init-->L961_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_127 v_meta.local_metadata.pkt_par_55))) (or (and (not .cse0) (not v__p4ltl_0_11)) (and .cse0 v__p4ltl_0_11)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_127, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_55}  AuxVars[]  AssignedVars[_p4ltl_0] 67864#L961_T1_init [3614] L961_T1_init-->L962_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_50 0))) (or (and v__p4ltl_1_10 .cse0) (and (not .cse0) (not v__p4ltl_1_10))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 67865#L962_T1_init [3407] L962_T1_init-->L963_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_51 0))) (or (and (not v__p4ltl_2_11) .cse0) (and v__p4ltl_2_11 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_51}  AuxVars[]  AssignedVars[_p4ltl_2] 69042#L963_T1_init [4119] L963_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[_p4ltl_3] 69041#mainFINAL_T1_init [3722] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69040#mainEXIT_T1_init >[4970] mainEXIT_T1_init-->L969-1-D254: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69033#L969-1-D254 [3709] L969-1-D254-->L969-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.bfsTag.valid_19 (or v__p4ltl_3_7 v__p4ltl_2_7))  InVars {_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.bfsTag.valid=v_hdr.bfsTag.valid_19}  AuxVars[]  AssignedVars[] 68355#L969-1_T0_S2 [4046] L969-1_T0_S2-->L969_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67253#L969_T0_S2 [4136] L969_T0_S2-->L969_T0_S2-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67304#L969_T0_S2-D25 [3288] L969_T0_S2-D25-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66843#mainENTRY_T0_S2 [3995] mainENTRY_T0_S2-->mainENTRY_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67439#mainENTRY_T0_S2-D37 [3359] mainENTRY_T0_S2-D37-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67440#havocProcedureENTRY_T0_S2 [4282] havocProcedureENTRY_T0_S2-->L782_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 68045#L782_T0_S2 [3751] L782_T0_S2-->L783_T0_S2: Formula: (not v_forward_35)  InVars {}  OutVars{forward=v_forward_35}  AuxVars[]  AssignedVars[forward] 68046#L783_T0_S2 [4486] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 67721#L784_T0_S2 [3515] L784_T0_S2-->L785_T0_S2: Formula: (and (< v_standard_metadata.ingress_port_18 512) (<= 0 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18}  AuxVars[]  AssignedVars[] 66857#L785_T0_S2 [3100] L785_T0_S2-->L786_T0_S2: Formula: (= v_standard_metadata.egress_spec_33 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_33}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 66858#L786_T0_S2 [4738] L786_T0_S2-->L787_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_35)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_35}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 68725#L787_T0_S2 [4712] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 68726#L788_T0_S2 [4746] L788_T0_S2-->L789_T0_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 68063#L789_T0_S2 [3765] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 68064#L790_T0_S2 [3950] L790_T0_S2-->L791_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 68270#L791_T0_S2 [4561] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 67050#L792_T0_S2 [3172] L792_T0_S2-->L793_T0_S2: Formula: (and (< v_standard_metadata.enq_timestamp_14 4294967296) (<= 0 v_standard_metadata.enq_timestamp_14))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[] 67051#L793_T0_S2 [3921] L793_T0_S2-->L794_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 68233#L794_T0_S2 [3926] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 68238#L795_T0_S2 [4574] L795_T0_S2-->L796_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 68537#L796_T0_S2 [4264] L796_T0_S2-->L797_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 68538#L797_T0_S2 [4571] L797_T0_S2-->L798_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 68400#L798_T0_S2 [4091] L798_T0_S2-->L799_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 67266#L799_T0_S2 [3272] L799_T0_S2-->L800_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_13))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 67267#L800_T0_S2 [4204] L800_T0_S2-->L801_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 67394#L801_T0_S2 [3331] L801_T0_S2-->L802_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 67395#L802_T0_S2 [4013] L802_T0_S2-->L803_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 67283#L803_T0_S2 [3280] L803_T0_S2-->L804_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 67284#L804_T0_S2 [3347] L804_T0_S2-->L805_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 66842#L805_T0_S2 [3092] L805_T0_S2-->L806_T0_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 66844#L806_T0_S2 [4390] L806_T0_S2-->L807_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 68447#L807_T0_S2 [4145] L807_T0_S2-->L808_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 68448#L808_T0_S2 [4356] L808_T0_S2-->L809_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_46 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_46}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 68529#L809_T0_S2 [4259] L809_T0_S2-->L810_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 68158#L810_T0_S2 [3843] L810_T0_S2-->L811_T0_S2: Formula: (= v_meta.local_metadata.out_port_103 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 68159#L811_T0_S2 [4739] L811_T0_S2-->L812_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_19 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_19}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 68365#L812_T0_S2 [4055] L812_T0_S2-->L813_T0_S2: Formula: (= v_meta.local_metadata.first_visit_21 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 68321#L813_T0_S2 [4003] L813_T0_S2-->L814_T0_S2: Formula: (= v_meta.local_metadata.failure_visit_21 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_21}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 67743#L814_T0_S2 [3528] L814_T0_S2-->L815_T0_S2: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 67744#L815_T0_S2 [3586] L815_T0_S2-->L816_T0_S2: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 67833#L816_T0_S2 [3964] L816_T0_S2-->L817_T0_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 68284#L817_T0_S2 [4753] L817_T0_S2-->L818_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 67938#L818_T0_S2 [3670] L818_T0_S2-->L819_T0_S2: Formula: (not v_hdr.bfsTag.valid_16)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 67939#L819_T0_S2 [3991] L819_T0_S2-->L820_T0_S2: Formula: (= v_emit_11 (store v_emit_12 v_hdr.bfsTag_2 false))  InVars {emit=v_emit_12, hdr.bfsTag=v_hdr.bfsTag_2}  OutVars{emit=v_emit_11, hdr.bfsTag=v_hdr.bfsTag_2}  AuxVars[]  AssignedVars[emit] 68241#L820_T0_S2 [3930] L820_T0_S2-->L821_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 67086#L821_T0_S2 [3191] L821_T0_S2-->L822_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_29 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_29))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_29}  AuxVars[]  AssignedVars[] 66942#L822_T0_S2 [3131] L822_T0_S2-->L823_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 66943#L823_T0_S2 [3332] L823_T0_S2-->L824_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v1_par_24) (< v_hdr.bfsTag.pkt_v1_par_24 256))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[] 67396#L824_T0_S2 [3375] L824_T0_S2-->L825_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 67474#L825_T0_S2 [4683] L825_T0_S2-->L826_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_14) (< v_hdr.bfsTag.pkt_v2_curr_14 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 67201#L826_T0_S2 [3238] L826_T0_S2-->L827_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 67202#L827_T0_S2 [3628] L827_T0_S2-->L828_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_par_14) (< v_hdr.bfsTag.pkt_v2_par_14 256))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[] 67885#L828_T0_S2 [4080] L828_T0_S2-->L829_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 67487#L829_T0_S2 [3381] L829_T0_S2-->L830_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_curr_12) (< v_hdr.bfsTag.pkt_v3_curr_12 256))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[] 67488#L830_T0_S2 [3835] L830_T0_S2-->L831_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 68149#L831_T0_S2 [4027] L831_T0_S2-->L832_T0_S2: Formula: (and (< v_hdr.bfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v3_par_10))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 68342#L832_T0_S2 [4440] L832_T0_S2-->L833_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 68545#L833_T0_S2 [4279] L833_T0_S2-->L834_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_14) (< v_hdr.bfsTag.pkt_v4_curr_14 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[] 66887#L834_T0_S2 [3108] L834_T0_S2-->L835_T0_S2: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 66888#L835_T0_S2 [3686] L835_T0_S2-->L836_T0_S2: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_9) (< v_hdr.bfsTag.pkt_v4_par_9 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 67805#L836_T0_S2 [3566] L836_T0_S2-->L837_T0_S2: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 67806#L837_T0_S2 [4418] L837_T0_S2-->L838_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_20}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 68569#L838_T0_S2 [4303] L838_T0_S2-->L839_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 68543#L839_T0_S2 [4272] L839_T0_S2-->L840_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_14) (< v_hdr.ff_tags.preamble_14 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 68544#L840_T0_S2 [4354] L840_T0_S2-->L841_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 67165#L841_T0_S2 [3222] L841_T0_S2-->L842_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 67166#L842_T0_S2 [4265] L842_T0_S2-->L843_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_46}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 68261#L843_T0_S2 [3940] L843_T0_S2-->L844_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_43) (< v_hdr.ff_tags.path_length_43 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_43}  AuxVars[]  AssignedVars[] 67478#L844_T0_S2 [3378] L844_T0_S2-->L845_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 67479#L845_T0_S2 [4470] L845_T0_S2-->L846_T0_S2: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 68617#L846_T0_S2 [4392] L846_T0_S2-->L847_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 67242#L847_T0_S2 [3260] L847_T0_S2-->L848_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.bfs_start_20) (< v_hdr.ff_tags.bfs_start_20 2))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_20}  AuxVars[]  AssignedVars[] 67243#L848_T0_S2 [3353] L848_T0_S2-->L849_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 67432#L849_T0_S2 [3510] L849_T0_S2-->L850_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 67713#L850_T0_S2 [4585] L850_T0_S2-->L851_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_14}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 67454#L851_T0_S2 [3364] L851_T0_S2-->L852_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 67343#L852_T0_S2 [3308] L852_T0_S2-->L853_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 67344#L853_T0_S2 [3717] L853_T0_S2-->L854_T0_S2: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_12}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 68007#L854_T0_S2 [4610] L854_T0_S2-->L855_T0_S2: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_12}  AuxVars[]  AssignedVars[send_parent_0.action_run] 68585#L855_T0_S2 [4319] L855_T0_S2-->L856_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 67386#L856_T0_S2 [3328] L856_T0_S2-->L857_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 67387#L857_T0_S2 [4727] L857_T0_S2-->L858_T0_S2: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_13}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 68696#L858_T0_S2 [4630] L858_T0_S2-->L859_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 67561#L859_T0_S2 [3423] L859_T0_S2-->L860_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 67562#L860_T0_S2 [4147] L860_T0_S2-->L861_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 67072#L861_T0_S2 [3184] L861_T0_S2-->L862_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 67073#L862_T0_S2 [4116] L862_T0_S2-->L863_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 67489#L863_T0_S2 [3382] L863_T0_S2-->L864_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 67490#L864_T0_S2 [4588] L864_T0_S2-->L865_T0_S2: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_14}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 68684#L865_T0_S2 [4660] L865_T0_S2-->L866_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 68311#L866_T0_S2 [3994] L866_T0_S2-->L867_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 68312#L867_T0_S2 [4674] L867_T0_S2-->L868_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 68458#L868_T0_S2 [4161] L868_T0_S2-->L869_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 67031#L869_T0_S2 [3162] L869_T0_S2-->L870_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 67032#L870_T0_S2 [3530] L870_T0_S2-->L871_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 67087#L871_T0_S2 [3192] L871_T0_S2-->L872_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 67088#L872_T0_S2 [4218] L872_T0_S2-->L873_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 68277#L873_T0_S2 [3957] L873_T0_S2-->L874_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 67569#L874_T0_S2 [3430] L874_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 67570#havocProcedureFINAL_T0_S2 [4734] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68687#havocProcedureEXIT_T0_S2 >[5232] havocProcedureEXIT_T0_S2-->L951-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67397#L951-D214 [3333] L951-D214-->L951_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67398#L951_T0_S2 [4249] L951_T0_S2-->L951_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68524#L951_T0_S2-D115 [4421] L951_T0_S2-D115-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67075#_parser_ParserImplENTRY_T0_S2 [4196] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D148: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67539#_parser_ParserImplENTRY_T0_S2-D148 [3408] _parser_ParserImplENTRY_T0_S2-D148-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67540#startENTRY_T0_S2 [3532] startENTRY_T0_S2-->L1071_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 67751#L1071_T0_S2 [3557] L1071_T0_S2-->L1072_T0_S2: Formula: v_hdr.bfsTag.valid_25  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_25}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 67788#L1072_T0_S2 [3946] L1072_T0_S2-->L1073_T0_S2: Formula: (= v_hdr.bfsTag.pkt_v1_curr_33 v_meta.local_metadata.pkt_curr_53)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_53, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_33}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 67074#L1073_T0_S2 [3185] L1073_T0_S2-->L1074_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.bfsTag.pkt_v1_par_30)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 67076#L1074_T0_S2 [3962] L1074_T0_S2-->L1075_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_27 v_hdr.ff_tags.bfs_start_24)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 67010#L1075_T0_S2 [3345] L1075_T0_S2-->L1075_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67421#L1075_T0_S2-D22 [3849] L1075_T0_S2-D22-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68163#acceptFINAL_T0_S2 [4092] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67009#acceptEXIT_T0_S2 >[5221] acceptEXIT_T0_S2-->startFINAL-D304: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67011#startFINAL-D304 [3886] startFINAL-D304-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67772#startFINAL_T0_S2 [3546] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67773#startEXIT_T0_S2 >[5093] startEXIT_T0_S2-->_parser_ParserImplFINAL-D355: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68540#_parser_ParserImplFINAL-D355 [4321] _parser_ParserImplFINAL-D355-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68076#_parser_ParserImplFINAL_T0_S2 [3777] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68047#_parser_ParserImplEXIT_T0_S2 >[5247] _parser_ParserImplEXIT_T0_S2-->L952-D295: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67683#L952-D295 [3496] L952-D295-->L952_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67671#L952_T0_S2 [3487] L952_T0_S2-->L952_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67672#L952_T0_S2-D4 [4200] L952_T0_S2-D4-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67932#verifyChecksumFINAL_T0_S2 [3665] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67933#verifyChecksumEXIT_T0_S2 >[4809] verifyChecksumEXIT_T0_S2-->L953-D283: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68038#L953-D283 [3742] L953-D283-->L953_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66910#L953_T0_S2 [3442] L953_T0_S2-->L953_T0_S2-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67588#L953_T0_S2-D61 [3998] L953_T0_S2-D61-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68315#ingressENTRY_T0_S2 [4107] ingressENTRY_T0_S2-->L882_T0_S2: Formula: v_hdr.bfsTag.valid_30  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_30}  AuxVars[]  AssignedVars[] 68266#L882_T0_S2 [3943] L882_T0_S2-->L889_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_30 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[] 68048#L889_T0_S2 [3753] L889_T0_S2-->L893_T0_S2: Formula: (or (not (= v_meta.local_metadata.pkt_par_70 0)) (not (= v_meta.local_metadata.pkt_curr_67 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_67, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_70}  AuxVars[]  AssignedVars[] 67673#L893_T0_S2 [3489] L893_T0_S2-->L897_T0_S2: Formula: (or (= v_standard_metadata.ingress_port_26 v_meta.local_metadata.pkt_par_72) (= v_standard_metadata.ingress_port_26 v_meta.local_metadata.pkt_curr_69))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_69, standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_69, standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_72}  AuxVars[]  AssignedVars[] 66863#L897_T0_S2 [3118] L897_T0_S2-->L897_T0_S2-D106: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66911#L897_T0_S2-D106 [3164] L897_T0_S2-D106-->_curr_par_eq_neq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67033#_curr_par_eq_neq_ingress.applyENTRY_T0_S2 [3621] _curr_par_eq_neq_ingress.applyENTRY_T0_S2-->L472_T0_S2: Formula: (= _curr_par_eq_neq_ingress.action._set_next_port_0 v__curr_par_eq_neq_ingress.action_run_25)  InVars {_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 67583#L472_T0_S2 [3524] L472_T0_S2-->L472_T0_S2-D154: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67737#L472_T0_S2-D154 [4295] L472_T0_S2-D154-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68347#_set_next_port_0ENTRY_T0_S2 [4038] _set_next_port_0ENTRY_T0_S2-->L616_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_79 256) 1) 256) v_meta.local_metadata.pkt_curr_78)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_79}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_78}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 68299#L616_T0_S2 [3981] L616_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_75 v_meta.local_metadata.out_port_192)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_75, meta.local_metadata.out_port=v_meta.local_metadata.out_port_192}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 68300#_set_next_port_0FINAL_T0_S2 [4690] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67582#_set_next_port_0EXIT_T0_S2 >[5129] _set_next_port_0EXIT_T0_S2-->L474-1-D388: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67584#L474-1-D388 [4022] L474-1-D388-->L474-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68340#L474-1_T0_S2 [4346] L474-1_T0_S2-->_curr_par_eq_neq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68795#_curr_par_eq_neq_ingress.applyEXIT_T0_S2 >[4911] _curr_par_eq_neq_ingress.applyEXIT_T0_S2-->L897-1-D292: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68794#L897-1-D292 [3584] L897-1-D292-->L897-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68792#L897-1_T0_S2 [4347] L897-1_T0_S2-->L899_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_133)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_133}  AuxVars[]  AssignedVars[] 67125#L899_T0_S2 [3895] L899_T0_S2-->L899_T0_S2-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68204#L899_T0_S2-D43 [4352] L899_T0_S2-D43-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68513#_hit_depth.applyENTRY_T0_S2 [4240] _hit_depth.applyENTRY_T0_S2-->L517_T0_S2: Formula: (= _hit_depth.action._go_to_next_0 v__hit_depth.action_run_19)  InVars {_hit_depth.action_run=v__hit_depth.action_run_19}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_19}  AuxVars[]  AssignedVars[] 67168#L517_T0_S2 [3861] L517_T0_S2-->L517_T0_S2-D103: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68055#L517_T0_S2-D103 [3758] L517_T0_S2-D103-->_go_to_next_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67813#_go_to_next_0ENTRY_T0_S2 [3575] _go_to_next_0ENTRY_T0_S2-->L508_T0_S2: Formula: (= v_meta.local_metadata.out_port_120 v_meta.local_metadata.pkt_par_48)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, meta.local_metadata.out_port=v_meta.local_metadata.out_port_120}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 67814#L508_T0_S2 [3683] L508_T0_S2-->L509_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_56 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_56}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 67245#L509_T0_S2 [3262] L509_T0_S2-->_go_to_next_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_47 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 67246#_go_to_next_0FINAL_T0_S2 [4491] _go_to_next_0FINAL_T0_S2-->_go_to_next_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67167#_go_to_next_0EXIT_T0_S2 >[5179] _go_to_next_0EXIT_T0_S2-->L519-1-D280: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67169#L519-1-D280 [3392] L519-1-D280-->L519-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67504#L519-1_T0_S2 [4207] L519-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68490#_hit_depth.applyEXIT_T0_S2 >[5145] _hit_depth.applyEXIT_T0_S2-->L898-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68094#L898-D358 [3792] L898-D358-->L898_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67989#L898_T0_S2 [3701] L898_T0_S2-->L901_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_55 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_55}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_55}  AuxVars[]  AssignedVars[] 67990#L901_T0_S2 [4269] L901_T0_S2-->L924_T0_S2: Formula: (= v_meta.local_metadata.is_completed_60 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 68954#L924_T0_S2 [3570] L924_T0_S2-->L923_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_146 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_146}  AuxVars[]  AssignedVars[] 68953#L923_T0_S2 [4306] L923_T0_S2-->L931_T0_S2: Formula: (not (= v_meta.local_metadata.first_visit_33 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_33}  AuxVars[]  AssignedVars[] 68826#L931_T0_S2 [4553] L931_T0_S2-->L934_T0_S2: Formula: (not (= v_meta.local_metadata.failure_visit_23 1))  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_23}  AuxVars[]  AssignedVars[] 68825#L934_T0_S2 [4074] L934_T0_S2-->L938_T0_S2: Formula: (and (= v_meta.local_metadata.first_visit_26 0) (= v_meta.local_metadata.failure_visit_26 0))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_26, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_26}  AuxVars[]  AssignedVars[] 68824#L938_T0_S2 [3343] L938_T0_S2-->L943_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_73 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_73}  AuxVars[]  AssignedVars[] 67380#L943_T0_S2 [3324] L943_T0_S2-->L943_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67381#L943_T0_S2-D28 [4723] L943_T0_S2-D28-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68641#fwd_parent_0.applyENTRY_T0_S2 [4451] fwd_parent_0.applyENTRY_T0_S2-->L762_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_22))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_22}  AuxVars[]  AssignedVars[] 68642#L762_T0_S2 [4550] L762_T0_S2-->L762-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_20 fwd_parent_0.action.NoAction_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[] 67719#L762-1_T0_S2 [3514] L762-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67720#fwd_parent_0.applyEXIT_T0_S2 >[4884] fwd_parent_0.applyEXIT_T0_S2-->L881-D301: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68936#L881-D301 [4054] L881-D301-->L881_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68935#L881_T0_S2 [4002] L881_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68934#ingressEXIT_T0_S2 >[4965] ingressEXIT_T0_S2-->L954-D385: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68933#L954-D385 [4088] L954-D385-->L954_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66902#L954_T0_S2 [4299] L954_T0_S2-->L954_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68931#L954_T0_S2-D7 [3363] L954_T0_S2-D7-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66901#egressFINAL_T0_S2 [3115] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66903#egressEXIT_T0_S2 >[5307] egressEXIT_T0_S2-->L955-D403: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68930#L955-D403 [4506] L955-D403-->L955_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67746#L955_T0_S2 [4301] L955_T0_S2-->L955_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68074#L955_T0_S2-D52 [3776] L955_T0_S2-D52-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68075#computeChecksumFINAL_T0_S2 [4309] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67745#computeChecksumEXIT_T0_S2 >[4838] computeChecksumEXIT_T0_S2-->L956-D235: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67747#L956-D235 [3764] L956-D235-->L956_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67252#L956_T0_S2 [3265] L956_T0_S2-->L958_T0_S2: Formula: (not v_forward_40)  InVars {forward=v_forward_40}  OutVars{forward=v_forward_40}  AuxVars[]  AssignedVars[] 67254#L958_T0_S2 [3719] L958_T0_S2-->L957-1_T0_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 68010#L957-1_T0_S2 [3371] L957-1_T0_S2-->L961_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 v_meta.local_metadata.pkt_par_50))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_50}  AuxVars[]  AssignedVars[_p4ltl_0] 68921#L961_T0_S2 [3550] L961_T0_S2-->L962_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_48 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and .cse0 v__p4ltl_1_8)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 68920#L962_T0_S2 [3388] L962_T0_S2-->L963_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_54 0))) (or (and v__p4ltl_2_13 (not .cse0)) (and (not v__p4ltl_2_13) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_54}  AuxVars[]  AssignedVars[_p4ltl_2] 68919#L963_T0_S2 [3547] L963_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 68918#mainFINAL_T0_S2 [4093] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68197#mainEXIT_T0_S2 >[4792] mainEXIT_T0_S2-->L969-1-D253: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68198#L969-1-D253 [4714] L969-1-D253-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_22 (not v__p4ltl_1_7) (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7, hdr.bfsTag.valid=v_hdr.bfsTag.valid_22}  AuxVars[]  AssignedVars[] 68563#L969-1_accept_S5 
[2023-02-06 19:11:40,114 INFO  L754   eck$LassoCheckResult]: Loop: 68563#L969-1_accept_S5 [4555] L969-1_accept_S5-->L969_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66908#L969_accept_S5 [3674] L969_accept_S5-->L969_accept_S5-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67262#L969_accept_S5-D27 [3270] L969_accept_S5-D27-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66923#mainENTRY_accept_S5 [3658] mainENTRY_accept_S5-->mainENTRY_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67926#mainENTRY_accept_S5-D39 [3996] mainENTRY_accept_S5-D39-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67345#havocProcedureENTRY_accept_S5 [3309] havocProcedureENTRY_accept_S5-->L782_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 67346#L782_accept_S5 [3562] L782_accept_S5-->L783_accept_S5: Formula: (not v_forward_36)  InVars {}  OutVars{forward=v_forward_36}  AuxVars[]  AssignedVars[forward] 67798#L783_accept_S5 [3583] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 67273#L784_accept_S5 [3276] L784_accept_S5-->L785_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_16) (< v_standard_metadata.ingress_port_16 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 67274#L785_accept_S5 [4163] L785_accept_S5-->L786_accept_S5: Formula: (= v_standard_metadata.egress_spec_35 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_35}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 66922#L786_accept_S5 [3124] L786_accept_S5-->L787_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_34)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_34}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 66924#L787_accept_S5 [3399] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 67515#L788_accept_S5 [3438] L788_accept_S5-->L789_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 67568#L789_accept_S5 [3429] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 67507#L790_accept_S5 [3395] L790_accept_S5-->L791_accept_S5: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 67508#L791_accept_S5 [4637] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 68104#L792_accept_S5 [3798] L792_accept_S5-->L793_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 68105#L793_accept_S5 [3822] L793_accept_S5-->L794_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 67148#L794_accept_S5 [3215] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 67149#L795_accept_S5 [4374] L795_accept_S5-->L796_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 68359#L796_accept_S5 [4050] L796_accept_S5-->L797_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 67114#L797_accept_S5 [3199] L797_accept_S5-->L798_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 67115#L798_accept_S5 [4053] L798_accept_S5-->L799_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 67777#L799_accept_S5 [3551] L799_accept_S5-->L800_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 67778#L800_accept_S5 [4173] L800_accept_S5-->L801_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 68250#L801_accept_S5 [3936] L801_accept_S5-->L802_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 68251#L802_accept_S5 [4209] L802_accept_S5-->L803_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 68491#L803_accept_S5 [4692] L803_accept_S5-->L804_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 68225#L804_accept_S5 [3913] L804_accept_S5-->L805_accept_S5: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 67664#L805_accept_S5 [3483] L805_accept_S5-->L806_accept_S5: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 67658#L806_accept_S5 [3480] L806_accept_S5-->L807_accept_S5: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 67659#L807_accept_S5 [3796] L807_accept_S5-->L808_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 68102#L808_accept_S5 [4548] L808_accept_S5-->L809_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_45 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_45}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 67922#L809_accept_S5 [3652] L809_accept_S5-->L810_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_38 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 67923#L810_accept_S5 [3888] L810_accept_S5-->L811_accept_S5: Formula: (= v_meta.local_metadata.out_port_102 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_102}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 67998#L811_accept_S5 [3710] L811_accept_S5-->L812_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 67836#L812_accept_S5 [3588] L812_accept_S5-->L813_accept_S5: Formula: (= v_meta.local_metadata.first_visit_20 0)  InVars {}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_20}  AuxVars[]  AssignedVars[meta.local_metadata.first_visit] 67837#L813_accept_S5 [4699] L813_accept_S5-->L814_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_19 0)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_19}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 67502#L814_accept_S5 [3391] L814_accept_S5-->L815_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 67503#L815_accept_S5 [4360] L815_accept_S5-->L816_accept_S5: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 68541#L816_accept_S5 [4271] L816_accept_S5-->L817_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 67842#L817_accept_S5 [3597] L817_accept_S5-->L818_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 67843#L818_accept_S5 [4199] L818_accept_S5-->L819_accept_S5: Formula: (not v_hdr.bfsTag.valid_15)  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 68201#L819_accept_S5 [3892] L819_accept_S5-->L820_accept_S5: Formula: (= v_emit_17 (store v_emit_18 v_hdr.bfsTag_3 false))  InVars {emit=v_emit_18, hdr.bfsTag=v_hdr.bfsTag_3}  OutVars{emit=v_emit_17, hdr.bfsTag=v_hdr.bfsTag_3}  AuxVars[]  AssignedVars[emit] 67197#L820_accept_S5 [3237] L820_accept_S5-->L821_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_30}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_curr] 67198#L821_accept_S5 [4291] L821_accept_S5-->L822_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_curr_25 256) (<= 0 v_hdr.bfsTag.pkt_v1_curr_25))  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  OutVars{hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[] 68053#L822_accept_S5 [3759] L822_accept_S5-->L823_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_27}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v1_par] 68054#L823_accept_S5 [3933] L823_accept_S5-->L824_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v1_par_22 256) (<= 0 v_hdr.bfsTag.pkt_v1_par_22))  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  OutVars{hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 68244#L824_accept_S5 [4156] L824_accept_S5-->L825_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_curr] 68288#L825_accept_S5 [3968] L825_accept_S5-->L826_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v2_curr_11) (< v_hdr.bfsTag.pkt_v2_curr_11 256))  InVars {hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  OutVars{hdr.bfsTag.pkt_v2_curr=v_hdr.bfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 67851#L826_accept_S5 [3604] L826_accept_S5-->L827_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v2_par] 67852#L827_accept_S5 [4257] L827_accept_S5-->L828_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.bfsTag.pkt_v2_par_10))  InVars {hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  OutVars{hdr.bfsTag.pkt_v2_par=v_hdr.bfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 68528#L828_accept_S5 [4715] L828_accept_S5-->L829_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_curr] 67052#L829_accept_S5 [3173] L829_accept_S5-->L830_accept_S5: Formula: (and (< v_hdr.bfsTag.pkt_v3_curr_9 256) (<= 0 v_hdr.bfsTag.pkt_v3_curr_9))  InVars {hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  OutVars{hdr.bfsTag.pkt_v3_curr=v_hdr.bfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 67053#L830_accept_S5 [4109] L830_accept_S5-->L831_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v3_par] 67187#L831_accept_S5 [3230] L831_accept_S5-->L832_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v3_par_14) (< v_hdr.bfsTag.pkt_v3_par_14 256))  InVars {hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  OutVars{hdr.bfsTag.pkt_v3_par=v_hdr.bfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[] 66982#L832_accept_S5 [3146] L832_accept_S5-->L833_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_curr] 66983#L833_accept_S5 [3504] L833_accept_S5-->L834_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_curr_11) (< v_hdr.bfsTag.pkt_v4_curr_11 256))  InVars {hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  OutVars{hdr.bfsTag.pkt_v4_curr=v_hdr.bfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 67697#L834_accept_S5 [4208] L834_accept_S5-->L835_accept_S5: Formula: true  InVars {}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[hdr.bfsTag.pkt_v4_par] 67981#L835_accept_S5 [3696] L835_accept_S5-->L836_accept_S5: Formula: (and (<= 0 v_hdr.bfsTag.pkt_v4_par_13) (< v_hdr.bfsTag.pkt_v4_par_13 256))  InVars {hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  OutVars{hdr.bfsTag.pkt_v4_par=v_hdr.bfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 67802#L836_accept_S5 [3567] L836_accept_S5-->L837_accept_S5: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 67803#L837_accept_S5 [4716] L837_accept_S5-->L838_accept_S5: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 67674#L838_accept_S5 [3491] L838_accept_S5-->L839_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 67675#L839_accept_S5 [3813] L839_accept_S5-->L840_accept_S5: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 67244#L840_accept_S5 [3261] L840_accept_S5-->L841_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 66925#L841_accept_S5 [3125] L841_accept_S5-->L842_accept_S5: Formula: (and (< v_hdr.ff_tags.shortest_path_14 256) (<= 0 v_hdr.ff_tags.shortest_path_14))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 66926#L842_accept_S5 [3941] L842_accept_S5-->L843_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_42}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 68262#L843_accept_S5 [4452] L843_accept_S5-->L844_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_45) (< v_hdr.ff_tags.path_length_45 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_45}  AuxVars[]  AssignedVars[] 67043#L844_accept_S5 [3168] L844_accept_S5-->L845_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 67044#L845_accept_S5 [4365] L845_accept_S5-->L846_accept_S5: Formula: (and (< v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 67797#L846_accept_S5 [3561] L846_accept_S5-->L847_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.bfs_start] 67012#L847_accept_S5 [3154] L847_accept_S5-->L848_accept_S5: Formula: (and (< v_hdr.ff_tags.bfs_start_18 2) (<= 0 v_hdr.ff_tags.bfs_start_18))  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  OutVars{hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_18}  AuxVars[]  AssignedVars[] 67013#L848_accept_S5 [3818] L848_accept_S5-->L849_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 68131#L849_accept_S5 [4094] L849_accept_S5-->L850_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 68402#L850_accept_S5 [4507] L850_accept_S5-->L851_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 68329#L851_accept_S5 [4007] L851_accept_S5-->L852_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 67527#L852_accept_S5 [3404] L852_accept_S5-->L853_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 67528#L853_accept_S5 [3928] L853_accept_S5-->L854_accept_S5: Formula: true  InVars {}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_13}  AuxVars[]  AssignedVars[send_in_ingress_0.action_run] 68239#L854_accept_S5 [4437] L854_accept_S5-->L855_accept_S5: Formula: true  InVars {}  OutVars{send_parent_0.action_run=v_send_parent_0.action_run_13}  AuxVars[]  AssignedVars[send_parent_0.action_run] 67234#L855_accept_S5 [3256] L855_accept_S5-->L856_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 67235#L856_accept_S5 [4523] L856_accept_S5-->L857_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 68419#L857_accept_S5 [4122] L857_accept_S5-->L858_accept_S5: Formula: true  InVars {}  OutVars{start_bfs_0.action_run=v_start_bfs_0.action_run_14}  AuxVars[]  AssignedVars[start_bfs_0.action_run] 67456#L858_accept_S5 [3366] L858_accept_S5-->L859_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 66933#L859_accept_S5 [3129] L859_accept_S5-->L860_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 66934#L860_accept_S5 [3406] L860_accept_S5-->L861_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 67534#L861_accept_S5 [4235] L861_accept_S5-->L862_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 68510#L862_accept_S5 [4685] L862_accept_S5-->L863_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_neq_ingress.action_run=v__curr_par_eq_neq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_par_eq_neq_ingress.action_run] 67656#L863_accept_S5 [3479] L863_accept_S5-->L864_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_eq_zero.action_run=v__curr_par_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_par_eq_zero.action_run] 67657#L864_accept_S5 [4438] L864_accept_S5-->L865_accept_S5: Formula: true  InVars {}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_13}  AuxVars[]  AssignedVars[_curr_par_neq_in.action_run] 68560#L865_accept_S5 [4294] L865_accept_S5-->L866_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 68362#L866_accept_S5 [4052] L866_accept_S5-->L867_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 68363#L867_accept_S5 [4237] L867_accept_S5-->L868_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 67400#L868_accept_S5 [3335] L868_accept_S5-->L869_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 67401#L869_accept_S5 [4318] L869_accept_S5-->L870_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 67018#L870_accept_S5 [3157] L870_accept_S5-->L871_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_start=v__set_egress_port._starting_port_meta_0.port_start_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_start] 67019#L871_accept_S5 [4640] L871_accept_S5-->L872_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 68666#L872_accept_S5 [4519] L872_accept_S5-->L873_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 67956#L873_accept_S5 [3681] L873_accept_S5-->L874_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 67957#L874_accept_S5 [4665] L874_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 68608#havocProcedureFINAL_accept_S5 [4372] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68609#havocProcedureEXIT_accept_S5 >[5284] havocProcedureEXIT_accept_S5-->L951-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68530#L951-D216 [4260] L951-D216-->L951_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67519#L951_accept_S5 [3432] L951_accept_S5-->L951_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67518#L951_accept_S5-D117 [3400] L951_accept_S5-D117-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67520#_parser_ParserImplENTRY_accept_S5 [3903] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D150: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67763#_parser_ParserImplENTRY_accept_S5-D150 [3540] _parser_ParserImplENTRY_accept_S5-D150-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67764#startENTRY_accept_S5 [4537] startENTRY_accept_S5-->L1071_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 68356#L1071_accept_S5 [4048] L1071_accept_S5-->L1072_accept_S5: Formula: v_hdr.bfsTag.valid_24  InVars {}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_24}  AuxVars[]  AssignedVars[hdr.bfsTag.valid] 68357#L1072_accept_S5 [4474] L1072_accept_S5-->L1073_accept_S5: Formula: (= v_hdr.bfsTag.pkt_v1_curr_31 v_meta.local_metadata.pkt_curr_51)  InVars {hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_51, hdr.bfsTag.pkt_v1_curr=v_hdr.bfsTag.pkt_v1_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 68650#L1073_accept_S5 [4678] L1073_accept_S5-->L1074_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_45 v_hdr.bfsTag.pkt_v1_par_29)  InVars {hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, hdr.bfsTag.pkt_v1_par=v_hdr.bfsTag.pkt_v1_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 68170#L1074_accept_S5 [3860] L1074_accept_S5-->L1075_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_28 v_hdr.ff_tags.bfs_start_25)  InVars {hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28, hdr.ff_tags.bfs_start=v_hdr.ff_tags.bfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 67109#L1075_accept_S5 [3542] L1075_accept_S5-->L1075_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67766#L1075_accept_S5-D24 [4646] L1075_accept_S5-D24-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68695#acceptFINAL_accept_S5 [4628] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67108#acceptEXIT_accept_S5 >[4940] acceptEXIT_accept_S5-->startFINAL-D306: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67110#startFINAL-D306 [4606] startFINAL-D306-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67871#startFINAL_accept_S5 [3617] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67872#startEXIT_accept_S5 >[4770] startEXIT_accept_S5-->_parser_ParserImplFINAL-D357: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67900#_parser_ParserImplFINAL-D357 [3638] _parser_ParserImplFINAL-D357-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67901#_parser_ParserImplFINAL_accept_S5 [4243] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68515#_parser_ParserImplEXIT_accept_S5 >[5269] _parser_ParserImplEXIT_accept_S5-->L952-D297: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68390#L952-D297 [4081] L952-D297-->L952_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68096#L952_accept_S5 [4353] L952_accept_S5-->L952_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 68210#L952_accept_S5-D6 [3904] L952_accept_S5-D6-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68095#verifyChecksumFINAL_accept_S5 [3793] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68097#verifyChecksumEXIT_accept_S5 >[5097] verifyChecksumEXIT_accept_S5-->L953-D285: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66927#L953-D285 [3126] L953-D285-->L953_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66852#L953_accept_S5 [3735] L953_accept_S5-->L953_accept_S5-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67363#L953_accept_S5-D63 [3315] L953_accept_S5-D63-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67364#ingressENTRY_accept_S5 [3865] ingressENTRY_accept_S5-->L882_accept_S5: Formula: v_hdr.bfsTag.valid_28  InVars {hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  OutVars{hdr.bfsTag.valid=v_hdr.bfsTag.valid_28}  AuxVars[]  AssignedVars[] 67786#L882_accept_S5 [3556] L882_accept_S5-->L889_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_32 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32}  AuxVars[]  AssignedVars[] 67787#L889_accept_S5 [4582] L889_accept_S5-->L893_accept_S5: Formula: (or (not (= v_meta.local_metadata.pkt_par_74 0)) (not (= v_meta.local_metadata.pkt_curr_71 0)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_71, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_74}  AuxVars[]  AssignedVars[] 68527#L893_accept_S5 [4253] L893_accept_S5-->L894_accept_S5: Formula: (and (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_par_59)) (not (= v_standard_metadata.ingress_port_21 v_meta.local_metadata.pkt_curr_60)))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_60, standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_59}  AuxVars[]  AssignedVars[] 67375#L894_accept_S5 [3398] L894_accept_S5-->L894_accept_S5-D177: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67514#L894_accept_S5-D177 [3812] L894_accept_S5-D177-->_curr_par_neq_in.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68121#_curr_par_neq_in.applyENTRY_accept_S5 [4064] _curr_par_neq_in.applyENTRY_accept_S5-->L496_accept_S5: Formula: (= v__curr_par_neq_in.action_run_23 _curr_par_neq_in.action._set_out_to_ingress_0)  InVars {_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  OutVars{_curr_par_neq_in.action_run=v__curr_par_neq_in.action_run_23}  AuxVars[]  AssignedVars[] 67179#L496_accept_S5 [3978] L496_accept_S5-->L496_accept_S5-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67195#L496_accept_S5-D60 [3236] L496_accept_S5-D60-->_set_out_to_ingress_0ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67196#_set_out_to_ingress_0ENTRY_accept_S5 [3541] _set_out_to_ingress_0ENTRY_accept_S5-->L624_accept_S5: Formula: (= v_meta.local_metadata.out_port_195 v_meta.local_metadata.out_port_194)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_195}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_194}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 67765#L624_accept_S5 [4312] L624_accept_S5-->_set_out_to_ingress_0FINAL_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_34 1)  InVars {}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_34}  AuxVars[]  AssignedVars[meta.local_metadata.failure_visit] 68575#_set_out_to_ingress_0FINAL_accept_S5 [4448] _set_out_to_ingress_0FINAL_accept_S5-->_set_out_to_ingress_0EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67178#_set_out_to_ingress_0EXIT_accept_S5 >[5113] _set_out_to_ingress_0EXIT_accept_S5-->L498-1-D288: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67180#L498-1-D288 [3322] L498-1-D288-->L498-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67376#L498-1_accept_S5 [4184] L498-1_accept_S5-->_curr_par_neq_in.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68147#_curr_par_neq_in.applyEXIT_accept_S5 >[5141] _curr_par_neq_in.applyEXIT_accept_S5-->L923-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68148#L923-D291 [3341] L923-D291-->L923_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69067#L923_accept_S5 [4333] L923_accept_S5-->L931_accept_S5: Formula: (not (= v_meta.local_metadata.first_visit_25 1))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_25}  AuxVars[]  AssignedVars[] 69065#L931_accept_S5 [3867] L931_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.failure_visit_28 1)  InVars {meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  OutVars{meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_28}  AuxVars[]  AssignedVars[] 68317#L935_accept_S5 [3608] L935_accept_S5-->L935_accept_S5-D96: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 69129#L935_accept_S5-D96 [3268] L935_accept_S5-D96-->send_in_ingress_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68613#send_in_ingress_0.applyENTRY_accept_S5 [4384] send_in_ingress_0.applyENTRY_accept_S5-->L996_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_20 send_in_ingress_0.action.send_in))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_20}  AuxVars[]  AssignedVars[] 68614#L996_accept_S5 [4455] L996_accept_S5-->L996-1_accept_S5: Formula: (not (= v_send_in_ingress_0.action_run_22 send_in_ingress_0.action.NoAction_23))  InVars {send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  OutVars{send_in_ingress_0.action_run=v_send_in_ingress_0.action_run_22}  AuxVars[]  AssignedVars[] 68316#L996-1_accept_S5 [3999] L996-1_accept_S5-->send_in_ingress_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68318#send_in_ingress_0.applyEXIT_accept_S5 >[4951] send_in_ingress_0.applyEXIT_accept_S5-->L934-D252: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68471#L934-D252 [4732] L934-D252-->L934_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67384#L934_accept_S5 [3327] L934_accept_S5-->L881_accept_S5: Formula: (or (not (= v_meta.local_metadata.failure_visit_31 0)) (not (= v_meta.local_metadata.first_visit_31 0)))  InVars {meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  OutVars{meta.local_metadata.first_visit=v_meta.local_metadata.first_visit_31, meta.local_metadata.failure_visit=v_meta.local_metadata.failure_visit_31}  AuxVars[]  AssignedVars[] 67385#L881_accept_S5 [4302] L881_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68567#ingressEXIT_accept_S5 >[4899] ingressEXIT_accept_S5-->L954-D387: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68517#L954-D387 [4245] L954-D387-->L954_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67963#L954_accept_S5 [4565] L954_accept_S5-->L954_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67962#L954_accept_S5-D9 [3685] L954_accept_S5-D9-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67964#egressFINAL_accept_S5 [4666] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68643#egressEXIT_accept_S5 >[4923] egressEXIT_accept_S5-->L955-D405: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68162#L955-D405 [3847] L955-D405-->L955_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67232#L955_accept_S5 [3254] L955_accept_S5-->L955_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67233#L955_accept_S5-D54 [4350] L955_accept_S5-D54-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67285#computeChecksumFINAL_accept_S5 [3282] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67286#computeChecksumEXIT_accept_S5 >[5059] computeChecksumEXIT_accept_S5-->L956-D237: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67339#L956-D237 [3307] L956-D237-->L956_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67340#L956_accept_S5 [3427] L956_accept_S5-->L958_accept_S5: Formula: (not v_forward_38)  InVars {forward=v_forward_38}  OutVars{forward=v_forward_38}  AuxVars[]  AssignedVars[] 67565#L958_accept_S5 [4010] L958_accept_S5-->L957-1_accept_S5: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 67218#L957-1_accept_S5 [3248] L957-1_accept_S5-->L961_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_126 v_meta.local_metadata.pkt_par_53))) (or (and (not .cse0) (not v__p4ltl_0_10)) (and v__p4ltl_0_10 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_126, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_53}  AuxVars[]  AssignedVars[_p4ltl_0] 67219#L961_accept_S5 [4639] L961_accept_S5-->L962_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_49 0))) (or (and (not .cse0) (not v__p4ltl_1_9)) (and v__p4ltl_1_9 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_49, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 67563#L962_accept_S5 [3424] L962_accept_S5-->L963_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_52 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  AuxVars[]  AssignedVars[_p4ltl_2] 66907#L963_accept_S5 [3117] L963_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 0))) (or (and (not v__p4ltl_3_11) .cse0) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  AuxVars[]  AssignedVars[_p4ltl_3] 66909#mainFINAL_accept_S5 [3190] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67085#mainEXIT_accept_S5 >[5328] mainEXIT_accept_S5-->L969-1-D255: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68562#L969-1-D255 [4297] L969-1-D255-->L969-1_accept_S5: Formula: (and v_hdr.bfsTag.valid_20 (or v__p4ltl_3_8 v__p4ltl_2_8))  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_3=v__p4ltl_3_8, hdr.bfsTag.valid=v_hdr.bfsTag.valid_20}  AuxVars[]  AssignedVars[] 68563#L969-1_accept_S5 
[2023-02-06 19:11:40,115 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:11:40,115 INFO  L85        PathProgramCache]: Analyzing trace with hash -439428541, now seen corresponding path program 1 times
[2023-02-06 19:11:40,115 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:11:40,115 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [869877437]
[2023-02-06 19:11:40,115 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:11:40,115 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:11:40,169 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,231 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:40,235 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,270 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:40,272 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,279 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:40,279 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,283 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:40,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,284 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:40,284 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,284 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:40,285 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,291 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:40,292 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,295 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:40,296 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,296 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:40,296 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,300 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 20
[2023-02-06 19:11:40,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,300 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 157
[2023-02-06 19:11:40,301 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,301 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:11:40,301 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,302 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 180
[2023-02-06 19:11:40,310 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,318 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:40,321 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,324 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-02-06 19:11:40,325 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:11:40,327 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,327 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 19:11:40,327 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,328 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-02-06 19:11:40,328 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,329 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:11:40,331 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,335 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:11:40,336 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,336 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:40,337 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 19:11:40,340 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:11:40,342 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,345 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 40
[2023-02-06 19:11:40,346 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,346 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-06 19:11:40,347 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,347 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-06 19:11:40,348 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:11:40,349 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:11:40,349 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:11:40,349 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [869877437]
[2023-02-06 19:11:40,349 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [869877437] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:11:40,349 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:11:40,349 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:11:40,349 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [509205049]
[2023-02-06 19:11:40,349 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:11:40,349 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:11:40,350 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:11:40,350 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:11:40,350 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=50, Invalid=132, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:11:40,351 INFO  L87              Difference]: Start difference. First operand 2305 states and 2519 transitions. cyclomatic complexity: 217 Second operand  has 14 states, 13 states have (on average 24.846153846153847) internal successors, (323), 4 states have internal predecessors, (323), 2 states have call successors, (27), 11 states have call predecessors, (27), 3 states have return successors, (26), 3 states have call predecessors, (26), 2 states have call successors, (26)
[2023-02-06 19:11:46,579 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:11:46,579 INFO  L93              Difference]: Finished difference Result 3030 states and 3392 transitions.
[2023-02-06 19:11:46,579 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 52 states. 
[2023-02-06 19:11:46,579 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3030 states and 3392 transitions.
[2023-02-06 19:11:46,583 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:11:46,583 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3030 states to 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 19:11:46,583 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 19:11:46,583 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:11:46,583 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 12 ============
[2023-02-06 19:11:46,583 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 19:11:46,583 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:11:46,583 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 19:11:46,587 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:11:46 BasicIcfg
[2023-02-06 19:11:46,587 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 19:11:46,587 INFO  L158              Benchmark]: Toolchain (without parser) took 64303.16ms. Allocated memory was 47.2MB in the beginning and 805.3MB in the end (delta: 758.1MB). Free memory was 28.1MB in the beginning and 389.6MB in the end (delta: -361.5MB). Peak memory consumption was 395.7MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,588 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.10ms. Allocated memory is still 47.2MB. Free memory was 31.7MB in the beginning and 31.7MB in the end (delta: 29.9kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 19:11:46,588 INFO  L158              Benchmark]: Boogie Preprocessor took 44.32ms. Allocated memory is still 47.2MB. Free memory was 28.0MB in the beginning and 21.9MB in the end (delta: 6.1MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,588 INFO  L158              Benchmark]: ThufvSpecLang took 24.84ms. Allocated memory is still 47.2MB. Free memory was 21.9MB in the beginning and 19.6MB in the end (delta: 2.3MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,589 INFO  L158              Benchmark]: RCFGBuilder took 438.85ms. Allocated memory was 47.2MB in the beginning and 74.4MB in the end (delta: 27.3MB). Free memory was 19.6MB in the beginning and 34.6MB in the end (delta: -15.0MB). Peak memory consumption was 11.7MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,589 INFO  L158              Benchmark]: ThufvLTL2Aut took 41.03ms. Allocated memory is still 74.4MB. Free memory was 34.6MB in the beginning and 31.1MB in the end (delta: 3.5MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,589 INFO  L158              Benchmark]: BÃ¼chi Program Product took 395.30ms. Allocated memory was 74.4MB in the beginning and 94.4MB in the end (delta: 19.9MB). Free memory was 31.1MB in the beginning and 45.7MB in the end (delta: -14.7MB). Peak memory consumption was 15.7MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,589 INFO  L158              Benchmark]: BlockEncodingV2 took 201.54ms. Allocated memory was 94.4MB in the beginning and 131.1MB in the end (delta: 36.7MB). Free memory was 45.7MB in the beginning and 86.3MB in the end (delta: -40.5MB). Peak memory consumption was 25.9MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,590 INFO  L158              Benchmark]: BuchiAutomizer took 63153.49ms. Allocated memory was 131.1MB in the beginning and 805.3MB in the end (delta: 674.2MB). Free memory was 85.7MB in the beginning and 389.6MB in the end (delta: -303.9MB). Peak memory consumption was 369.9MB. Max. memory is 4.3GB.
[2023-02-06 19:11:46,591 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1698 locations, 2296 edges
  - StatisticsResult: Encoded RCFG
    1687 locations, 2280 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.10ms. Allocated memory is still 47.2MB. Free memory was 31.7MB in the beginning and 31.7MB in the end (delta: 29.9kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 44.32ms. Allocated memory is still 47.2MB. Free memory was 28.0MB in the beginning and 21.9MB in the end (delta: 6.1MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 24.84ms. Allocated memory is still 47.2MB. Free memory was 21.9MB in the beginning and 19.6MB in the end (delta: 2.3MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 438.85ms. Allocated memory was 47.2MB in the beginning and 74.4MB in the end (delta: 27.3MB). Free memory was 19.6MB in the beginning and 34.6MB in the end (delta: -15.0MB). Peak memory consumption was 11.7MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 41.03ms. Allocated memory is still 74.4MB. Free memory was 34.6MB in the beginning and 31.1MB in the end (delta: 3.5MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 395.30ms. Allocated memory was 74.4MB in the beginning and 94.4MB in the end (delta: 19.9MB). Free memory was 31.1MB in the beginning and 45.7MB in the end (delta: -14.7MB). Peak memory consumption was 15.7MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 201.54ms. Allocated memory was 94.4MB in the beginning and 131.1MB in the end (delta: 36.7MB). Free memory was 45.7MB in the beginning and 86.3MB in the end (delta: -40.5MB). Peak memory consumption was 25.9MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 63153.49ms. Allocated memory was 131.1MB in the beginning and 805.3MB in the end (delta: 674.2MB). Free memory was 85.7MB in the beginning and 389.6MB in the end (delta: -303.9MB). Peak memory consumption was 369.9MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    429 locations, 558 edges
  - StatisticsResult: BuchiProgram size
    1698 locations, 2296 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 11 terminating modules (11 trivial, 0 deterministic, 0 nondeterministic). 11 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 63.1s and 12 iterations.  TraceHistogramMax:1. Analysis of lassos took 3.2s. Construction of modules took 51.7s. BÃ¼chi inclusion checks took 7.3s. Highest rank in rank-based complementation 0. Minimization of det autom 11. Minimization of nondet autom 0. Automata minimization 0.3s AutomataMinimizationTime, 10 MinimizatonAttempts, 15652 StatesRemovedByMinimization, 10 NontrivialMinimizations. Non-live state removal took 0.2s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 72095 SdHoareTripleChecker+Valid, 55.0s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 71047 mSDsluCounter, 46020 SdHoareTripleChecker+Invalid, 51.7s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 27457 mSDsCounter, 31855 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 71383 IncrementalHoareTripleChecker+Invalid, 103238 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 31854 mSolverCounterUnsat, 18563 mSDtfsCounter, 71383 mSolverCounterSat, 0.4s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU11 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.bfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
