--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 346127 paths analyzed, 653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.575ns.
--------------------------------------------------------------------------------
Slack:                  6.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.479ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y36.B6      net (fanout=3)        1.585   M_state_q_FSM_FFd10
    SLICE_X10Y36.B       Tilo                  0.235   myGame/Mmux_out1011
                                                       M_state_q_M_myGame_asel<1>21
    SLICE_X17Y33.A3      net (fanout=10)       1.139   M_state_q_M_myGame_asel<1>2
    SLICE_X17Y33.A       Tilo                  0.259   myGame/M_muxA_out[4]
                                                       M_state_q_M_myGame_asel<1>1
    SLICE_X9Y38.B3       net (fanout=31)       1.692   M_myGame_asel[1]
    SLICE_X9Y38.B        Tilo                  0.259   myGame/muxA/N93
                                                       myGame/muxA/Mmux_out131
    SLICE_X12Y33.CX      net (fanout=3)        1.264   myGame/M_muxA_out[6]
    SLICE_X12Y33.COUT    Tcxcy                 0.117   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.479ns (2.797ns logic, 10.682ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.B2      net (fanout=16)       1.457   myGame/Mmux_out1011
    SLICE_X12Y32.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (3.296ns logic, 10.110ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.392ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X14Y38.D3      net (fanout=3)        1.471   M_state_q_FSM_FFd11
    SLICE_X14Y38.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X17Y33.A5      net (fanout=6)        1.117   M_state_q_M_myGame_asel<1>1
    SLICE_X17Y33.A       Tilo                  0.259   myGame/M_muxA_out[4]
                                                       M_state_q_M_myGame_asel<1>1
    SLICE_X9Y38.B3       net (fanout=31)       1.692   M_myGame_asel[1]
    SLICE_X9Y38.B        Tilo                  0.259   myGame/muxA/N93
                                                       myGame/muxA/Mmux_out131
    SLICE_X12Y33.CX      net (fanout=3)        1.264   myGame/M_muxA_out[6]
    SLICE_X12Y33.COUT    Tcxcy                 0.117   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.392ns (2.846ns logic, 10.546ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  6.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.369ns (Levels of Logic = 10)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.B2      net (fanout=16)       1.457   myGame/Mmux_out1011
    SLICE_X12Y32.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.369ns (3.296ns logic, 10.073ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.351ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X14Y31.B2      net (fanout=16)       1.603   myGame/Mmux_out1011
    SLICE_X14Y31.DMUX    Topbd                 0.644   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<1>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.351ns (3.063ns logic, 10.288ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  6.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.314ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X14Y31.B2      net (fanout=16)       1.603   myGame/Mmux_out1011
    SLICE_X14Y31.DMUX    Topbd                 0.644   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<1>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.314ns (3.063ns logic, 10.251ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  6.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.281ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.C4      net (fanout=13)       1.605   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topcd                 0.493   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<2>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.281ns (2.912ns logic, 10.369ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.280ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.A5      net (fanout=13)       1.430   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topad                 0.667   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<0>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.280ns (3.086ns logic, 10.194ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_8 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_8 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_8
    SLICE_X10Y45.C4      net (fanout=7)        1.336   M_myGame_display[8]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y45.D4      net (fanout=7)        0.496   Mmux_M_myGame_asel312
    SLICE_X10Y45.D       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel31_SW0_1
    SLICE_X17Y37.B1      net (fanout=9)        2.485   Mmux_M_myGame_asel31_SW0
    SLICE_X17Y37.B       Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out81
    SLICE_X12Y32.BX      net (fanout=18)       1.037   myGame/M_muxA_out[1]
    SLICE_X12Y32.COUT    Tbxcy                 0.156   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (2.954ns logic, 10.359ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.244ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.C4      net (fanout=13)       1.605   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topcd                 0.493   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<2>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.244ns (2.912ns logic, 10.332ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.243ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.A5      net (fanout=13)       1.430   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topad                 0.667   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<0>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.243ns (3.086ns logic, 10.157ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  6.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_8 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.293ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_8 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_8
    SLICE_X10Y45.C4      net (fanout=7)        1.336   M_myGame_display[8]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y34.A3      net (fanout=7)        1.834   Mmux_M_myGame_asel312
    SLICE_X10Y34.A       Tilo                  0.235   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel31_SW0
    SLICE_X17Y33.B1      net (fanout=12)       1.360   N4
    SLICE_X17Y33.B       Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out21
    SLICE_X12Y34.CX      net (fanout=4)        1.811   myGame/M_muxA_out[10]
    SLICE_X12Y34.COUT    Tcxcy                 0.117   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y35.AMUX    Tcina                 0.220   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y37.B1      net (fanout=2)        1.005   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X13Y37.B       Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c63
    SLICE_X13Y37.C4      net (fanout=1)        0.320   myGame/myalu/Mmux_c62
    SLICE_X13Y37.C       Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X12Y42.D4      net (fanout=4)        1.687   M_myGame_eq[12]
    SLICE_X12Y42.CMUX    Topdc                 0.456   myGame/Mmux_c106
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2_F
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2
    SLICE_X13Y42.C1      net (fanout=1)        0.999   N57
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.293ns (2.938ns logic, 10.355ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.242ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X8Y46.B5       net (fanout=3)        0.428   M_state_q_FSM_FFd10
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.B2      net (fanout=16)       1.457   myGame/Mmux_out1011
    SLICE_X12Y32.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (3.247ns logic, 9.995ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.236ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X12Y32.A5      net (fanout=13)       1.217   Mmux_M_myGame_asel31
    SLICE_X12Y32.COUT    Topcya                0.474   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.236ns (3.287ns logic, 9.949ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.220ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.B2      net (fanout=16)       1.457   myGame/Mmux_out1011
    SLICE_X12Y32.DMUX    Topbd                 0.695   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X11Y34.D2      net (fanout=2)        1.459   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.220ns (3.114ns logic, 10.106ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  6.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.199ns (Levels of Logic = 10)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X12Y32.A5      net (fanout=13)       1.217   Mmux_M_myGame_asel31
    SLICE_X12Y32.COUT    Topcya                0.474   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.199ns (3.287ns logic, 9.912ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.187ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X8Y46.B5       net (fanout=3)        0.428   M_state_q_FSM_FFd10
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X14Y31.B2      net (fanout=16)       1.603   myGame/Mmux_out1011
    SLICE_X14Y31.DMUX    Topbd                 0.644   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<1>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (3.014ns logic, 10.173ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  6.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.183ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.B2      net (fanout=16)       1.457   myGame/Mmux_out1011
    SLICE_X12Y32.DMUX    Topbd                 0.695   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X11Y34.D2      net (fanout=2)        1.459   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.183ns (3.114ns logic, 10.069ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  6.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.173ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X12Y32.C4      net (fanout=13)       1.300   Mmux_M_myGame_asel31
    SLICE_X12Y32.COUT    Topcyc                0.328   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<2>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.173ns (3.141ns logic, 10.032ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_3 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.195ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.287 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_3 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.CQ      Tcko                  0.430   M_myGame_display[4]
                                                       myGame/board/M_reg_q_3
    SLICE_X8Y46.C1       net (fanout=11)       2.347   M_myGame_display[3]
    SLICE_X8Y46.C        Tilo                  0.255   M_state_q_FSM_FFd9
                                                       Mmux_M_myGame_asel3131
    SLICE_X15Y33.B2      net (fanout=7)        2.221   Mmux_M_myGame_asel313
    SLICE_X15Y33.B       Tilo                  0.259   myGame/myalu/Sh381
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X15Y33.C4      net (fanout=6)        0.346   myGame/Mmux_out1011_1
    SLICE_X15Y33.C       Tilo                  0.259   myGame/myalu/Sh381
                                                       myGame/muxA/Mmux_out141
    SLICE_X12Y33.DX      net (fanout=3)        0.516   myGame/M_muxA_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.195ns (2.763ns logic, 10.432ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.136ns (Levels of Logic = 10)
  Clock Path Skew:      -0.063ns (0.592 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X8Y46.B4       net (fanout=3)        0.506   M_state_q_FSM_FFd11
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X12Y32.C4      net (fanout=13)       1.300   Mmux_M_myGame_asel31
    SLICE_X12Y32.COUT    Topcyc                0.328   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<2>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (3.141ns logic, 9.995ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.117ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X8Y46.B5       net (fanout=3)        0.428   M_state_q_FSM_FFd10
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.C4      net (fanout=13)       1.605   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topcd                 0.493   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<2>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (2.863ns logic, 10.254ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  6.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X8Y46.B5       net (fanout=3)        0.428   M_state_q_FSM_FFd10
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X14Y31.A5      net (fanout=13)       1.430   Mmux_M_myGame_asel31
    SLICE_X14Y31.DMUX    Topad                 0.667   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<0>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (3.037ns logic, 10.079ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_8 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.162ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_8 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_8
    SLICE_X10Y45.C4      net (fanout=7)        1.336   M_myGame_display[8]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y45.D4      net (fanout=7)        0.496   Mmux_M_myGame_asel312
    SLICE_X10Y45.D       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel31_SW0_1
    SLICE_X17Y37.B1      net (fanout=9)        2.485   Mmux_M_myGame_asel31_SW0
    SLICE_X17Y37.B       Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out81
    SLICE_X12Y32.BX      net (fanout=18)       1.037   myGame/M_muxA_out[1]
    SLICE_X12Y32.DMUX    Tbxd                  0.403   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X11Y34.D2      net (fanout=2)        1.459   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (2.807ns logic, 10.355ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_8 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_8 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_8
    SLICE_X10Y45.C4      net (fanout=7)        1.336   M_myGame_display[8]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y45.D4      net (fanout=7)        0.496   Mmux_M_myGame_asel312
    SLICE_X10Y45.D       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel31_SW0_1
    SLICE_X17Y37.B1      net (fanout=9)        2.485   Mmux_M_myGame_asel31_SW0
    SLICE_X17Y37.B       Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out81
    SLICE_X14Y31.BX      net (fanout=18)       1.024   myGame/M_muxA_out[1]
    SLICE_X14Y31.DMUX    Tbxd                  0.368   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X11Y34.D1      net (fanout=2)        1.495   myGame/myalu/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X11Y34.D       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c184
    SLICE_X11Y34.C3      net (fanout=1)        0.768   myGame/myalu/Mmux_c183
    SLICE_X11Y34.C       Tilo                  0.259   myGame/myalu/Mmux_c183
                                                       myGame/myalu/Mmux_c188
    SLICE_X15Y40.D1      net (fanout=4)        1.776   M_myGame_eq[3]
    SLICE_X15Y40.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X13Y42.A1      net (fanout=2)        0.998   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.150ns (2.772ns logic, 10.378ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  6.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.142ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X10Y45.C5      net (fanout=5)        1.165   M_myGame_display[12]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y45.D4      net (fanout=7)        0.496   Mmux_M_myGame_asel312
    SLICE_X10Y45.D       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel31_SW0_1
    SLICE_X17Y37.B1      net (fanout=9)        2.485   Mmux_M_myGame_asel31_SW0
    SLICE_X17Y37.B       Tilo                  0.259   myGame/M_muxA_out[2]
                                                       myGame/muxA/Mmux_out81
    SLICE_X12Y32.BX      net (fanout=18)       1.037   myGame/M_muxA_out[1]
    SLICE_X12Y32.COUT    Tbxcy                 0.156   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.142ns (2.954ns logic, 10.188ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.080ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y36.B6      net (fanout=3)        1.585   M_state_q_FSM_FFd10
    SLICE_X10Y36.B       Tilo                  0.235   myGame/Mmux_out1011
                                                       M_state_q_M_myGame_asel<1>21
    SLICE_X17Y33.A3      net (fanout=10)       1.139   M_state_q_M_myGame_asel<1>2
    SLICE_X17Y33.A       Tilo                  0.259   myGame/M_muxA_out[4]
                                                       M_state_q_M_myGame_asel<1>1
    SLICE_X9Y38.B3       net (fanout=31)       1.692   M_myGame_asel[1]
    SLICE_X9Y38.B        Tilo                  0.259   myGame/muxA/N93
                                                       myGame/muxA/Mmux_out131
    SLICE_X12Y33.CX      net (fanout=3)        1.264   myGame/M_muxA_out[6]
    SLICE_X12Y33.COUT    Tcxcy                 0.117   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.C6      net (fanout=2)        0.866   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.080ns (2.797ns logic, 10.283ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.525   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X10Y45.C5      net (fanout=5)        1.165   M_myGame_display[12]
    SLICE_X10Y45.C       Tilo                  0.235   M_state_q_FSM_FFd8
                                                       Mmux_M_myGame_asel3121
    SLICE_X10Y34.A3      net (fanout=7)        1.834   Mmux_M_myGame_asel312
    SLICE_X10Y34.A       Tilo                  0.235   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel31_SW0
    SLICE_X17Y33.B1      net (fanout=12)       1.360   N4
    SLICE_X17Y33.B       Tilo                  0.259   myGame/M_muxA_out[4]
                                                       myGame/muxA/Mmux_out21
    SLICE_X12Y34.CX      net (fanout=4)        1.811   myGame/M_muxA_out[10]
    SLICE_X12Y34.COUT    Tcxcy                 0.117   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y35.AMUX    Tcina                 0.220   myGame/myalu/a[15]_b[15]_add_0_OUT[15]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y37.B1      net (fanout=2)        1.005   myGame/myalu/a[15]_b[15]_add_0_OUT[12]
    SLICE_X13Y37.B       Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c63
    SLICE_X13Y37.C4      net (fanout=1)        0.320   myGame/myalu/Mmux_c62
    SLICE_X13Y37.C       Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X12Y42.D4      net (fanout=4)        1.687   M_myGame_eq[12]
    SLICE_X12Y42.CMUX    Topdc                 0.456   myGame/Mmux_c106
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2_F
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2
    SLICE_X13Y42.C1      net (fanout=1)        0.999   N57
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (2.938ns logic, 10.184ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.073ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.592 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd9
    SLICE_X8Y46.B2       net (fanout=5)        0.543   M_state_q_FSM_FFd9
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y36.D4      net (fanout=6)        1.007   Mmux_M_myGame_asel3111
    SLICE_X10Y36.D       Tilo                  0.235   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X12Y32.D3      net (fanout=16)       1.295   myGame/Mmux_out1011
    SLICE_X12Y32.COUT    Topcyd                0.312   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.073ns (3.125ns logic, 9.948ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.072ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.592 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X8Y46.B5       net (fanout=3)        0.428   M_state_q_FSM_FFd10
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_FSM_FFd9
                                                       M_state_q__n04873_SW0
    SLICE_X8Y30.C2       net (fanout=2)        2.098   N32
    SLICE_X8Y30.C        Tilo                  0.255   M_state_q__n0487
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X10Y37.B6      net (fanout=6)        1.086   Mmux_M_myGame_asel3111
    SLICE_X10Y37.B       Tilo                  0.235   M_counter_q[27]
                                                       Mmux_M_myGame_asel31_1
    SLICE_X12Y32.A5      net (fanout=13)       1.217   Mmux_M_myGame_asel31
    SLICE_X12Y32.COUT    Topcya                0.474   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y37.A1      net (fanout=2)        2.009   myGame/myalu/a[15]_b[15]_add_0_OUT[9]
    SLICE_X12Y37.A       Tilo                  0.254   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X12Y37.C1      net (fanout=1)        0.540   myGame/myalu/Mmux_c301
    SLICE_X12Y37.C       Tilo                  0.255   myGame/myalu/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X17Y38.D2      net (fanout=3)        1.185   M_myGame_eq[9]
    SLICE_X17Y38.D       Tilo                  0.259   N113
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW1
    SLICE_X13Y42.A2      net (fanout=2)        1.265   N113
    SLICE_X13Y42.CLK     Tas                   0.373   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.072ns (3.238ns logic, 9.834ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_0_IBUF/CLK0
  Logical resource: u/M_last_q/CLK0
  Location pin: ILOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_1_IBUF/CLK0
  Logical resource: o/M_last_q/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_2_IBUF/CLK0
  Logical resource: d/M_last_q/CLK0
  Location pin: ILOGIC_X2Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_3_IBUF/CLK0
  Logical resource: l/M_last_q/CLK0
  Location pin: ILOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_4_IBUF/CLK0
  Logical resource: r/M_last_q/CLK0
  Location pin: ILOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_21_IBUF/CLK0
  Logical resource: l3/M_last_q/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_22_IBUF/CLK0
  Logical resource: l2/M_last_q/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_23_IBUF/CLK0
  Logical resource: l1/M_last_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[0]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd41/CLK
  Logical resource: M_state_q_FSM_FFd38/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd41/CLK
  Logical resource: M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd41/CLK
  Logical resource: M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd41/CLK
  Logical resource: M_state_q_FSM_FFd41/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd11/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd12/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd13/SR
  Logical resource: M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X8Y47.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_7/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_8/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_11/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[12]/CLK
  Logical resource: myGame/board/M_reg_q_12/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y11.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X6Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.575|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 346127 paths, 0 nets, and 2322 connections

Design statistics:
   Minimum period:  13.575ns{1}   (Maximum frequency:  73.665MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 02 15:16:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



