
---------- Begin Simulation Statistics ----------
final_tick                               170507721250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1765                       # Simulator instruction rate (inst/s)
host_mem_usage                               26721748                       # Number of bytes of host memory used
host_op_rate                                     1810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77496.31                       # Real time elapsed on the host
host_tick_rate                                 645318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136799593                       # Number of instructions simulated
sim_ops                                     140230999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050010                       # Number of seconds simulated
sim_ticks                                 50009731250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.244481                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270143                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               363856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4404                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23844                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            339588                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43077                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52235                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9158                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  106603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3473272                       # Number of instructions committed
system.cpu.committedOps                       3851415                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.605584                       # CPI: cycles per instruction
system.cpu.discardedOps                         66515                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1996859                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            853327                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385285                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7725778                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.277348                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4390                       # number of quiesce instructions executed
system.cpu.numCycles                         12523173                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2324041     60.34%     60.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14761      0.38%     60.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                 925322     24.03%     84.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587291     15.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3851415                       # Class of committed instruction
system.cpu.quiesceCycles                     67492397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4797395                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1886229                       # Transaction distribution
system.membus.trans_dist::ReadResp            1891409                       # Transaction distribution
system.membus.trans_dist::WriteReq             991424                       # Transaction distribution
system.membus.trans_dist::WriteResp            991424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4585                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2547                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2082                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2083                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4935                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5665050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5665050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5776971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       719040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       877242                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    181279768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    181279768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182173202                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2889865                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000125                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011192                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2889503     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     362      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2889865                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7447324015                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90882500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1621343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17661119                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89630265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11494242518                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1271000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982849                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931395                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914244                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2029568                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2029568                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3927622                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3927621                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11219005                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11403325                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11914379                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    179504012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    182453132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    189570550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20244140125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         13052275                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16414633927                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10021701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7862790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34727321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862790                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897092                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759882                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7862790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48487203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20639823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897092                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027605                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924698                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28564521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1881745                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1881737                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       950784                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       950784                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5517354                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5665050                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    176554892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    181279768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3491808                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3491808    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3491808                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8064115140                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10359405000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100347432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    105262632                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2379184                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4807204                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25086858                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25240458                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       594796                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       670704                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006558114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47176738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51108133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2104842985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47574421                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48550951                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96125372                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054132534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95727689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51108133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200968357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    175439884                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    233635852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    101974016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121504652                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    223478668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     43859971                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1812480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45678595                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25493504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3797023                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29290527                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3508114913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1159761481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4671807789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2039083463                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2429620175                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4468703639                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5547198377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3589381657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9140511428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        23552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          368                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          621                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       323777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       470948                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         794725                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       323777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       323777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       323777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       470948                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        794725                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1772660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    118555724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         425536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          120855320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       293440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57999360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61143616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1852436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1888389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       906240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             955369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     35446301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2370653092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8509064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2416636062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5867658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47176738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1159761481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1222634365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5867658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82623039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3530414573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8509064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3639270427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2756396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000393670000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3380433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1013870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1888394                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     955369                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1888394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   955369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            117854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            117873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            117916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            117924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           117839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           117872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             59683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             59734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             59763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59652                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62906235070                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9430015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112413813820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33354.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59604.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4935                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1758175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  887570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1888385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               955369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1638867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 153609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       195608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.643123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.695885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.969773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6236      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4933      2.52%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3113      1.59%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3474      1.78%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4223      2.16%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2674      1.37%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2582      1.32%     13.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2953      1.51%     15.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       165420     84.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       195608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     568.618100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1108.306933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2480     74.81%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.09%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.09%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.09%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.12%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.12%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.12%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          107      3.23%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.15%     78.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.15%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     79.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.12%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     79.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.21%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          508     15.32%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.06%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           78      2.35%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      0.27%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.06%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.21%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.18%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           61      1.84%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     288.189442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     53.317894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.080808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2295     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      1.75%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      0.66%     71.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.36%     72.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.33%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.36%     72.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.18%     72.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.12%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.12%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.15%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.09%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     73.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.06%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     73.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.06%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      1.12%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          826     24.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              120704192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61142272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               120855640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61143616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2413.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1222.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2416.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1222.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009776875                       # Total gap between requests
system.mem_ctrls.avgGap                      17585.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1772660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    118409804                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       418752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       293120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57998336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35446301.263616569340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2367735259.525115013123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027605.377303442219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8373410.325015493669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5861259.252417998388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47176738.227322503924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1159741005.406822681427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862789.704553751275                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982848.713069218909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982848.713069218909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1852441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       906240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2269722360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 109638260180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217552225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    288279055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63229585965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33478202060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 907277032200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5759565740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    840582730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    921837195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81898.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59185.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    136825.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43356.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13790531.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    908154.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1001144.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    937429.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1094508.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1200308.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         96518864.249993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67367395.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3430175231.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1327694883                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     931377710.549951                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     294885401.400019                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6626762269.050193                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        132.509456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15045446035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32259547215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9609264.208428                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2515818.945483                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        52250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12939625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    128323051375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42184669875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1298814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1298814                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1298814                       # number of overall hits
system.cpu.icache.overall_hits::total         1298814                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10996250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10996250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10996250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10996250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1299067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1299067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1299067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1299067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43463.438735                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43463.438735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43463.438735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43463.438735                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10595125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10595125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10595125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10595125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.964427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.964427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.964427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.964427                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1298814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1298814                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10996250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10996250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1299067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1299067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43463.438735                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43463.438735                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10595125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10595125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.964427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.964427                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.004345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10925135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95834.517544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.004345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2598387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2598387                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1469534                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1469534                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1469534                       # number of overall hits
system.cpu.dcache.overall_hits::total         1469534                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8864                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8864                       # number of overall misses
system.cpu.dcache.overall_misses::total          8864                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    657630250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    657630250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    657630250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    657630250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1478398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1478398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1478398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1478398                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005996                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005996                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74191.138312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74191.138312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74191.138312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74191.138312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4585                       # number of writebacks
system.cpu.dcache.writebacks::total              4585                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    521587250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    521587250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    521587250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    521587250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74331.943851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74331.943851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74331.943851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74331.943851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2160.712703                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2160.712703                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       927459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          927459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    379746125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    379746125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       932407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       932407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76747.397939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76747.397939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4484                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4484                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    371473625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    371473625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75273.277609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75273.277609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.978591                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.978591                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       542075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         542075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    277884125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    277884125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       545991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       545991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70961.216803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70961.216803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    150113625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    150113625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72100.684438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72100.684438                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              699669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.696352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5920610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5920610                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170507721250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               170509931875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1765                       # Simulator instruction rate (inst/s)
host_mem_usage                               26721748                       # Number of bytes of host memory used
host_op_rate                                     1810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77497.63                       # Real time elapsed on the host
host_tick_rate                                 645335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136801270                       # Number of instructions simulated
sim_ops                                     140233069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050012                       # Number of seconds simulated
sim_ticks                                 50011941875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.232023                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270235                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               364041                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4404                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23864                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            339633                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43077                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52235                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9158                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  106686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3474949                       # Number of instructions committed
system.cpu.committedOps                       3853485                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.604862                       # CPI: cycles per instruction
system.cpu.discardedOps                         66566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1997923                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            853760                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7727209                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.277403                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4390                       # number of quiesce instructions executed
system.cpu.numCycles                         12526710                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2325246     60.34%     60.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14762      0.38%     60.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 925791     24.02%     84.75% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587685     15.25%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3853485                       # Class of committed instruction
system.cpu.quiesceCycles                     67492397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4799501                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          339                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1886408                       # Transaction distribution
system.membus.trans_dist::ReadResp            1891601                       # Transaction distribution
system.membus.trans_dist::WriteReq             991424                       # Transaction distribution
system.membus.trans_dist::WriteResp            991424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4593                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2552                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2082                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2083                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4945                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5665408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5665408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5777368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        23616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       720128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       878394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    181291224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    181291224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182186002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2890057                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000126                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011207                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2889694     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     363      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2890057                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7447583390                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90882500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1631843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17661119                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89684315                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11495201968                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1286000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982805                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931221                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914026                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2029568                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2029568                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3927979                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3927978                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11219719                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11404039                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11915093                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    179515436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    182464556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    189581974                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20245412375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         13052989                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16415727177                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10022058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7862442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34725786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896832                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759274                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7862442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48485060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20638911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896832                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027516                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924347                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28563258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1881924                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1881916                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       950784                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       950784                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5517712                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5665408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    176566348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    181291224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3491989                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3491989    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3491989                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8064318515                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10360300000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100351840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    105267040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2379276                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4807296                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25087960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25241560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       594819                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       670727                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006557559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47174653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51105874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2104838086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47574158                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48548805                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96122962                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054131716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95723458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51105874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200961048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    175439884                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    233635852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    101974016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121516076                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    223490092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     43859971                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1812480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     45678595                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25493504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3797380                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     29290884                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3507959848                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1159710218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4671601286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2038993332                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2429741207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4468734539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5546953180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3589451424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9140335825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        23616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          369                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          625                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       327602                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       472207                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         799809                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       327602                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       327602                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       327602                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       472207                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        799809                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1772660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    118567180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         426112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          120867352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       293952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57999360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61144128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1852615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1888577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       906240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             955377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     35444734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2370777369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8520205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2416769825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5877636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47174653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1159710218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1222590560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5877636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82619387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3530487587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8520205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3639360384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2756575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000393670000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3380777                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1013870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1888582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     955377                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1888582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   955377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            117887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            117905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            117950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            117941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           117839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           117872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             59683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             59734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             59763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59652                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62913357815                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9430955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112425871565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33354.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59604.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4935                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1758344                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  887570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1888573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               955377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1638989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 153610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       195626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.622034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.651146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.000188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6239      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4935      2.52%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3114      1.59%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3474      1.78%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4224      2.16%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2674      1.37%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2582      1.32%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2953      1.51%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       165431     84.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       195626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     568.618100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1108.306933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2480     74.81%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.09%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.09%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.09%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.12%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.12%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.12%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          107      3.23%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.15%     78.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.15%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     79.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.12%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     79.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.21%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          508     15.32%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.06%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           78      2.35%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      0.27%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.06%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.21%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.18%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           61      1.84%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     288.189442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     53.317894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    443.080808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2295     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      1.75%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      0.66%     71.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.36%     72.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.33%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.36%     72.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.18%     72.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.12%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.12%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.15%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.09%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     73.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.06%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     73.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.06%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      1.12%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          826     24.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              120716224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61142272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               120867672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61144128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2413.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1222.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2416.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1222.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50011989875                       # Total gap between requests
system.mem_ctrls.avgGap                      17585.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1772660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    118421260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       419328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       293120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57998336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 35444734.468231447041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2367859666.316946029663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027515.753206293564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8384557.453259257600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5861000.173371092416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47174652.923832304776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1159689742.601101398468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862442.153972051106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982805.269246506388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982805.269246506388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1852620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       906240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2269722360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 109649815225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217552225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    288781755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63229585965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33478202060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 907277032200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5759565740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    840582730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    921837195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81898.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59186.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    136825.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43373.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13766511.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    908154.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1001144.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    937429.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1094508.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1200308.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         96527745.899993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67373249.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3430517156.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1327694883                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     931436500.799951                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     294886088.700019                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6627215571.750193                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        132.512662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15045446035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32261547840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9609264.208428                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2515818.945483                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        52250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12939625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    128325262000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42184669875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1299365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1299365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1299365                       # number of overall hits
system.cpu.icache.overall_hits::total         1299365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          256                       # number of overall misses
system.cpu.icache.overall_misses::total           256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11125625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11125625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11125625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11125625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1299621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1299621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1299621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1299621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.472656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.472656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.472656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.472656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10719625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10719625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10719625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10719625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41873.535156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41873.535156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41873.535156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41873.535156                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1299365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1299365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11125625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11125625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1299621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1299621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.472656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.472656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10719625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10719625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41873.535156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41873.535156                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.004389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            46347305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80324.618718                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.004389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2599498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2599498                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1470405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1470405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1470405                       # number of overall hits
system.cpu.dcache.overall_hits::total         1470405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8874                       # number of overall misses
system.cpu.dcache.overall_misses::total          8874                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    658482125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    658482125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    658482125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    658482125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1479279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1479279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1479279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1479279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74203.529975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74203.529975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74203.529975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74203.529975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4593                       # number of writebacks
system.cpu.dcache.writebacks::total              4593                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45124                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    522422875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    522422875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    522422875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    522422875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74345.079693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74345.079693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74345.079693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74345.079693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2160.712703                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2160.712703                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       927936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          927936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    380598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    380598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       932894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       932894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76764.421138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76764.421138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4484                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4484                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    372309250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    372309250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97500000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75290.040445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75290.040445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.978591                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.978591                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       542469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         542469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    277884125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    277884125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       546385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       546385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70961.216803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70961.216803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    150113625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    150113625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72100.684438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72100.684438                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1489703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            197.573342                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5924144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5924144                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170509931875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
