module wideexpr_00733(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (-((({3{~&(((ctrl[2]?s5:4'sb0001))&(5'sb00001))}})<<<({$signed(+(-(2'sb00)))}))^~({(ctrl[4]?1'sb1:5'b01001),$signed((+((3'sb101)<<<(4'sb0101)))<<<(3'sb110))})))!=(1'sb1);
  assign y1 = (({2'b10,{(s5)&(3'b110),$unsigned(u5)}})^(6'sb101110))-(&({(ctrl[0]?(s4)<<<(u2):$signed(2'sb11)),{(s1)&(s6),-(4'sb1100),(4'sb1010)==(1'sb1)},($signed(3'sb001))+((2'sb00)|(s7))}));
  assign y2 = s2;
  assign y3 = ({($unsigned(6'sb001101))<<(u2)})>>>(((ctrl[7]?(ctrl[7]?3'sb101:$signed((u7)<<<(3'sb110))):+((ctrl[5]?{2{4'sb1100}}:s0))))<<(((s2)>>>((1'sb1)<<<({s3,3'b101})))>>(5'sb01000)));
  assign y4 = (ctrl[2]?3'sb111:((ctrl[5]?($signed(~^((+({1{1'sb1}}))>>>(+(6'b001101)))))<<<((ctrl[3]?(ctrl[7]?((+(s6))-((6'sb101111)<<<(s6)))^~(s0):4'sb0010):1'sb1)):$signed(-((1'b0)<<<(((ctrl[7]?1'sb0:5'sb10000))>>((ctrl[6]?(ctrl[3]?1'sb0:3'sb000):(6'sb011111)^~(5'sb01100))))))))>>>($signed(s7)));
  assign y5 = s4;
  assign y6 = (|(2'b11))>>>(2'b11);
  assign y7 = {3{(ctrl[7]?(ctrl[3]?-(s6):s0):5'sb10000)}};
endmodule
