<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.h' l='38' type='uint64_t llvm::AMDGPUMCCodeEmitter::getBinaryCodeForInstr(const llvm::MCInst &amp; MI, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='283' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<def f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='9' ll='38149' type='uint64_t llvm::AMDGPUMCCodeEmitter::getBinaryCodeForInstr(const llvm::MCInst &amp; MI, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<doc f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='1'>/*===- TableGen&apos;erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Machine Code Emitter                                                       *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/</doc>
