[["Instruction sets and their implementations.", ["Michael J. Flynn"], "http://doi.acm.org/10.1145/255237.255240"], ["VLIW-in-the-large: a model for fine grain parallelism exploitation on distributed memory multiprocessors.", ["Marco Danelutto", "Marco Vanneschi"], "http://doi.acm.org/10.1145/255237.255241"], ["A software pipelining based VLIW architecture and optimizing compiler.", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244"], ["A fine-grained MIMD architecture based upon register channels.", ["Rajiv Gupta"], "http://doi.acm.org/10.1145/255237.255245"], ["Hardware implementation of a general multi-way jump mechanism.", ["Soo-Mook Moon", "Scott D. Carson", "Ashok K. Agrawala"], "http://doi.acm.org/10.1145/255237.255247"], ["Software pipelining: a comparison and improvement.", ["Reese B. Jones", "Vicki H. Allan"], "http://doi.acm.org/10.1145/255237.255248"], ["Using a lookahead window in a compaction-based parallelizing compiler.", ["Toshio Nakatani", "Kemal Ebcioglu"], "http://doi.acm.org/10.1145/255237.255249"], ["Realistic scheduling: compaction for pipelined architectures.", ["Alexandru Nicolau", "Roni Potasman"], "http://doi.acm.org/10.1145/255237.255252"], ["An evaluation system for application specific architectures.", ["Alessandro De Gloria", "Paolo Faraboschi"], "http://doi.acm.org/10.1145/255237.255253"], ["A framework for high-speed controller design.", ["J. M. Mulder", "R. J. Portier", "A. Srivastava"], "http://doi.acm.org/10.1145/255237.255254"], ["High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator.", ["Paul Kenyon", "Prathima Agrawal", "Sharad C. Seth"], "http://doi.acm.org/10.1145/255237.255255"], ["Post-compaction register assignment in a retargetable compiler.", ["Philip H. Sweany", "Steven J. Beaty"], "http://doi.acm.org/10.1145/255237.255257"], ["Motivation and framework for using genetic algorithms for microcode compaction.", ["Steven J. Beaty", "Darrell Whitley", "Gearold Johnson"], "http://doi.acm.org/10.1145/255237.255259"], ["Ideograph/Ideogram: framework/hardware for eager evaluation.", ["S. ShouHan Wang", "Augustus K. Uht"], "http://doi.acm.org/10.1145/255237.255261"], ["An instruction reoderer for pipelined computers.", ["Jong-Jiann Shieh", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255262"], ["Optimization on instruction reorganization.", ["Feipei Lai", "Hung-Chang Lee", "Chun-Luh Lee"], "http://doi.acm.org/10.1145/255237.255264"], ["Automatic synthesis of a dual-PLA controller with a counter.", ["David Binger", "David Knapp"], "http://doi.acm.org/10.1145/255237.255266"], ["Interconnection synthesis with geometric constraints.", ["Forrest Brewer", "Barry M. Pangrle", "Andrew Seawright"], "http://doi.acm.org/10.1145/255237.255267"], ["An application of L systems to local microcode synthesis.", ["Farhad Mavaddat", "M. Mahmood", "Mantis H. M. Cheng"], "http://doi.acm.org/10.1145/255237.255269"], ["The selection of optimal cache lines for microprocessor-based controllers.", ["Tsang-Ling Sheu", "Yuan-Bao Shieh", "Woei Lin"], "http://doi.acm.org/10.1145/255237.255272"], ["Address compression through base register caching.", ["Arvin Park", "Matthew K. Farrens"], "http://doi.acm.org/10.1145/255237.255274"], ["A memory management unit and cache controller for the MARS system.", ["Feipei Lai", "Chyuan-Yow Wu", "Tai-Ming Parng"], "http://doi.acm.org/10.1145/255237.255276"], ["An evaluation of functional unit lengths for single-chip processors.", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/255237.255278"], ["A multiple floating point coprocessor architecture.", ["Lawrence Rauchwerger", "P. Michael Farmwald"], "http://doi.acm.org/10.1145/255237.255280"], ["A barrel shift microsystem for parallel processing.", ["Reuven Bakalash", "Zhong Xu"], "http://doi.acm.org/10.1145/255237.255281"], ["PRISM architecture: parallel and pipeline features.", ["Beverly Gocal"], "http://doi.acm.org/10.1145/255237.255283"], ["Topologies for the parallel backtracking Prolog engine.", ["L. Campanale", "Mario De Blasi", "Anna Gentile", "F. Greco"], "http://doi.acm.org/10.1145/255237.255285"], ["A high-level microprogrammed processor.", ["Christian Iseli", "Eduardo Sanchez"], "http://doi.acm.org/10.1145/255237.255287"], ["SMDSS - a structured microcode development and simulation system.", ["Djahida Smati", "Jerry P.-C. Hwang", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255289"], ["On the testing of microprogrammed processor.", ["S. Hwang", "Rochit Rajsuman", "Yashwant K. Malaiya"], "http://doi.acm.org/10.1145/255237.255291"], ["A weighted technique for programmable logic devices minimization.", ["C. Hwa Chang", "Hammad K. Azzam"], "http://doi.acm.org/10.1145/255237.255292"], ["Microprogramming heritage of RISC design.", ["Liwen Shih"], "http://doi.acm.org/10.1145/255237.255294"], ["A survey on bit dimension optimization strategies of microprograms.", ["Sunil R. Das", "Amiya Nayak"], "http://doi.acm.org/10.1145/255237.255295"], ["A model of a microprogrammed functional-oriented computing unit.", ["Monica Alderighi", "Giacomo R. Sechi"], "http://doi.acm.org/10.1145/255237.255297"]]