$date
	Sat Apr 16 12:44:46 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module HexEncoder_tb $end
$scope module dut $end
$var wire 4 ! in [3:0] $end
$var reg 7 " hexOut [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#2
b1000000 "
b0 !
#3
b1111001 "
b1 !
#4
b100100 "
b10 !
#5
b110000 "
b11 !
#6
b11001 "
b100 !
#7
b10010 "
b101 !
#8
b10 "
b110 !
#9
b1111000 "
b111 !
#10
b0 "
b1000 !
#11
b10000 "
b1001 !
#12
b1000 "
b1010 !
#13
b11 "
b1011 !
#14
b1000110 "
b1100 !
#15
b100001 "
b1101 !
#16
b110 "
b1110 !
#17
b1110 "
b1111 !
#18
b1000000 "
b0 !
#19
b1111001 "
b1 !
#20
b100100 "
b10 !
#21
b110000 "
b11 !
#22
b11001 "
b100 !
#23
b10010 "
b101 !
#24
b10 "
b110 !
#25
b1111000 "
b111 !
#26
b0 "
b1000 !
#27
b10000 "
b1001 !
#28
b1000 "
b1010 !
#29
b11 "
b1011 !
#30
b1000110 "
b1100 !
#31
b100001 "
b1101 !
#32
b110 "
b1110 !
#33
b1110 "
b1111 !
#35
