TimeQuest Timing Analyzer report for control_subsystem
Sun Jan 15 17:29:53 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASSERT_CONTROL'
 12. Slow Model Setup: 'not_reset'
 13. Slow Model Hold: 'not_reset'
 14. Slow Model Hold: 'ASSERT_CONTROL'
 15. Slow Model Recovery: 'not_reset'
 16. Slow Model Recovery: 'ASSERT_CONTROL'
 17. Slow Model Removal: 'not_reset'
 18. Slow Model Removal: 'ASSERT_CONTROL'
 19. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 20. Slow Model Minimum Pulse Width: 'not_reset'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'ASSERT_CONTROL'
 33. Fast Model Setup: 'not_reset'
 34. Fast Model Hold: 'not_reset'
 35. Fast Model Hold: 'ASSERT_CONTROL'
 36. Fast Model Recovery: 'not_reset'
 37. Fast Model Recovery: 'ASSERT_CONTROL'
 38. Fast Model Removal: 'not_reset'
 39. Fast Model Removal: 'ASSERT_CONTROL'
 40. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 41. Fast Model Minimum Pulse Width: 'not_reset'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; control_subsystem                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
; not_reset      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { not_reset }      ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 25.33 MHz ; 25.33 MHz       ; ASSERT_CONTROL ;      ;
; 28.39 MHz ; 28.39 MHz       ; not_reset      ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -19.511 ; -57.049       ;
; not_reset      ; -17.111 ; -49.849       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -4.726 ; -13.815       ;
; ASSERT_CONTROL ; -4.454 ; -12.999       ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; not_reset      ; -15.039 ; -25.006       ;
; ASSERT_CONTROL ; -10.000 ; -10.000       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -5.011 ; -5.011        ;
; ASSERT_CONTROL ; -4.739 ; -4.739        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.898 ; -63.499       ;
; not_reset      ; -1.483 ; -36.027       ;
+----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -19.511 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.946     ; 12.994     ;
; -19.351 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.943     ; 12.837     ;
; -19.239 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.674     ; 12.994     ;
; -19.192 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.943     ; 12.879     ;
; -19.079 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.671     ; 12.837     ;
; -19.032 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.940     ; 12.722     ;
; -18.920 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.671     ; 12.879     ;
; -18.760 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.668     ; 12.722     ;
; -18.346 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -6.344     ; 11.279     ;
; -18.295 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.545     ; 13.179     ;
; -18.186 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -6.341     ; 11.122     ;
; -18.074 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.072     ; 11.279     ;
; -18.023 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.273     ; 13.179     ;
; -17.976 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -3.542     ; 13.064     ;
; -17.914 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.069     ; 11.122     ;
; -17.704 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.270     ; 13.064     ;
; -17.130 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -4.943     ; 11.464     ;
; -16.858 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.671     ; 11.464     ;
; -16.738 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.673     ; 12.994     ;
; -16.578 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.670     ; 12.837     ;
; -16.466 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.401     ; 12.994     ;
; -16.419 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.670     ; 12.879     ;
; -16.306 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.398     ; 12.837     ;
; -16.259 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.667     ; 12.722     ;
; -16.147 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.398     ; 12.879     ;
; -16.084 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.019     ; 12.994     ;
; -15.987 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.395     ; 12.722     ;
; -15.924 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.016     ; 12.837     ;
; -15.812 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.747     ; 12.994     ;
; -15.765 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.016     ; 12.879     ;
; -15.652 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.744     ; 12.837     ;
; -15.605 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.013     ; 12.722     ;
; -15.573 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.071     ; 11.279     ;
; -15.522 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.272     ; 13.179     ;
; -15.493 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.744     ; 12.879     ;
; -15.413 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -4.068     ; 11.122     ;
; -15.333 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.741     ; 12.722     ;
; -15.301 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.799     ; 11.279     ;
; -15.250 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.000     ; 13.179     ;
; -15.203 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.269     ; 13.064     ;
; -15.141 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.796     ; 11.122     ;
; -14.931 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.997     ; 13.064     ;
; -14.919 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.417     ; 11.279     ;
; -14.868 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.618     ; 13.179     ;
; -14.759 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -3.414     ; 11.122     ;
; -14.647 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.145     ; 11.279     ;
; -14.596 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.346     ; 13.179     ;
; -14.549 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.615     ; 13.064     ;
; -14.487 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.142     ; 11.122     ;
; -14.357 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.670     ; 11.464     ;
; -14.311 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.254      ; 12.994     ;
; -14.277 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.343     ; 13.064     ;
; -14.151 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.257      ; 12.837     ;
; -14.085 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.398     ; 11.464     ;
; -14.039 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.526      ; 12.994     ;
; -13.992 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.257      ; 12.879     ;
; -13.879 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.529      ; 12.837     ;
; -13.832 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.260      ; 12.722     ;
; -13.720 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.529      ; 12.879     ;
; -13.703 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -2.016     ; 11.464     ;
; -13.560 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.532      ; 12.722     ;
; -13.431 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.744     ; 11.464     ;
; -13.146 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.144     ; 11.279     ;
; -13.095 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.655      ; 13.179     ;
; -12.986 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.141     ; 11.122     ;
; -12.874 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.872     ; 11.279     ;
; -12.823 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.927      ; 13.179     ;
; -12.776 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.658      ; 13.064     ;
; -12.714 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.869     ; 11.122     ;
; -12.504 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.930      ; 13.064     ;
; -11.930 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.257      ; 11.464     ;
; -11.658 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.529      ; 11.464     ;
; -10.670 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.955      ; 12.054     ;
; -10.351 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.958      ; 11.939     ;
; -10.297 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 5.072      ; 13.798     ;
; -10.025 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.072      ; 13.526     ;
; -9.978  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 5.075      ; 13.683     ;
; -9.797  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.072      ; 13.798     ;
; -9.706  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.075      ; 13.411     ;
; -9.525  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.072      ; 13.526     ;
; -9.505  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.557      ; 10.339     ;
; -9.478  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.075      ; 13.683     ;
; -9.206  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.075      ; 13.411     ;
; -9.132  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.674      ; 12.083     ;
; -8.860  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.674      ; 11.811     ;
; -8.632  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 3.674      ; 12.083     ;
; -8.360  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 3.674      ; 11.811     ;
; -7.370  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 7.999      ; 13.798     ;
; -7.243  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.882      ; 12.054     ;
; -7.098  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 7.999      ; 13.526     ;
; -7.051  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 8.002      ; 13.683     ;
; -6.924  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 5.885      ; 11.939     ;
; -6.870  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 7.999      ; 13.798     ;
; -6.779  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 8.002      ; 13.411     ;
; -6.598  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 7.999      ; 13.526     ;
; -6.551  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 8.002      ; 13.683     ;
; -6.279  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 8.002      ; 13.411     ;
; -6.205  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 6.601      ; 12.083     ;
; -6.078  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 4.484      ; 10.339     ;
; -5.933  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 6.601      ; 11.811     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'not_reset'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -17.111 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.546     ; 12.994     ;
; -16.951 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.543     ; 12.837     ;
; -16.839 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.274     ; 12.994     ;
; -16.792 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.543     ; 12.879     ;
; -16.679 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.271     ; 12.837     ;
; -16.632 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.540     ; 12.722     ;
; -16.520 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.271     ; 12.879     ;
; -16.360 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.268     ; 12.722     ;
; -16.051 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.986     ; 12.994     ;
; -15.946 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.944     ; 11.279     ;
; -15.895 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.145     ; 13.179     ;
; -15.891 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.983     ; 12.837     ;
; -15.786 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -3.941     ; 11.122     ;
; -15.779 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.714     ; 12.994     ;
; -15.732 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.983     ; 12.879     ;
; -15.674 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.672     ; 11.279     ;
; -15.623 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.873     ; 13.179     ;
; -15.619 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.711     ; 12.837     ;
; -15.576 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.142     ; 13.064     ;
; -15.572 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.980     ; 12.722     ;
; -15.514 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.669     ; 11.122     ;
; -15.460 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.711     ; 12.879     ;
; -15.304 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.870     ; 13.064     ;
; -15.300 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.708     ; 12.722     ;
; -14.886 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.384     ; 11.279     ;
; -14.835 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.585     ; 13.179     ;
; -14.730 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -2.543     ; 11.464     ;
; -14.726 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -3.381     ; 11.122     ;
; -14.614 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.112     ; 11.279     ;
; -14.563 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.313     ; 13.179     ;
; -14.516 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.582     ; 13.064     ;
; -14.458 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.271     ; 11.464     ;
; -14.454 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -3.109     ; 11.122     ;
; -14.338 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.273     ; 12.994     ;
; -14.278 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.287      ; 12.994     ;
; -14.244 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.310     ; 13.064     ;
; -14.178 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.270     ; 12.837     ;
; -14.118 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.290      ; 12.837     ;
; -14.066 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.001     ; 12.994     ;
; -14.019 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.270     ; 12.879     ;
; -14.006 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.559      ; 12.994     ;
; -13.959 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.290      ; 12.879     ;
; -13.906 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.002      ; 12.837     ;
; -13.859 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.267     ; 12.722     ;
; -13.846 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.562      ; 12.837     ;
; -13.799 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.293      ; 12.722     ;
; -13.747 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.002      ; 12.879     ;
; -13.687 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.562      ; 12.879     ;
; -13.670 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.983     ; 11.464     ;
; -13.587 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.005      ; 12.722     ;
; -13.527 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.565      ; 12.722     ;
; -13.398 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.711     ; 11.464     ;
; -13.173 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.671     ; 11.279     ;
; -13.122 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.128      ; 13.179     ;
; -13.113 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.111     ; 11.279     ;
; -13.062 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 1.688      ; 13.179     ;
; -13.013 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.668     ; 11.122     ;
; -12.953 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.108     ; 11.122     ;
; -12.901 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.399     ; 11.279     ;
; -12.850 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 1.400      ; 13.179     ;
; -12.841 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.839     ; 11.279     ;
; -12.803 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.131      ; 13.064     ;
; -12.790 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 1.960      ; 13.179     ;
; -12.743 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 1.691      ; 13.064     ;
; -12.741 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.396     ; 11.122     ;
; -12.681 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.836     ; 11.122     ;
; -12.531 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 1.403      ; 13.064     ;
; -12.471 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 1.963      ; 13.064     ;
; -11.957 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.270     ; 11.464     ;
; -11.897 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.290      ; 11.464     ;
; -11.685 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.002      ; 11.464     ;
; -11.625 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.562      ; 11.464     ;
; -8.270  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 5.355      ; 12.054     ;
; -7.951  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 5.358      ; 11.939     ;
; -7.897  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 7.472      ; 13.798     ;
; -7.625  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 7.472      ; 13.526     ;
; -7.578  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 7.475      ; 13.683     ;
; -7.397  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 7.472      ; 13.798     ;
; -7.337  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 8.032      ; 13.798     ;
; -7.306  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 7.475      ; 13.411     ;
; -7.210  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 5.915      ; 12.054     ;
; -7.125  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 7.472      ; 13.526     ;
; -7.105  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 3.957      ; 10.339     ;
; -7.078  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 7.475      ; 13.683     ;
; -7.065  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 8.032      ; 13.526     ;
; -7.018  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 8.035      ; 13.683     ;
; -6.891  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 5.918      ; 11.939     ;
; -6.837  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 8.032      ; 13.798     ;
; -6.806  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 7.475      ; 13.411     ;
; -6.746  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 8.035      ; 13.411     ;
; -6.732  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 6.074      ; 12.083     ;
; -6.565  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 8.032      ; 13.526     ;
; -6.518  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 8.035      ; 13.683     ;
; -6.460  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 6.074      ; 11.811     ;
; -6.246  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 8.035      ; 13.411     ;
; -6.232  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 6.074      ; 12.083     ;
; -6.172  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 6.634      ; 12.083     ;
; -6.045  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 4.517      ; 10.339     ;
; -5.960  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 6.074      ; 11.811     ;
; -5.900  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 6.634      ; 11.811     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'not_reset'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -4.726 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 10.015     ; 5.289      ;
; -4.646 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 10.018     ; 5.372      ;
; -4.443 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 8.617      ; 4.174      ;
; -4.226 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 10.015     ; 5.289      ;
; -4.146 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 10.018     ; 5.372      ;
; -3.943 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 8.617      ; 4.174      ;
; -3.189 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 8.617      ; 5.428      ;
; -3.055 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.943      ; 1.388      ;
; -3.054 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 10.015     ; 6.961      ;
; -2.689 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 8.617      ; 5.428      ;
; -2.554 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 10.015     ; 6.961      ;
; -2.546 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 6.500      ; 3.954      ;
; -2.453 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 7.742      ; 5.289      ;
; -2.373 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.745      ; 5.372      ;
; -2.284 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 7.898      ; 5.614      ;
; -2.246 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 10.018     ; 7.772      ;
; -2.170 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 6.344      ; 4.174      ;
; -2.155 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 6.341      ; 3.686      ;
; -1.953 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 7.742      ; 5.289      ;
; -1.873 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.745      ; 5.372      ;
; -1.746 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 10.018     ; 7.772      ;
; -1.670 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 6.344      ; 4.174      ;
; -1.603 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 7.901      ; 6.298      ;
; -1.412 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.943      ; 3.031      ;
; -1.282 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.670      ; 1.388      ;
; -1.209 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.943      ; 3.234      ;
; -0.916 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 6.344      ; 5.428      ;
; -0.781 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 7.742      ; 6.961      ;
; -0.776 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 6.344      ; 5.068      ;
; -0.655 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.543      ; 1.388      ;
; -0.628 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.016      ; 1.388      ;
; -0.595 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.983      ; 1.388      ;
; -0.416 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 6.344      ; 5.428      ;
; -0.382 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.068      ; 3.686      ;
; -0.360 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.542      ; 2.682      ;
; -0.281 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 7.742      ; 6.961      ;
; -0.198 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.940      ; 4.242      ;
; 0.027  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 7.745      ; 7.772      ;
; 0.227  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 4.227      ; 3.954      ;
; 0.245  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.941      ; 3.686      ;
; 0.272  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.414      ; 3.686      ;
; 0.305  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.381      ; 3.686      ;
; 0.361  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.670      ; 3.031      ;
; 0.453  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.946      ; 4.899      ;
; 0.489  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 5.625      ; 5.614      ;
; 0.527  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 7.745      ; 7.772      ;
; 0.564  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.670      ; 3.234      ;
; 0.656  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.545      ; 3.701      ;
; 0.988  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.543      ; 3.031      ;
; 0.997  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 4.071      ; 5.068      ;
; 1.015  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.016      ; 3.031      ;
; 1.048  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.983      ; 3.031      ;
; 1.118  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.270      ; 1.388      ;
; 1.170  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 5.628      ; 6.298      ;
; 1.191  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.543      ; 3.234      ;
; 1.218  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.016      ; 3.234      ;
; 1.251  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.983      ; 3.234      ;
; 1.413  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.269      ; 2.682      ;
; 1.575  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.667      ; 4.242      ;
; 1.624  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.944      ; 5.068      ;
; 1.651  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.417      ; 5.068      ;
; 1.684  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.384      ; 5.068      ;
; 2.018  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.668      ; 3.686      ;
; 2.040  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.142      ; 2.682      ;
; 2.067  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.615      ; 2.682      ;
; 2.100  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.582      ; 2.682      ;
; 2.145  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.257     ; 1.388      ;
; 2.178  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.290     ; 1.388      ;
; 2.202  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.540      ; 4.242      ;
; 2.226  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.673      ; 4.899      ;
; 2.229  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.013      ; 4.242      ;
; 2.262  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.980      ; 4.242      ;
; 2.429  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.272      ; 3.701      ;
; 2.761  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.270      ; 3.031      ;
; 2.853  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.546      ; 4.899      ;
; 2.880  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.019      ; 4.899      ;
; 2.913  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.986      ; 4.899      ;
; 2.964  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.270      ; 3.234      ;
; 3.045  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.141      ; 3.686      ;
; 3.056  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.145      ; 3.701      ;
; 3.078  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.108      ; 3.686      ;
; 3.083  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.618      ; 3.701      ;
; 3.116  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.585      ; 3.701      ;
; 3.397  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.671      ; 5.068      ;
; 3.788  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.257     ; 3.031      ;
; 3.813  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -1.131     ; 2.682      ;
; 3.821  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.290     ; 3.031      ;
; 3.975  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.267      ; 4.242      ;
; 3.991  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.257     ; 3.234      ;
; 4.024  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.290     ; 3.234      ;
; 4.424  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.144      ; 5.068      ;
; 4.457  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.111      ; 5.068      ;
; 4.626  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.273      ; 4.899      ;
; 4.829  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -1.128     ; 3.701      ;
; 4.840  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -1.658     ; 2.682      ;
; 4.873  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -1.691     ; 2.682      ;
; 5.002  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.260     ; 4.242      ;
; 5.035  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.293     ; 4.242      ;
; 5.653  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.254     ; 4.899      ;
; 5.686  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.287     ; 4.899      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.454 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 9.743      ; 5.289      ;
; -4.374 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.746      ; 5.372      ;
; -4.171 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.345      ; 4.174      ;
; -3.954 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 9.743      ; 5.289      ;
; -3.874 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.746      ; 5.372      ;
; -3.671 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.345      ; 4.174      ;
; -2.917 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 8.345      ; 5.428      ;
; -2.783 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.671      ; 1.388      ;
; -2.782 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.743      ; 6.961      ;
; -2.417 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 8.345      ; 5.428      ;
; -2.282 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.743      ; 6.961      ;
; -2.274 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.228      ; 3.954      ;
; -2.181 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.470      ; 5.289      ;
; -2.101 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.473      ; 5.372      ;
; -2.012 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.626      ; 5.614      ;
; -1.974 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 9.746      ; 7.772      ;
; -1.898 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.072      ; 4.174      ;
; -1.883 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.069      ; 3.686      ;
; -1.681 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.470      ; 5.289      ;
; -1.601 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.473      ; 5.372      ;
; -1.474 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 9.746      ; 7.772      ;
; -1.398 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.072      ; 4.174      ;
; -1.331 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.629      ; 6.298      ;
; -1.140 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.671      ; 3.031      ;
; -1.010 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.398      ; 1.388      ;
; -0.937 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.671      ; 3.234      ;
; -0.644 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.072      ; 5.428      ;
; -0.509 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.470      ; 6.961      ;
; -0.504 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.072      ; 5.068      ;
; -0.383 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.271      ; 1.388      ;
; -0.356 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.744      ; 1.388      ;
; -0.323 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.711      ; 1.388      ;
; -0.144 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 6.072      ; 5.428      ;
; -0.110 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.796      ; 3.686      ;
; -0.088 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.270      ; 2.682      ;
; -0.009 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.470      ; 6.961      ;
; 0.074  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.668      ; 4.242      ;
; 0.299  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 7.473      ; 7.772      ;
; 0.499  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.955      ; 3.954      ;
; 0.517  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.669      ; 3.686      ;
; 0.544  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.142      ; 3.686      ;
; 0.577  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.109      ; 3.686      ;
; 0.633  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.398      ; 3.031      ;
; 0.725  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.674      ; 4.899      ;
; 0.761  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 5.353      ; 5.614      ;
; 0.799  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 7.473      ; 7.772      ;
; 0.836  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.398      ; 3.234      ;
; 0.928  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.273      ; 3.701      ;
; 1.260  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.271      ; 3.031      ;
; 1.269  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.799      ; 5.068      ;
; 1.287  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.744      ; 3.031      ;
; 1.320  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.711      ; 3.031      ;
; 1.390  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.002     ; 1.388      ;
; 1.442  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 5.356      ; 6.298      ;
; 1.463  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.271      ; 3.234      ;
; 1.490  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.744      ; 3.234      ;
; 1.523  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.711      ; 3.234      ;
; 1.685  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.997      ; 2.682      ;
; 1.847  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.395      ; 4.242      ;
; 1.896  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.672      ; 5.068      ;
; 1.923  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.145      ; 5.068      ;
; 1.956  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.112      ; 5.068      ;
; 2.290  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.396      ; 3.686      ;
; 2.312  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.870      ; 2.682      ;
; 2.339  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.343      ; 2.682      ;
; 2.372  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.310      ; 2.682      ;
; 2.417  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.529     ; 1.388      ;
; 2.450  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.562     ; 1.388      ;
; 2.474  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.268      ; 4.242      ;
; 2.498  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.401      ; 4.899      ;
; 2.501  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.741      ; 4.242      ;
; 2.534  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.708      ; 4.242      ;
; 2.701  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.000      ; 3.701      ;
; 3.033  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.002     ; 3.031      ;
; 3.125  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.274      ; 4.899      ;
; 3.152  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.747      ; 4.899      ;
; 3.185  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.714      ; 4.899      ;
; 3.236  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.002     ; 3.234      ;
; 3.317  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.869      ; 3.686      ;
; 3.328  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.873      ; 3.701      ;
; 3.350  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.836      ; 3.686      ;
; 3.355  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.346      ; 3.701      ;
; 3.388  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.313      ; 3.701      ;
; 3.669  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.399      ; 5.068      ;
; 4.060  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.529     ; 3.031      ;
; 4.085  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -1.403     ; 2.682      ;
; 4.093  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.562     ; 3.031      ;
; 4.247  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.005     ; 4.242      ;
; 4.263  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.529     ; 3.234      ;
; 4.296  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.562     ; 3.234      ;
; 4.696  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.872      ; 5.068      ;
; 4.729  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.839      ; 5.068      ;
; 4.898  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.001      ; 4.899      ;
; 5.101  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -1.400     ; 3.701      ;
; 5.112  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -1.930     ; 2.682      ;
; 5.145  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -1.963     ; 2.682      ;
; 5.274  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.532     ; 4.242      ;
; 5.307  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.565     ; 4.242      ;
; 5.925  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.526     ; 4.899      ;
; 5.958  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.559     ; 4.899      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -15.039 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -7.901     ; 6.946      ;
; -14.879 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -7.898     ; 6.789      ;
; -14.767 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -7.629     ; 6.946      ;
; -14.607 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -7.626     ; 6.789      ;
; -13.823 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -6.500     ; 7.131      ;
; -13.551 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -6.228     ; 7.131      ;
; -13.266 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -5.628     ; 6.946      ;
; -13.106 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -5.625     ; 6.789      ;
; -12.994 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -5.356     ; 6.946      ;
; -12.834 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -5.353     ; 6.789      ;
; -12.050 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -4.227     ; 7.131      ;
; -11.778 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -3.955     ; 7.131      ;
; -9.967  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -1.571     ; 8.203      ;
; -9.807  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -1.568     ; 8.046      ;
; -9.695  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.299     ; 8.203      ;
; -9.535  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.296     ; 8.046      ;
; -8.751  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -0.170     ; 8.388      ;
; -8.479  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.102      ; 8.388      ;
; -8.194  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 0.702      ; 8.203      ;
; -8.034  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 0.705      ; 8.046      ;
; -7.922  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.974      ; 8.203      ;
; -7.762  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.977      ; 8.046      ;
; -6.978  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 2.103      ; 8.388      ;
; -6.706  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.375      ; 8.388      ;
; -6.325  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; 2.117      ; 7.750      ;
; -6.053  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.117      ; 7.478      ;
; -5.825  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; 2.117      ; 7.750      ;
; -5.553  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.117      ; 7.478      ;
; -4.993  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; 0.000      ; 4.801      ;
; -2.504  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -0.822     ; 1.489      ;
; -2.232  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.550     ; 1.489      ;
; -1.253  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 8.447      ; 9.007      ;
; -1.126  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; 6.330      ; 7.263      ;
; -0.981  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 8.447      ; 8.735      ;
; -0.753  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; 8.447      ; 9.007      ;
; -0.481  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 8.447      ; 8.735      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -10.000 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.604     ; 8.203      ;
; -9.840  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.601     ; 8.046      ;
; -9.728  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.332     ; 8.203      ;
; -9.568  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.329     ; 8.046      ;
; -8.784  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.203     ; 8.388      ;
; -8.512  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.069      ; 8.388      ;
; -8.227  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.669      ; 8.203      ;
; -8.067  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.672      ; 8.046      ;
; -7.955  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.941      ; 8.203      ;
; -7.795  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.944      ; 8.046      ;
; -7.011  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.070      ; 8.388      ;
; -6.739  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.342      ; 8.388      ;
; -2.537  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.855     ; 1.489      ;
; -2.265  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.583     ; 1.489      ;
; -1.286  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 8.414      ; 9.007      ;
; -1.159  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 6.297      ; 7.263      ;
; -1.014  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 8.414      ; 8.735      ;
; -0.786  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 8.414      ; 9.007      ;
; -0.514  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 8.414      ; 8.735      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'not_reset'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -5.011 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 7.152      ; 2.141      ;
; -3.533 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 9.269      ; 5.736      ;
; -3.204 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 9.269      ; 6.065      ;
; -3.033 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 9.269      ; 5.736      ;
; -2.704 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 9.269      ; 6.065      ;
; 0.211  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 5.595      ; 5.306      ;
; 0.634  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.855      ; 1.489      ;
; 0.667  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 0.822      ; 1.489      ;
; 0.958  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.194      ; 4.652      ;
; 1.440  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 4.197      ; 5.137      ;
; 1.494  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; 0.000      ; 1.494      ;
; 2.611  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 3.195      ; 5.306      ;
; 2.638  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.668      ; 5.306      ;
; 2.671  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 2.635      ; 5.306      ;
; 3.358  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 1.794      ; 4.652      ;
; 3.385  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.267      ; 4.652      ;
; 3.418  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 1.234      ; 4.652      ;
; 3.840  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 1.797      ; 5.137      ;
; 3.867  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.270      ; 5.137      ;
; 3.900  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 1.237      ; 5.137      ;
; 4.125  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.117      ; 6.242      ;
; 4.158  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; 2.117      ; 6.275      ;
; 4.625  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.117      ; 6.242      ;
; 4.658  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; 2.117      ; 6.275      ;
; 7.540  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -1.557     ; 5.483      ;
; 8.287  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -2.958     ; 4.829      ;
; 8.769  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -2.955     ; 5.314      ;
; 9.940  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -3.957     ; 5.483      ;
; 9.967  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -4.484     ; 5.483      ;
; 10.000 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -4.517     ; 5.483      ;
; 10.687 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -5.358     ; 4.829      ;
; 10.714 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -5.885     ; 4.829      ;
; 10.747 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -5.918     ; 4.829      ;
; 11.169 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -5.355     ; 5.314      ;
; 11.196 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -5.882     ; 5.314      ;
; 11.229 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -5.915     ; 5.314      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.739 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 6.880      ; 2.141      ;
; -3.261 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 8.997      ; 5.736      ;
; -2.932 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.997      ; 6.065      ;
; -2.761 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 8.997      ; 5.736      ;
; -2.432 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.997      ; 6.065      ;
; 0.483  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.323      ; 5.306      ;
; 0.906  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.583      ; 1.489      ;
; 0.939  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.550      ; 1.489      ;
; 1.230  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.922      ; 4.652      ;
; 1.712  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.925      ; 5.137      ;
; 2.883  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.923      ; 5.306      ;
; 2.910  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.396      ; 5.306      ;
; 2.943  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.363      ; 5.306      ;
; 3.630  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.522      ; 4.652      ;
; 3.657  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.995      ; 4.652      ;
; 3.690  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.962      ; 4.652      ;
; 4.112  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.525      ; 5.137      ;
; 4.139  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.998      ; 5.137      ;
; 4.172  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.965      ; 5.137      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.898 ; -1.898       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.244 ; -1.244       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -0.083 ; -0.083       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; -0.083 ; -0.083       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; -0.083 ; -0.083       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; -0.083 ; -0.083       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; -0.083 ; -0.083       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; -0.083 ; -0.083       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|END_STATE_out~1|datad                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|END_STATE_out~1|datad                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datac                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datac                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|t_state_generator_0|or_0|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|t_state_generator_0|or_0|output~1|datad                                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'not_reset'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                                                                       ;
; -0.322 ; -0.322       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; -0.322 ; -0.322       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; -0.322 ; -0.322       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; -0.322 ; -0.322       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; -0.322 ; -0.322       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; -0.322 ; -0.322       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.230  ; 0.230        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; not_reset|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; not_reset|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 7.598  ; 7.598  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 12.619 ; 12.619 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 12.775 ; 12.775 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 12.937 ; 12.937 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 12.982 ; 12.982 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 12.718 ; 12.718 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 12.731 ; 12.731 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 12.132 ; 12.132 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 12.982 ; 12.982 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 12.657 ; 12.657 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 12.204 ; 12.204 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 12.159 ; 12.159 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 13.728 ; 13.728 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 7.870  ; 7.870  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 10.525 ; 10.525 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 15.546 ; 15.546 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 15.702 ; 15.702 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 15.864 ; 15.864 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.909 ; 15.909 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 15.645 ; 15.645 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.658 ; 15.658 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.059 ; 15.059 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 15.909 ; 15.909 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 15.584 ; 15.584 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 15.131 ; 15.131 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 15.086 ; 15.086 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 16.655 ; 16.655 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 10.797 ; 10.797 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 7.565  ; 7.565  ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; 12.586 ; 12.586 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; 12.742 ; 12.742 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 12.904 ; 12.904 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 12.949 ; 12.949 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 12.685 ; 12.685 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 12.698 ; 12.698 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 12.099 ; 12.099 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 12.949 ; 12.949 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 12.624 ; 12.624 ; Rise       ; not_reset       ;
; START          ; not_reset      ; 12.171 ; 12.171 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; 12.126 ; 12.126 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; 13.695 ; 13.695 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 7.837  ; 7.837  ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 8.125  ; 8.125  ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; 13.146 ; 13.146 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; 13.302 ; 13.302 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 13.464 ; 13.464 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 13.509 ; 13.509 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 13.245 ; 13.245 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 13.258 ; 13.258 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 12.659 ; 12.659 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 13.509 ; 13.509 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 13.184 ; 13.184 ; Fall       ; not_reset       ;
; START          ; not_reset      ; 12.731 ; 12.731 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; 12.686 ; 12.686 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; 14.255 ; 14.255 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 8.397  ; 8.397  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 4.374  ; 4.374  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.600 ; -1.600 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -1.070 ; -1.070 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -1.232 ; -1.232 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.615 ; -1.615 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.201 ; -2.201 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.214 ; -2.214 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.615 ; -1.615 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.465 ; -2.465 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -0.590 ; -0.590 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.686 ; -1.686 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -1.642 ; -1.642 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.754 ; -1.754 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 4.454  ; 4.454  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 2.101  ; 2.101  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -3.873 ; -3.873 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -3.343 ; -3.343 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -3.505 ; -3.505 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -3.888 ; -3.888 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -4.474 ; -4.474 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -4.487 ; -4.487 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -3.888 ; -3.888 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -4.738 ; -4.738 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -2.863 ; -2.863 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -3.959 ; -3.959 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -3.915 ; -3.915 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -4.027 ; -4.027 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 2.181  ; 2.181  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 4.646  ; 4.646  ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; -1.328 ; -1.328 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; -0.798 ; -0.798 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -0.960 ; -0.960 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -1.343 ; -1.343 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -1.929 ; -1.929 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -1.942 ; -1.942 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -1.343 ; -1.343 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -2.193 ; -2.193 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -0.318 ; -0.318 ; Rise       ; not_reset       ;
; START          ; not_reset      ; -1.414 ; -1.414 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; -1.370 ; -1.370 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; -1.482 ; -1.482 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 4.726  ; 4.726  ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 2.373  ; 2.373  ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; -3.601 ; -3.601 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; -3.071 ; -3.071 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -3.233 ; -3.233 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -3.616 ; -3.616 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -4.202 ; -4.202 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -4.215 ; -4.215 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -3.616 ; -3.616 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -4.466 ; -4.466 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -2.591 ; -2.591 ; Fall       ; not_reset       ;
; START          ; not_reset      ; -3.687 ; -3.687 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; -3.643 ; -3.643 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; -3.755 ; -3.755 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 2.453  ; 2.453  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 24.975 ; 24.975 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 23.755 ; 23.755 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 20.518 ; 20.518 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 18.488 ; 18.488 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 19.089 ; 19.089 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 22.863 ; 22.863 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 21.977 ; 21.977 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 17.614 ; 17.614 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 23.407 ; 23.407 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 20.178 ; 20.178 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 20.246 ; 20.246 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 20.217 ; 20.217 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 20.678 ; 20.678 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 21.572 ; 21.572 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 20.296 ; 20.296 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 23.435 ; 23.435 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 19.696 ; 19.696 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 24.834 ; 24.834 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 20.229 ; 20.229 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 21.333 ; 21.333 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 19.086 ; 19.086 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 22.181 ; 22.181 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 19.682 ; 19.682 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 21.028 ; 21.028 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 22.316 ; 22.316 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 24.233 ; 24.233 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 21.784 ; 21.784 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 22.029 ; 22.029 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 19.839 ; 19.839 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 16.724 ; 16.724 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 22.702 ; 22.702 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 21.482 ; 21.482 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 18.245 ; 18.245 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 16.215 ; 16.215 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 16.816 ; 16.816 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 20.590 ; 20.590 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 19.704 ; 19.704 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 15.341 ; 15.341 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 21.134 ; 21.134 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 17.905 ; 17.905 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 17.973 ; 17.973 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 17.944 ; 17.944 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 18.405 ; 18.405 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 19.299 ; 19.299 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 18.023 ; 18.023 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.162 ; 21.162 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 17.423 ; 17.423 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 22.561 ; 22.561 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 17.956 ; 17.956 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 19.060 ; 19.060 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 16.813 ; 16.813 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 19.908 ; 19.908 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 17.409 ; 17.409 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 18.755 ; 18.755 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 20.043 ; 20.043 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 21.960 ; 21.960 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 19.511 ; 19.511 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 19.756 ; 19.756 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 17.566 ; 17.566 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 14.451 ; 14.451 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 25.247 ; 25.247 ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 24.027 ; 24.027 ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 20.790 ; 20.790 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 18.760 ; 18.760 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 19.361 ; 19.361 ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 23.135 ; 23.135 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 22.249 ; 22.249 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 17.886 ; 17.886 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 23.679 ; 23.679 ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 20.450 ; 20.450 ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 20.518 ; 20.518 ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 20.489 ; 20.489 ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 20.950 ; 20.950 ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 21.844 ; 21.844 ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 20.568 ; 20.568 ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 23.707 ; 23.707 ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 19.968 ; 19.968 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 25.106 ; 25.106 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 20.501 ; 20.501 ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 21.605 ; 21.605 ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 19.358 ; 19.358 ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 22.453 ; 22.453 ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 19.954 ; 19.954 ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 21.300 ; 21.300 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 22.588 ; 22.588 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 24.505 ; 24.505 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 22.056 ; 22.056 ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 22.301 ; 22.301 ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 20.111 ; 20.111 ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 16.996 ; 16.996 ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 22.974 ; 22.974 ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 21.754 ; 21.754 ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 18.517 ; 18.517 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 16.487 ; 16.487 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 17.088 ; 17.088 ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 20.862 ; 20.862 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 19.976 ; 19.976 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 15.613 ; 15.613 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 21.406 ; 21.406 ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 18.177 ; 18.177 ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 18.245 ; 18.245 ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 18.216 ; 18.216 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 18.677 ; 18.677 ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 19.571 ; 19.571 ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 18.295 ; 18.295 ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 21.434 ; 21.434 ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 17.695 ; 17.695 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 22.833 ; 22.833 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 18.228 ; 18.228 ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 19.332 ; 19.332 ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 17.085 ; 17.085 ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 20.180 ; 20.180 ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 17.681 ; 17.681 ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 19.027 ; 19.027 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 20.315 ; 20.315 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 22.232 ; 22.232 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 19.783 ; 19.783 ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 20.028 ; 20.028 ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 17.838 ; 17.838 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 14.723 ; 14.723 ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 8.587  ; 8.587  ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 9.147  ; 9.147  ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 9.755  ; 9.755  ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 8.175  ; 8.175  ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 8.777  ; 8.777  ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 10.258 ; 10.258 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 8.678  ; 8.678  ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 8.177  ; 8.177  ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 9.366  ; 9.366  ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 8.897  ; 8.897  ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 8.967  ; 8.967  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 10.972 ; 10.972 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 9.763  ; 9.763  ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 9.037  ; 9.037  ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 9.533  ; 9.533  ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 8.884  ; 8.884  ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 9.994  ; 9.994  ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 11.733 ; 11.733 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 9.519  ; 9.519  ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 8.639  ; 8.639  ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 8.485  ; 8.485  ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 9.196  ; 9.196  ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 8.430  ; 8.430  ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 10.403 ; 10.403 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 11.123 ; 11.123 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 10.363 ; 10.363 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 9.816  ; 9.816  ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 9.777  ; 9.777  ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 10.594 ; 10.594 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 7.479  ; 7.479  ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 8.587  ; 8.587  ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 9.147  ; 9.147  ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 9.755  ; 9.755  ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 8.175  ; 8.175  ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 8.777  ; 8.777  ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 10.258 ; 10.258 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 8.678  ; 8.678  ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 8.177  ; 8.177  ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 9.366  ; 9.366  ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 8.897  ; 8.897  ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 8.967  ; 8.967  ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 10.972 ; 10.972 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 9.763  ; 9.763  ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 9.037  ; 9.037  ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 9.533  ; 9.533  ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 8.884  ; 8.884  ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 9.531  ; 9.531  ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 11.733 ; 11.733 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 9.468  ; 9.468  ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 8.639  ; 8.639  ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 8.485  ; 8.485  ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 9.196  ; 9.196  ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 8.430  ; 8.430  ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 10.403 ; 10.403 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 11.123 ; 11.123 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 10.363 ; 10.363 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 9.816  ; 9.816  ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 9.777  ; 9.777  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 10.594 ; 10.594 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 7.479  ; 7.479  ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 8.620  ; 8.620  ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 9.180  ; 9.180  ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 9.788  ; 9.788  ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 8.208  ; 8.208  ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 8.810  ; 8.810  ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 10.291 ; 10.291 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 8.711  ; 8.711  ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 8.210  ; 8.210  ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 9.399  ; 9.399  ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 8.930  ; 8.930  ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 9.000  ; 9.000  ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 7.136  ; 7.136  ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 9.796  ; 9.796  ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 9.070  ; 9.070  ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 9.566  ; 9.566  ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 8.917  ; 8.917  ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 10.027 ; 10.027 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 11.753 ; 11.753 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 9.552  ; 9.552  ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 8.672  ; 8.672  ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 8.518  ; 8.518  ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 9.229  ; 9.229  ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 8.463  ; 8.463  ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 10.436 ; 10.436 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 11.156 ; 11.156 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 10.396 ; 10.396 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 9.849  ; 9.849  ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 9.810  ; 9.810  ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 6.758  ; 6.758  ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 7.512  ; 7.512  ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 8.620  ; 8.620  ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 9.180  ; 9.180  ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 9.788  ; 9.788  ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 8.208  ; 8.208  ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 8.810  ; 8.810  ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 10.291 ; 10.291 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 8.711  ; 8.711  ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 8.210  ; 8.210  ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 9.399  ; 9.399  ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 8.930  ; 8.930  ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 9.000  ; 9.000  ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 11.005 ; 11.005 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 9.796  ; 9.796  ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 9.070  ; 9.070  ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 9.566  ; 9.566  ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 8.917  ; 8.917  ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 10.027 ; 10.027 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 11.766 ; 11.766 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 9.552  ; 9.552  ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 8.672  ; 8.672  ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 8.518  ; 8.518  ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 9.229  ; 9.229  ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 8.463  ; 8.463  ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 10.436 ; 10.436 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 11.156 ; 11.156 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 10.396 ; 10.396 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 9.849  ; 9.849  ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 9.810  ; 9.810  ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 10.627 ; 10.627 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 7.512  ; 7.512  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.232 ;        ;        ; 11.232 ;
; END_STATE     ; AC_LOAD        ; 20.793 ; 20.793 ; 20.793 ; 20.793 ;
; END_STATE     ; ALU_CLEAR      ; 19.573 ; 19.573 ; 19.573 ; 19.573 ;
; END_STATE     ; ALU_COMP       ; 16.336 ; 16.336 ; 16.336 ; 16.336 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 14.306 ; 14.306 ; 14.306 ; 14.306 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; END_STATE     ; ALU_INC        ; 18.681 ; 18.681 ; 18.681 ; 18.681 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 17.795 ; 17.795 ; 17.795 ; 17.795 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 13.432 ; 13.432 ; 13.432 ; 13.432 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 19.225 ; 19.225 ; 19.225 ; 19.225 ;
; END_STATE     ; ALU_ROT_1      ; 15.996 ; 15.996 ; 15.996 ; 15.996 ;
; END_STATE     ; ALU_ROT_2      ; 16.064 ; 16.064 ; 16.064 ; 16.064 ;
; END_STATE     ; HLT_indicator  ; 16.035 ; 16.035 ; 16.035 ; 16.035 ;
; END_STATE     ; LINK_COMP      ; 16.496 ; 16.496 ; 16.496 ; 16.496 ;
; END_STATE     ; LINK_LOAD      ; 17.390 ; 17.390 ; 17.390 ; 17.390 ;
; END_STATE     ; LINK_OUT_SEL   ; 16.114 ; 16.114 ; 16.114 ; 16.114 ;
; END_STATE     ; MA_CLR_HI      ; 19.253 ; 19.253 ; 19.253 ; 19.253 ;
; END_STATE     ; MA_CLR_LO      ; 15.514 ; 15.514 ; 15.514 ; 15.514 ;
; END_STATE     ; MA_LOAD_HI     ; 20.652 ; 20.652 ; 20.652 ; 20.652 ;
; END_STATE     ; MA_LOAD_LO     ; 16.047 ; 16.047 ; 16.047 ; 16.047 ;
; END_STATE     ; MD_BUS_SEL     ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; END_STATE     ; MD_IN_SEL      ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; END_STATE     ; MD_LOAD        ; 17.999 ; 17.999 ; 17.999 ; 17.999 ;
; END_STATE     ; MEM_READ       ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; END_STATE     ; MEM_WRITE      ; 16.846 ; 16.846 ; 16.846 ; 16.846 ;
; END_STATE     ; PC_BUS_SEL     ; 18.134 ; 18.134 ; 18.134 ; 18.134 ;
; END_STATE     ; PC_CLR_HI      ; 20.051 ; 20.051 ; 20.051 ; 20.051 ;
; END_STATE     ; PC_LOAD_HI     ; 17.602 ; 17.602 ; 17.602 ; 17.602 ;
; END_STATE     ; PC_LOAD_LO     ; 17.847 ; 17.847 ; 17.847 ; 17.847 ;
; END_STATE     ; RUN_indicator  ;        ; 15.657 ; 15.657 ;        ;
; END_STATE     ; clk            ;        ; 12.542 ; 12.542 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.428 ;        ;        ; 12.428 ;
; IRQ           ; AC_LOAD        ; 20.938 ; 20.938 ; 20.938 ; 20.938 ;
; IRQ           ; ALU_CLEAR      ; 19.718 ; 19.718 ; 19.718 ; 19.718 ;
; IRQ           ; ALU_COMP       ; 16.481 ; 16.481 ; 16.481 ; 16.481 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 14.451 ; 14.451 ; 14.451 ; 14.451 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; IRQ           ; ALU_INC        ; 18.826 ; 18.826 ; 18.826 ; 18.826 ;
; IRQ           ; ALU_OUT_SEL_0  ; 17.940 ; 17.940 ; 17.940 ; 17.940 ;
; IRQ           ; ALU_OUT_SEL_1  ; 13.577 ; 13.577 ; 13.577 ; 13.577 ;
; IRQ           ; ALU_OUT_SEL_2  ; 19.370 ; 19.370 ; 19.370 ; 19.370 ;
; IRQ           ; ALU_ROT_1      ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; IRQ           ; ALU_ROT_2      ; 16.209 ; 16.209 ; 16.209 ; 16.209 ;
; IRQ           ; HLT_indicator  ; 16.180 ; 16.180 ; 16.180 ; 16.180 ;
; IRQ           ; LINK_COMP      ; 16.641 ; 16.641 ; 16.641 ; 16.641 ;
; IRQ           ; LINK_LOAD      ; 17.535 ; 17.535 ; 17.535 ; 17.535 ;
; IRQ           ; LINK_OUT_SEL   ; 16.259 ; 16.259 ; 16.259 ; 16.259 ;
; IRQ           ; MA_CLR_HI      ; 19.398 ; 19.398 ; 19.398 ; 19.398 ;
; IRQ           ; MA_CLR_LO      ; 15.659 ; 15.659 ; 15.659 ; 15.659 ;
; IRQ           ; MA_LOAD_HI     ; 20.797 ; 20.797 ; 20.797 ; 20.797 ;
; IRQ           ; MA_LOAD_LO     ; 16.192 ; 16.192 ; 16.192 ; 16.192 ;
; IRQ           ; MD_BUS_SEL     ; 17.296 ; 17.296 ; 17.296 ; 17.296 ;
; IRQ           ; MD_IN_SEL      ; 15.049 ; 15.049 ; 15.049 ; 15.049 ;
; IRQ           ; MD_LOAD        ; 18.144 ; 18.144 ; 18.144 ; 18.144 ;
; IRQ           ; MEM_READ       ; 15.645 ; 15.645 ; 15.645 ; 15.645 ;
; IRQ           ; MEM_WRITE      ; 16.991 ; 16.991 ; 16.991 ; 16.991 ;
; IRQ           ; PC_BUS_SEL     ; 18.279 ; 18.279 ; 18.279 ; 18.279 ;
; IRQ           ; PC_CLR_HI      ; 20.196 ; 20.196 ; 20.196 ; 20.196 ;
; IRQ           ; PC_LOAD_HI     ; 17.747 ; 17.747 ; 17.747 ; 17.747 ;
; IRQ           ; PC_LOAD_LO     ; 17.992 ; 17.992 ; 17.992 ; 17.992 ;
; IRQ           ; RUN_indicator  ;        ; 15.802 ; 15.802 ;        ;
; IRQ           ; clk            ;        ; 12.687 ; 12.687 ;        ;
; IRQ_ON        ; AC_LOAD        ; 21.100 ; 21.100 ; 21.100 ; 21.100 ;
; IRQ_ON        ; ALU_CLEAR      ; 19.880 ; 19.880 ; 19.880 ; 19.880 ;
; IRQ_ON        ; ALU_COMP       ; 16.643 ; 16.643 ; 16.643 ; 16.643 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 14.613 ; 14.613 ; 14.613 ; 14.613 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; IRQ_ON        ; ALU_INC        ; 18.988 ; 18.988 ; 18.988 ; 18.988 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 18.102 ; 18.102 ; 18.102 ; 18.102 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 19.532 ; 19.532 ; 19.532 ; 19.532 ;
; IRQ_ON        ; ALU_ROT_1      ; 16.303 ; 16.303 ; 16.303 ; 16.303 ;
; IRQ_ON        ; ALU_ROT_2      ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; IRQ_ON        ; HLT_indicator  ; 16.342 ; 16.342 ; 16.342 ; 16.342 ;
; IRQ_ON        ; LINK_COMP      ; 16.803 ; 16.803 ; 16.803 ; 16.803 ;
; IRQ_ON        ; LINK_LOAD      ; 17.697 ; 17.697 ; 17.697 ; 17.697 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 16.421 ; 16.421 ; 16.421 ; 16.421 ;
; IRQ_ON        ; MA_CLR_HI      ; 19.560 ; 19.560 ; 19.560 ; 19.560 ;
; IRQ_ON        ; MA_CLR_LO      ; 15.821 ; 15.821 ; 15.821 ; 15.821 ;
; IRQ_ON        ; MA_LOAD_HI     ; 20.959 ; 20.959 ; 20.959 ; 20.959 ;
; IRQ_ON        ; MA_LOAD_LO     ; 16.354 ; 16.354 ; 16.354 ; 16.354 ;
; IRQ_ON        ; MD_BUS_SEL     ; 17.458 ; 17.458 ; 17.458 ; 17.458 ;
; IRQ_ON        ; MD_IN_SEL      ; 15.211 ; 15.211 ; 15.211 ; 15.211 ;
; IRQ_ON        ; MD_LOAD        ; 18.306 ; 18.306 ; 18.306 ; 18.306 ;
; IRQ_ON        ; MEM_READ       ; 15.807 ; 15.807 ; 15.807 ; 15.807 ;
; IRQ_ON        ; MEM_WRITE      ; 17.153 ; 17.153 ; 17.153 ; 17.153 ;
; IRQ_ON        ; PC_BUS_SEL     ; 18.441 ; 18.441 ; 18.441 ; 18.441 ;
; IRQ_ON        ; PC_CLR_HI      ; 20.358 ; 20.358 ; 20.358 ; 20.358 ;
; IRQ_ON        ; PC_LOAD_HI     ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
; IRQ_ON        ; PC_LOAD_LO     ; 18.154 ; 18.154 ; 18.154 ; 18.154 ;
; IRQ_ON        ; RUN_indicator  ;        ; 15.964 ; 15.964 ;        ;
; IRQ_ON        ; clk            ;        ; 12.849 ; 12.849 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 13.039 ;        ;        ; 13.039 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.272 ;        ;        ; 13.272 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.867 ;        ;        ; 11.867 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.155 ;        ;        ; 13.155 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.129 ;        ;        ; 13.129 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 14.386 ;        ;        ; 14.386 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.747 ;        ;        ; 13.747 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 14.000 ;        ;        ; 14.000 ;
; MD_BUS[0]     ; AC_LOAD        ; 20.881 ; 20.881 ; 20.881 ; 20.881 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 19.661 ; 19.661 ; 19.661 ; 19.661 ;
; MD_BUS[0]     ; ALU_COMP       ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 14.394 ; 14.394 ; 14.394 ; 14.394 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; MD_BUS[0]     ; ALU_INC        ; 18.769 ; 18.769 ; 18.769 ; 18.769 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 17.883 ; 17.883 ; 17.883 ; 17.883 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 13.520 ; 13.520 ; 13.520 ; 13.520 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 19.313 ; 19.313 ; 19.313 ; 19.313 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 16.084 ; 16.084 ; 16.084 ; 16.084 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 16.152 ; 16.152 ; 16.152 ; 16.152 ;
; MD_BUS[0]     ; HLT_indicator  ; 16.123 ; 16.123 ; 16.123 ; 16.123 ;
; MD_BUS[0]     ; LINK_COMP      ; 16.584 ; 16.584 ; 16.584 ; 16.584 ;
; MD_BUS[0]     ; LINK_LOAD      ; 17.478 ; 17.478 ; 17.478 ; 17.478 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 16.202 ; 16.202 ; 16.202 ; 16.202 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 19.341 ; 19.341 ; 19.341 ; 19.341 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 15.602 ; 15.602 ; 15.602 ; 15.602 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 20.740 ; 20.740 ; 20.740 ; 20.740 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 16.135 ; 16.135 ; 16.135 ; 16.135 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 17.239 ; 17.239 ; 17.239 ; 17.239 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 14.992 ; 14.992 ; 14.992 ; 14.992 ;
; MD_BUS[0]     ; MD_LOAD        ; 18.087 ; 18.087 ; 18.087 ; 18.087 ;
; MD_BUS[0]     ; MEM_READ       ; 15.588 ; 15.588 ; 15.588 ; 15.588 ;
; MD_BUS[0]     ; MEM_WRITE      ; 16.934 ; 16.934 ; 16.934 ; 16.934 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 18.222 ; 18.222 ; 18.222 ; 18.222 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 20.139 ; 20.139 ; 20.139 ; 20.139 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 17.690 ; 17.690 ; 17.690 ; 17.690 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 17.935 ; 17.935 ; 17.935 ; 17.935 ;
; MD_BUS[0]     ; RUN_indicator  ;        ; 15.745 ; 15.745 ;        ;
; MD_BUS[0]     ; clk            ;        ; 12.630 ; 12.630 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 20.894 ; 20.894 ; 20.894 ; 20.894 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 19.674 ; 19.674 ; 19.674 ; 19.674 ;
; MD_BUS[1]     ; ALU_COMP       ; 16.437 ; 16.437 ; 16.437 ; 16.437 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 14.407 ; 14.407 ; 14.407 ; 14.407 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 15.008 ; 15.008 ; 15.008 ; 15.008 ;
; MD_BUS[1]     ; ALU_INC        ; 18.782 ; 18.782 ; 18.782 ; 18.782 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 17.896 ; 17.896 ; 17.896 ; 17.896 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 13.533 ; 13.533 ; 13.533 ; 13.533 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 16.097 ; 16.097 ; 16.097 ; 16.097 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; MD_BUS[1]     ; HLT_indicator  ; 16.136 ; 16.136 ; 16.136 ; 16.136 ;
; MD_BUS[1]     ; LINK_COMP      ; 16.597 ; 16.597 ; 16.597 ; 16.597 ;
; MD_BUS[1]     ; LINK_LOAD      ; 17.491 ; 17.491 ; 17.491 ; 17.491 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 16.215 ; 16.215 ; 16.215 ; 16.215 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 19.354 ; 19.354 ; 19.354 ; 19.354 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 15.615 ; 15.615 ; 15.615 ; 15.615 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 20.753 ; 20.753 ; 20.753 ; 20.753 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 16.148 ; 16.148 ; 16.148 ; 16.148 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 17.252 ; 17.252 ; 17.252 ; 17.252 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 15.005 ; 15.005 ; 15.005 ; 15.005 ;
; MD_BUS[1]     ; MD_LOAD        ; 18.100 ; 18.100 ; 18.100 ; 18.100 ;
; MD_BUS[1]     ; MEM_READ       ; 15.601 ; 15.601 ; 15.601 ; 15.601 ;
; MD_BUS[1]     ; MEM_WRITE      ; 16.947 ; 16.947 ; 16.947 ; 16.947 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 18.235 ; 18.235 ; 18.235 ; 18.235 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 20.152 ; 20.152 ; 20.152 ; 20.152 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 17.703 ; 17.703 ; 17.703 ; 17.703 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 17.948 ; 17.948 ; 17.948 ; 17.948 ;
; MD_BUS[1]     ; RUN_indicator  ;        ; 15.758 ; 15.758 ;        ;
; MD_BUS[1]     ; clk            ;        ; 12.643 ; 12.643 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 20.295 ; 20.295 ; 20.295 ; 20.295 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 19.075 ; 19.075 ; 19.075 ; 19.075 ;
; MD_BUS[2]     ; ALU_COMP       ; 15.838 ; 15.838 ; 15.838 ; 15.838 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 13.808 ; 13.808 ; 13.808 ; 13.808 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 14.409 ; 14.409 ; 14.409 ; 14.409 ;
; MD_BUS[2]     ; ALU_INC        ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 17.297 ; 17.297 ; 17.297 ; 17.297 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 12.934 ; 12.934 ; 12.934 ; 12.934 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 18.727 ; 18.727 ; 18.727 ; 18.727 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 15.498 ; 15.498 ; 15.498 ; 15.498 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; MD_BUS[2]     ; HLT_indicator  ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; MD_BUS[2]     ; LINK_COMP      ; 15.998 ; 15.998 ; 15.998 ; 15.998 ;
; MD_BUS[2]     ; LINK_LOAD      ; 16.892 ; 16.892 ; 16.892 ; 16.892 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 15.616 ; 15.616 ; 15.616 ; 15.616 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 18.755 ; 18.755 ; 18.755 ; 18.755 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 20.154 ; 20.154 ; 20.154 ; 20.154 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 15.549 ; 15.549 ; 15.549 ; 15.549 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 16.653 ; 16.653 ; 16.653 ; 16.653 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; MD_BUS[2]     ; MD_LOAD        ; 17.501 ; 17.501 ; 17.501 ; 17.501 ;
; MD_BUS[2]     ; MEM_READ       ; 15.002 ; 15.002 ; 15.002 ; 15.002 ;
; MD_BUS[2]     ; MEM_WRITE      ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 17.636 ; 17.636 ; 17.636 ; 17.636 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 19.553 ; 19.553 ; 19.553 ; 19.553 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 17.104 ; 17.104 ; 17.104 ; 17.104 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 17.349 ; 17.349 ; 17.349 ; 17.349 ;
; MD_BUS[2]     ; RUN_indicator  ;        ; 15.159 ; 15.159 ;        ;
; MD_BUS[2]     ; clk            ;        ; 12.044 ; 12.044 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 21.145 ; 21.145 ; 21.145 ; 21.145 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 19.925 ; 19.925 ; 19.925 ; 19.925 ;
; MD_BUS[3]     ; ALU_COMP       ; 16.688 ; 16.688 ; 16.688 ; 16.688 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 15.259 ; 15.259 ; 15.259 ; 15.259 ;
; MD_BUS[3]     ; ALU_INC        ; 19.033 ; 19.033 ; 19.033 ; 19.033 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 18.147 ; 18.147 ; 18.147 ; 18.147 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.784 ; 13.784 ; 13.784 ; 13.784 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 19.577 ; 19.577 ; 19.577 ; 19.577 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 16.416 ; 16.416 ; 16.416 ; 16.416 ;
; MD_BUS[3]     ; HLT_indicator  ; 16.387 ; 16.387 ; 16.387 ; 16.387 ;
; MD_BUS[3]     ; LINK_COMP      ; 16.848 ; 16.848 ; 16.848 ; 16.848 ;
; MD_BUS[3]     ; LINK_LOAD      ; 17.742 ; 17.742 ; 17.742 ; 17.742 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 16.466 ; 16.466 ; 16.466 ; 16.466 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 19.605 ; 19.605 ; 19.605 ; 19.605 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 15.866 ; 15.866 ; 15.866 ; 15.866 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 21.004 ; 21.004 ; 21.004 ; 21.004 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 16.399 ; 16.399 ; 16.399 ; 16.399 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 17.503 ; 17.503 ; 17.503 ; 17.503 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 15.256 ; 15.256 ; 15.256 ; 15.256 ;
; MD_BUS[3]     ; MD_LOAD        ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; MD_BUS[3]     ; MEM_READ       ; 15.852 ; 15.852 ; 15.852 ; 15.852 ;
; MD_BUS[3]     ; MEM_WRITE      ; 17.198 ; 17.198 ; 17.198 ; 17.198 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 18.486 ; 18.486 ; 18.486 ; 18.486 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 20.403 ; 20.403 ; 20.403 ; 20.403 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 17.954 ; 17.954 ; 17.954 ; 17.954 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 18.199 ; 18.199 ; 18.199 ; 18.199 ;
; MD_BUS[3]     ; RUN_indicator  ;        ; 16.009 ; 16.009 ;        ;
; MD_BUS[3]     ; clk            ;        ; 12.894 ; 12.894 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.002 ;        ;        ; 16.002 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 14.782 ;        ;        ; 14.782 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.434 ;        ;        ; 14.434 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 14.462 ; 14.462 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 15.861 ;        ;        ; 15.861 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 15.260 ;        ;        ; 15.260 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.383 ;        ;        ; 13.383 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.862 ;        ;        ; 11.862 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.644 ;        ;        ; 14.644 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.865 ;        ;        ; 11.865 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.076 ;        ;        ; 13.076 ;
; MD_BUS[7]     ; LINK_COMP      ; 11.885 ;        ;        ; 11.885 ;
; MD_BUS[7]     ; LINK_LOAD      ; 12.439 ;        ;        ; 12.439 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.275 ;        ;        ; 14.275 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 12.707 ;        ;        ; 12.707 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.342 ;        ;        ; 11.342 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.355 ;        ;        ; 13.355 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.878 ;        ;        ; 14.878 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.310 ;        ;        ; 13.310 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 12.159 ;        ;        ; 12.159 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.958 ;        ;        ; 13.958 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.890 ;        ;        ; 15.890 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.322 ;        ;        ; 14.322 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 13.234 ;        ;        ; 13.234 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 13.296 ;        ;        ; 13.296 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.970 ;        ;        ; 14.970 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.107 ;        ;        ; 14.107 ;
; MD_BUS[11]    ; ALU_INC        ; 13.739 ;        ;        ; 13.739 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 12.539 ;        ;        ; 12.539 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.563 ;        ;        ; 12.563 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.360 ;        ;        ; 13.360 ;
; NEXT_STATE    ; AC_LOAD        ; 20.820 ; 20.820 ; 20.820 ; 20.820 ;
; NEXT_STATE    ; ALU_CLEAR      ; 19.600 ; 19.600 ; 19.600 ; 19.600 ;
; NEXT_STATE    ; ALU_COMP       ; 16.363 ; 16.363 ; 16.363 ; 16.363 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 14.333 ; 14.333 ; 14.333 ; 14.333 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; NEXT_STATE    ; ALU_INC        ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 17.822 ; 17.822 ; 17.822 ; 17.822 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 13.459 ; 13.459 ; 13.459 ; 13.459 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 19.252 ; 19.252 ; 19.252 ; 19.252 ;
; NEXT_STATE    ; ALU_ROT_1      ; 16.023 ; 16.023 ; 16.023 ; 16.023 ;
; NEXT_STATE    ; ALU_ROT_2      ; 16.091 ; 16.091 ; 16.091 ; 16.091 ;
; NEXT_STATE    ; HLT_indicator  ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; NEXT_STATE    ; LINK_COMP      ; 16.523 ; 16.523 ; 16.523 ; 16.523 ;
; NEXT_STATE    ; LINK_LOAD      ; 17.417 ; 17.417 ; 17.417 ; 17.417 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; NEXT_STATE    ; MA_CLR_HI      ; 19.280 ; 19.280 ; 19.280 ; 19.280 ;
; NEXT_STATE    ; MA_CLR_LO      ; 15.541 ; 15.541 ; 15.541 ; 15.541 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 20.679 ; 20.679 ; 20.679 ; 20.679 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 16.074 ; 16.074 ; 16.074 ; 16.074 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 17.178 ; 17.178 ; 17.178 ; 17.178 ;
; NEXT_STATE    ; MD_IN_SEL      ; 14.931 ; 14.931 ; 14.931 ; 14.931 ;
; NEXT_STATE    ; MD_LOAD        ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; NEXT_STATE    ; MEM_READ       ; 15.527 ; 15.527 ; 15.527 ; 15.527 ;
; NEXT_STATE    ; MEM_WRITE      ; 16.873 ; 16.873 ; 16.873 ; 16.873 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 18.161 ; 18.161 ; 18.161 ; 18.161 ;
; NEXT_STATE    ; PC_CLR_HI      ; 20.078 ; 20.078 ; 20.078 ; 20.078 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 17.629 ; 17.629 ; 17.629 ; 17.629 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 17.874 ; 17.874 ; 17.874 ; 17.874 ;
; NEXT_STATE    ; RUN_indicator  ;        ; 15.684 ; 15.684 ;        ;
; NEXT_STATE    ; clk            ;        ; 12.569 ; 12.569 ;        ;
; START         ; AC_LOAD        ; 20.367 ; 20.367 ; 20.367 ; 20.367 ;
; START         ; ALU_CLEAR      ; 19.147 ; 19.147 ; 19.147 ; 19.147 ;
; START         ; ALU_COMP       ; 15.910 ; 15.910 ; 15.910 ; 15.910 ;
; START         ; ALU_FUNC_SEL_0 ; 13.880 ; 13.880 ; 13.880 ; 13.880 ;
; START         ; ALU_FUNC_SEL_1 ; 14.481 ; 14.481 ; 14.481 ; 14.481 ;
; START         ; ALU_INC        ; 18.255 ; 18.255 ; 18.255 ; 18.255 ;
; START         ; ALU_OUT_SEL_0  ; 17.369 ; 17.369 ; 17.369 ; 17.369 ;
; START         ; ALU_OUT_SEL_1  ; 13.006 ; 13.006 ; 13.006 ; 13.006 ;
; START         ; ALU_OUT_SEL_2  ; 18.799 ; 18.799 ; 18.799 ; 18.799 ;
; START         ; ALU_ROT_1      ; 15.570 ; 15.570 ; 15.570 ; 15.570 ;
; START         ; ALU_ROT_2      ; 15.638 ; 15.638 ; 15.638 ; 15.638 ;
; START         ; HLT_indicator  ; 15.609 ; 15.609 ; 15.609 ; 15.609 ;
; START         ; LINK_COMP      ; 16.070 ; 16.070 ; 16.070 ; 16.070 ;
; START         ; LINK_LOAD      ; 16.964 ; 16.964 ; 16.964 ; 16.964 ;
; START         ; LINK_OUT_SEL   ; 15.688 ; 15.688 ; 15.688 ; 15.688 ;
; START         ; MA_CLR_HI      ; 18.827 ; 18.827 ; 18.827 ; 18.827 ;
; START         ; MA_CLR_LO      ; 15.088 ; 15.088 ; 15.088 ; 15.088 ;
; START         ; MA_LOAD_HI     ; 20.226 ; 20.226 ; 20.226 ; 20.226 ;
; START         ; MA_LOAD_LO     ; 15.621 ; 15.621 ; 15.621 ; 15.621 ;
; START         ; MD_BUS_SEL     ; 16.725 ; 16.725 ; 16.725 ; 16.725 ;
; START         ; MD_IN_SEL      ; 14.478 ; 14.478 ; 14.478 ; 14.478 ;
; START         ; MD_LOAD        ; 17.573 ; 17.573 ; 17.573 ; 17.573 ;
; START         ; MEM_READ       ; 15.074 ; 15.074 ; 15.074 ; 15.074 ;
; START         ; MEM_WRITE      ; 16.420 ; 16.420 ; 16.420 ; 16.420 ;
; START         ; PC_BUS_SEL     ; 17.708 ; 17.708 ; 17.708 ; 17.708 ;
; START         ; PC_CLR_HI      ; 19.625 ; 19.625 ; 19.625 ; 19.625 ;
; START         ; PC_LOAD_HI     ; 17.176 ; 17.176 ; 17.176 ; 17.176 ;
; START         ; PC_LOAD_LO     ; 17.421 ; 17.421 ; 17.421 ; 17.421 ;
; START         ; RUN_indicator  ;        ; 15.231 ; 15.231 ;        ;
; START         ; clk            ;        ; 12.116 ; 12.116 ;        ;
; STEP          ; AC_LOAD        ; 20.322 ; 20.322 ; 20.322 ; 20.322 ;
; STEP          ; ALU_CLEAR      ; 19.102 ; 19.102 ; 19.102 ; 19.102 ;
; STEP          ; ALU_COMP       ; 15.865 ; 15.865 ; 15.865 ; 15.865 ;
; STEP          ; ALU_FUNC_SEL_0 ; 13.835 ; 13.835 ; 13.835 ; 13.835 ;
; STEP          ; ALU_FUNC_SEL_1 ; 14.436 ; 14.436 ; 14.436 ; 14.436 ;
; STEP          ; ALU_INC        ; 18.210 ; 18.210 ; 18.210 ; 18.210 ;
; STEP          ; ALU_OUT_SEL_0  ; 17.324 ; 17.324 ; 17.324 ; 17.324 ;
; STEP          ; ALU_OUT_SEL_1  ; 12.961 ; 12.961 ; 12.961 ; 12.961 ;
; STEP          ; ALU_OUT_SEL_2  ; 18.754 ; 18.754 ; 18.754 ; 18.754 ;
; STEP          ; ALU_ROT_1      ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; STEP          ; ALU_ROT_2      ; 15.593 ; 15.593 ; 15.593 ; 15.593 ;
; STEP          ; HLT_indicator  ; 15.564 ; 15.564 ; 15.564 ; 15.564 ;
; STEP          ; LINK_COMP      ; 16.025 ; 16.025 ; 16.025 ; 16.025 ;
; STEP          ; LINK_LOAD      ; 16.919 ; 16.919 ; 16.919 ; 16.919 ;
; STEP          ; LINK_OUT_SEL   ; 15.643 ; 15.643 ; 15.643 ; 15.643 ;
; STEP          ; MA_CLR_HI      ; 18.782 ; 18.782 ; 18.782 ; 18.782 ;
; STEP          ; MA_CLR_LO      ; 15.043 ; 15.043 ; 15.043 ; 15.043 ;
; STEP          ; MA_LOAD_HI     ; 20.181 ; 20.181 ; 20.181 ; 20.181 ;
; STEP          ; MA_LOAD_LO     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; STEP          ; MD_BUS_SEL     ; 16.680 ; 16.680 ; 16.680 ; 16.680 ;
; STEP          ; MD_IN_SEL      ; 14.433 ; 14.433 ; 14.433 ; 14.433 ;
; STEP          ; MD_LOAD        ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; STEP          ; MEM_READ       ; 15.029 ; 15.029 ; 15.029 ; 15.029 ;
; STEP          ; MEM_WRITE      ; 16.375 ; 16.375 ; 16.375 ; 16.375 ;
; STEP          ; PC_BUS_SEL     ; 17.663 ; 17.663 ; 17.663 ; 17.663 ;
; STEP          ; PC_CLR_HI      ; 19.580 ; 19.580 ; 19.580 ; 19.580 ;
; STEP          ; PC_LOAD_HI     ; 17.131 ; 17.131 ; 17.131 ; 17.131 ;
; STEP          ; PC_LOAD_LO     ; 17.376 ; 17.376 ; 17.376 ; 17.376 ;
; STEP          ; RUN_indicator  ;        ; 15.186 ; 15.186 ;        ;
; STEP          ; clk            ;        ; 12.071 ; 12.071 ;        ;
; clk_in        ; AC_LOAD        ; 21.891 ; 21.891 ; 21.891 ; 21.891 ;
; clk_in        ; ALU_CLEAR      ; 20.671 ; 20.671 ; 20.671 ; 20.671 ;
; clk_in        ; ALU_COMP       ; 17.434 ; 17.434 ; 17.434 ; 17.434 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 15.404 ; 15.404 ; 15.404 ; 15.404 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 16.005 ; 16.005 ; 16.005 ; 16.005 ;
; clk_in        ; ALU_INC        ; 19.779 ; 19.779 ; 19.779 ; 19.779 ;
; clk_in        ; ALU_OUT_SEL_0  ; 18.893 ; 18.893 ; 18.893 ; 18.893 ;
; clk_in        ; ALU_OUT_SEL_1  ; 14.530 ; 14.530 ; 14.530 ; 14.530 ;
; clk_in        ; ALU_OUT_SEL_2  ; 20.323 ; 20.323 ; 20.323 ; 20.323 ;
; clk_in        ; ALU_ROT_1      ; 17.094 ; 17.094 ; 17.094 ; 17.094 ;
; clk_in        ; ALU_ROT_2      ; 17.162 ; 17.162 ; 17.162 ; 17.162 ;
; clk_in        ; HLT_indicator  ; 17.133 ; 17.133 ; 17.133 ; 17.133 ;
; clk_in        ; LINK_COMP      ; 17.594 ; 17.594 ; 17.594 ; 17.594 ;
; clk_in        ; LINK_LOAD      ; 18.488 ; 18.488 ; 18.488 ; 18.488 ;
; clk_in        ; LINK_OUT_SEL   ; 17.212 ; 17.212 ; 17.212 ; 17.212 ;
; clk_in        ; MA_CLR_HI      ; 20.351 ; 20.351 ; 20.351 ; 20.351 ;
; clk_in        ; MA_CLR_LO      ; 16.612 ; 16.612 ; 16.612 ; 16.612 ;
; clk_in        ; MA_LOAD_HI     ; 21.750 ; 21.750 ; 21.750 ; 21.750 ;
; clk_in        ; MA_LOAD_LO     ; 17.145 ; 17.145 ; 17.145 ; 17.145 ;
; clk_in        ; MD_BUS_SEL     ; 18.249 ; 18.249 ; 18.249 ; 18.249 ;
; clk_in        ; MD_IN_SEL      ; 16.002 ; 16.002 ; 16.002 ; 16.002 ;
; clk_in        ; MD_LOAD        ; 19.097 ; 19.097 ; 19.097 ; 19.097 ;
; clk_in        ; MEM_READ       ; 16.598 ; 16.598 ; 16.598 ; 16.598 ;
; clk_in        ; MEM_WRITE      ; 17.944 ; 17.944 ; 17.944 ; 17.944 ;
; clk_in        ; PC_BUS_SEL     ; 19.232 ; 19.232 ; 19.232 ; 19.232 ;
; clk_in        ; PC_CLR_HI      ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; clk_in        ; PC_LOAD_HI     ; 18.700 ; 18.700 ; 18.700 ; 18.700 ;
; clk_in        ; PC_LOAD_LO     ; 18.945 ; 18.945 ; 18.945 ; 18.945 ;
; clk_in        ; RUN_indicator  ;        ; 16.755 ; 16.755 ;        ;
; clk_in        ; clk            ; 11.240 ; 13.640 ; 13.640 ; 11.240 ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.232 ;        ;        ; 11.232 ;
; END_STATE     ; AC_LOAD        ; 13.639 ; 13.639 ; 13.639 ; 13.639 ;
; END_STATE     ; ALU_CLEAR      ; 14.199 ; 14.199 ; 14.199 ; 14.199 ;
; END_STATE     ; ALU_COMP       ; 14.807 ; 14.807 ; 14.807 ; 14.807 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 13.227 ; 13.227 ; 13.227 ; 13.227 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 13.829 ; 13.829 ; 13.829 ; 13.829 ;
; END_STATE     ; ALU_INC        ; 15.310 ; 15.310 ; 15.310 ; 15.310 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 14.850 ; 13.730 ; 13.730 ; 14.850 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 14.418 ; 14.418 ; 14.418 ; 14.418 ;
; END_STATE     ; ALU_ROT_1      ; 13.949 ; 13.949 ; 13.949 ; 13.949 ;
; END_STATE     ; ALU_ROT_2      ; 14.019 ; 14.019 ; 14.019 ; 14.019 ;
; END_STATE     ; HLT_indicator  ; 16.024 ; 16.024 ; 16.024 ; 16.024 ;
; END_STATE     ; LINK_COMP      ; 14.815 ; 14.815 ; 14.815 ; 14.815 ;
; END_STATE     ; LINK_LOAD      ; 14.089 ; 14.089 ; 14.089 ; 14.089 ;
; END_STATE     ; LINK_OUT_SEL   ; 14.585 ; 14.585 ; 14.585 ; 14.585 ;
; END_STATE     ; MA_CLR_HI      ; 13.936 ; 13.936 ; 13.936 ; 13.936 ;
; END_STATE     ; MA_CLR_LO      ; 15.328 ; 15.046 ; 15.046 ; 15.328 ;
; END_STATE     ; MA_LOAD_HI     ; 16.785 ; 16.785 ; 16.785 ; 16.785 ;
; END_STATE     ; MA_LOAD_LO     ; 14.571 ; 14.571 ; 14.571 ; 14.571 ;
; END_STATE     ; MD_BUS_SEL     ; 13.691 ; 13.691 ; 13.691 ; 13.691 ;
; END_STATE     ; MD_IN_SEL      ; 13.537 ; 13.537 ; 13.537 ; 13.537 ;
; END_STATE     ; MD_LOAD        ; 14.248 ; 14.248 ; 14.248 ; 14.248 ;
; END_STATE     ; MEM_READ       ; 13.927 ; 13.482 ; 13.482 ; 13.927 ;
; END_STATE     ; MEM_WRITE      ; 15.455 ; 15.455 ; 15.455 ; 15.455 ;
; END_STATE     ; PC_BUS_SEL     ; 16.175 ; 16.175 ; 16.175 ; 16.175 ;
; END_STATE     ; PC_CLR_HI      ; 15.415 ; 15.415 ; 15.415 ; 15.415 ;
; END_STATE     ; PC_LOAD_HI     ; 14.868 ; 14.868 ; 14.868 ; 14.868 ;
; END_STATE     ; PC_LOAD_LO     ; 14.829 ; 14.829 ; 14.829 ; 14.829 ;
; END_STATE     ; RUN_indicator  ;        ; 15.646 ; 15.646 ;        ;
; END_STATE     ; clk            ;        ; 12.531 ; 12.531 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.428 ;        ;        ; 12.428 ;
; IRQ           ; AC_LOAD        ; 13.513 ; 13.513 ; 13.513 ; 13.513 ;
; IRQ           ; ALU_CLEAR      ; 14.073 ; 14.073 ; 14.073 ; 14.073 ;
; IRQ           ; ALU_COMP       ; 14.681 ; 14.681 ; 14.681 ; 14.681 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 13.101 ; 13.101 ; 13.101 ; 13.101 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 13.703 ; 13.703 ; 13.703 ; 13.703 ;
; IRQ           ; ALU_INC        ; 15.127 ; 15.184 ; 15.184 ; 15.127 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.855 ; 13.604 ; 13.604 ; 13.855 ;
; IRQ           ; ALU_OUT_SEL_1  ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; IRQ           ; ALU_OUT_SEL_2  ; 14.292 ; 14.292 ; 14.292 ; 14.292 ;
; IRQ           ; ALU_ROT_1      ; 13.823 ; 13.823 ; 13.823 ; 13.823 ;
; IRQ           ; ALU_ROT_2      ; 13.893 ; 13.893 ; 13.893 ; 13.893 ;
; IRQ           ; HLT_indicator  ; 15.898 ; 15.898 ; 15.898 ; 15.898 ;
; IRQ           ; LINK_COMP      ; 14.689 ; 14.689 ; 14.689 ; 14.689 ;
; IRQ           ; LINK_LOAD      ; 13.963 ; 13.963 ; 13.963 ; 13.963 ;
; IRQ           ; LINK_OUT_SEL   ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; IRQ           ; MA_CLR_HI      ; 13.104 ; 13.810 ; 13.810 ; 13.104 ;
; IRQ           ; MA_CLR_LO      ; 11.859 ; 14.920 ; 14.920 ; 11.859 ;
; IRQ           ; MA_LOAD_HI     ; 16.659 ; 16.659 ; 16.659 ; 16.659 ;
; IRQ           ; MA_LOAD_LO     ; 14.445 ; 14.445 ; 14.445 ; 14.445 ;
; IRQ           ; MD_BUS_SEL     ; 13.499 ; 13.565 ; 13.565 ; 13.499 ;
; IRQ           ; MD_IN_SEL      ; 13.411 ; 13.411 ; 13.411 ; 13.411 ;
; IRQ           ; MD_LOAD        ; 14.122 ; 14.122 ; 14.122 ; 14.122 ;
; IRQ           ; MEM_READ       ; 13.801 ; 13.356 ; 13.356 ; 13.801 ;
; IRQ           ; MEM_WRITE      ; 14.599 ; 15.329 ; 15.329 ; 14.599 ;
; IRQ           ; PC_BUS_SEL     ; 16.049 ; 16.049 ; 16.049 ; 16.049 ;
; IRQ           ; PC_CLR_HI      ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; IRQ           ; PC_LOAD_HI     ; 14.742 ; 14.742 ; 14.742 ; 14.742 ;
; IRQ           ; PC_LOAD_LO     ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; IRQ           ; RUN_indicator  ;        ; 15.520 ; 15.520 ;        ;
; IRQ           ; clk            ;        ; 12.405 ; 12.405 ;        ;
; IRQ_ON        ; AC_LOAD        ; 13.675 ; 13.675 ; 13.675 ; 13.675 ;
; IRQ_ON        ; ALU_CLEAR      ; 14.235 ; 14.235 ; 14.235 ; 14.235 ;
; IRQ_ON        ; ALU_COMP       ; 14.843 ; 14.843 ; 14.843 ; 14.843 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 13.263 ; 13.263 ; 13.263 ; 13.263 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 13.865 ; 13.865 ; 13.865 ; 13.865 ;
; IRQ_ON        ; ALU_INC        ; 15.289 ; 15.346 ; 15.346 ; 15.289 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 14.017 ; 13.766 ; 13.766 ; 14.017 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; IRQ_ON        ; ALU_ROT_1      ; 13.985 ; 13.985 ; 13.985 ; 13.985 ;
; IRQ_ON        ; ALU_ROT_2      ; 14.055 ; 14.055 ; 14.055 ; 14.055 ;
; IRQ_ON        ; HLT_indicator  ; 16.060 ; 16.060 ; 16.060 ; 16.060 ;
; IRQ_ON        ; LINK_COMP      ; 14.851 ; 14.851 ; 14.851 ; 14.851 ;
; IRQ_ON        ; LINK_LOAD      ; 14.125 ; 14.125 ; 14.125 ; 14.125 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 14.621 ; 14.621 ; 14.621 ; 14.621 ;
; IRQ_ON        ; MA_CLR_HI      ; 13.266 ; 13.972 ; 13.972 ; 13.266 ;
; IRQ_ON        ; MA_CLR_LO      ; 12.021 ; 15.082 ; 15.082 ; 12.021 ;
; IRQ_ON        ; MA_LOAD_HI     ; 16.821 ; 16.821 ; 16.821 ; 16.821 ;
; IRQ_ON        ; MA_LOAD_LO     ; 14.607 ; 14.607 ; 14.607 ; 14.607 ;
; IRQ_ON        ; MD_BUS_SEL     ; 13.661 ; 13.727 ; 13.727 ; 13.661 ;
; IRQ_ON        ; MD_IN_SEL      ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; IRQ_ON        ; MD_LOAD        ; 14.284 ; 14.284 ; 14.284 ; 14.284 ;
; IRQ_ON        ; MEM_READ       ; 13.963 ; 13.518 ; 13.518 ; 13.963 ;
; IRQ_ON        ; MEM_WRITE      ; 14.761 ; 15.491 ; 15.491 ; 14.761 ;
; IRQ_ON        ; PC_BUS_SEL     ; 16.211 ; 16.211 ; 16.211 ; 16.211 ;
; IRQ_ON        ; PC_CLR_HI      ; 15.451 ; 15.451 ; 15.451 ; 15.451 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; IRQ_ON        ; PC_LOAD_LO     ; 14.865 ; 14.865 ; 14.865 ; 14.865 ;
; IRQ_ON        ; RUN_indicator  ;        ; 15.682 ; 15.682 ;        ;
; IRQ_ON        ; clk            ;        ; 12.567 ; 12.567 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 13.039 ;        ;        ; 13.039 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.272 ;        ;        ; 13.272 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.867 ;        ;        ; 11.867 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.155 ;        ;        ; 13.155 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.129 ;        ;        ; 13.129 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 14.386 ;        ;        ; 14.386 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.747 ;        ;        ; 13.747 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 14.000 ;        ;        ; 14.000 ;
; MD_BUS[0]     ; AC_LOAD        ; 13.738 ; 13.738 ; 13.738 ; 13.738 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 14.298 ; 14.298 ; 14.298 ; 14.298 ;
; MD_BUS[0]     ; ALU_COMP       ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 13.326 ; 13.326 ; 13.326 ; 13.326 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 13.928 ; 13.928 ; 13.928 ; 13.928 ;
; MD_BUS[0]     ; ALU_INC        ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 14.949 ; 13.829 ; 13.829 ; 14.949 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 13.328 ; 13.328 ; 13.328 ; 13.328 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 14.517 ; 14.517 ; 14.517 ; 14.517 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 14.048 ; 14.048 ; 14.048 ; 14.048 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 14.118 ; 14.118 ; 14.118 ; 14.118 ;
; MD_BUS[0]     ; HLT_indicator  ; 16.123 ; 16.123 ; 16.123 ; 16.123 ;
; MD_BUS[0]     ; LINK_COMP      ; 14.914 ; 14.914 ; 14.914 ; 14.914 ;
; MD_BUS[0]     ; LINK_LOAD      ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 14.684 ; 14.684 ; 14.684 ; 14.684 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 14.035 ; 14.035 ; 14.035 ; 14.035 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 15.427 ; 15.145 ; 15.145 ; 15.427 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 16.884 ; 16.884 ; 16.884 ; 16.884 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 13.790 ; 13.790 ; 13.790 ; 13.790 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 13.636 ; 13.636 ; 13.636 ; 13.636 ;
; MD_BUS[0]     ; MD_LOAD        ; 14.347 ; 14.347 ; 14.347 ; 14.347 ;
; MD_BUS[0]     ; MEM_READ       ; 14.026 ; 13.581 ; 13.581 ; 14.026 ;
; MD_BUS[0]     ; MEM_WRITE      ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 16.274 ; 16.274 ; 16.274 ; 16.274 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 15.514 ; 15.514 ; 15.514 ; 15.514 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 14.967 ; 14.967 ; 14.967 ; 14.967 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; MD_BUS[0]     ; RUN_indicator  ;        ; 15.745 ; 15.745 ;        ;
; MD_BUS[0]     ; clk            ;        ; 12.630 ; 12.630 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 14.311 ; 14.311 ; 14.311 ; 14.311 ;
; MD_BUS[1]     ; ALU_COMP       ; 14.919 ; 14.919 ; 14.919 ; 14.919 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 13.339 ; 13.339 ; 13.339 ; 13.339 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 13.941 ; 13.941 ; 13.941 ; 13.941 ;
; MD_BUS[1]     ; ALU_INC        ; 15.422 ; 15.422 ; 15.422 ; 15.422 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 14.962 ; 13.842 ; 13.842 ; 14.962 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 13.341 ; 13.341 ; 13.341 ; 13.341 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 14.530 ; 14.530 ; 14.530 ; 14.530 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 14.061 ; 14.061 ; 14.061 ; 14.061 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 14.131 ; 14.131 ; 14.131 ; 14.131 ;
; MD_BUS[1]     ; HLT_indicator  ; 16.136 ; 16.136 ; 16.136 ; 16.136 ;
; MD_BUS[1]     ; LINK_COMP      ; 14.927 ; 14.927 ; 14.927 ; 14.927 ;
; MD_BUS[1]     ; LINK_LOAD      ; 14.201 ; 14.201 ; 14.201 ; 14.201 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 14.697 ; 14.697 ; 14.697 ; 14.697 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 14.048 ; 14.048 ; 14.048 ; 14.048 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 15.440 ; 15.158 ; 15.158 ; 15.440 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 16.897 ; 16.897 ; 16.897 ; 16.897 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 13.803 ; 13.803 ; 13.803 ; 13.803 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 13.649 ; 13.649 ; 13.649 ; 13.649 ;
; MD_BUS[1]     ; MD_LOAD        ; 14.360 ; 14.360 ; 14.360 ; 14.360 ;
; MD_BUS[1]     ; MEM_READ       ; 14.039 ; 13.594 ; 13.594 ; 14.039 ;
; MD_BUS[1]     ; MEM_WRITE      ; 15.567 ; 15.567 ; 15.567 ; 15.567 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 16.287 ; 16.287 ; 16.287 ; 16.287 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 15.527 ; 15.527 ; 15.527 ; 15.527 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 14.941 ; 14.941 ; 14.941 ; 14.941 ;
; MD_BUS[1]     ; RUN_indicator  ;        ; 15.758 ; 15.758 ;        ;
; MD_BUS[1]     ; clk            ;        ; 12.643 ; 12.643 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 13.152 ; 13.152 ; 13.152 ; 13.152 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
; MD_BUS[2]     ; ALU_COMP       ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 12.740 ; 12.740 ; 12.740 ; 12.740 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; MD_BUS[2]     ; ALU_INC        ; 14.823 ; 14.823 ; 14.823 ; 14.823 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 14.363 ; 13.243 ; 13.243 ; 14.363 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 12.742 ; 12.742 ; 12.742 ; 12.742 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 13.462 ; 13.462 ; 13.462 ; 13.462 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 13.532 ; 13.532 ; 13.532 ; 13.532 ;
; MD_BUS[2]     ; HLT_indicator  ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; MD_BUS[2]     ; LINK_COMP      ; 14.328 ; 14.328 ; 14.328 ; 14.328 ;
; MD_BUS[2]     ; LINK_LOAD      ; 13.602 ; 13.602 ; 13.602 ; 13.602 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 14.098 ; 14.098 ; 14.098 ; 14.098 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 14.841 ; 14.559 ; 14.559 ; 14.841 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 16.298 ; 16.298 ; 16.298 ; 16.298 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 14.084 ; 14.084 ; 14.084 ; 14.084 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 13.050 ; 13.050 ; 13.050 ; 13.050 ;
; MD_BUS[2]     ; MD_LOAD        ; 13.761 ; 13.761 ; 13.761 ; 13.761 ;
; MD_BUS[2]     ; MEM_READ       ; 13.440 ; 12.995 ; 12.995 ; 13.440 ;
; MD_BUS[2]     ; MEM_WRITE      ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 15.688 ; 15.688 ; 15.688 ; 15.688 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 14.381 ; 14.381 ; 14.381 ; 14.381 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 14.342 ; 14.342 ; 14.342 ; 14.342 ;
; MD_BUS[2]     ; RUN_indicator  ;        ; 15.159 ; 15.159 ;        ;
; MD_BUS[2]     ; clk            ;        ; 12.044 ; 12.044 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 14.002 ; 14.002 ; 14.002 ; 14.002 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 14.562 ; 14.562 ; 14.562 ; 14.562 ;
; MD_BUS[3]     ; ALU_COMP       ; 15.170 ; 15.170 ; 15.170 ; 15.170 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 13.590 ; 13.590 ; 13.590 ; 13.590 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 14.192 ; 14.192 ; 14.192 ; 14.192 ;
; MD_BUS[3]     ; ALU_INC        ; 15.673 ; 15.673 ; 15.673 ; 15.673 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 15.213 ; 14.093 ; 14.093 ; 15.213 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.592 ; 13.592 ; 13.592 ; 13.592 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 14.781 ; 14.781 ; 14.781 ; 14.781 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 14.312 ; 14.312 ; 14.312 ; 14.312 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 14.382 ; 14.382 ; 14.382 ; 14.382 ;
; MD_BUS[3]     ; HLT_indicator  ; 16.387 ; 16.387 ; 16.387 ; 16.387 ;
; MD_BUS[3]     ; LINK_COMP      ; 15.178 ; 15.178 ; 15.178 ; 15.178 ;
; MD_BUS[3]     ; LINK_LOAD      ; 14.452 ; 14.452 ; 14.452 ; 14.452 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 14.948 ; 14.948 ; 14.948 ; 14.948 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 14.299 ; 14.299 ; 14.299 ; 14.299 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 15.691 ; 15.409 ; 15.409 ; 15.691 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 17.148 ; 17.148 ; 17.148 ; 17.148 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 14.054 ; 14.054 ; 14.054 ; 14.054 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 13.900 ; 13.900 ; 13.900 ; 13.900 ;
; MD_BUS[3]     ; MD_LOAD        ; 14.611 ; 14.611 ; 14.611 ; 14.611 ;
; MD_BUS[3]     ; MEM_READ       ; 14.290 ; 13.845 ; 13.845 ; 14.290 ;
; MD_BUS[3]     ; MEM_WRITE      ; 15.818 ; 15.818 ; 15.818 ; 15.818 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 16.538 ; 16.538 ; 16.538 ; 16.538 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 15.778 ; 15.778 ; 15.778 ; 15.778 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 15.231 ; 15.231 ; 15.231 ; 15.231 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 15.192 ; 15.192 ; 15.192 ; 15.192 ;
; MD_BUS[3]     ; RUN_indicator  ;        ; 16.009 ; 16.009 ;        ;
; MD_BUS[3]     ; clk            ;        ; 12.894 ; 12.894 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.002 ;        ;        ; 16.002 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 14.782 ;        ;        ; 14.782 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.434 ;        ;        ; 14.434 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 14.462 ; 14.462 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 15.861 ;        ;        ; 15.861 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 15.260 ;        ;        ; 15.260 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.383 ;        ;        ; 13.383 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.862 ;        ;        ; 11.862 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.644 ;        ;        ; 14.644 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.865 ;        ;        ; 11.865 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.076 ;        ;        ; 13.076 ;
; MD_BUS[7]     ; LINK_COMP      ; 11.885 ;        ;        ; 11.885 ;
; MD_BUS[7]     ; LINK_LOAD      ; 12.439 ;        ;        ; 12.439 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.258 ;        ;        ; 14.258 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 12.690 ;        ;        ; 12.690 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.342 ;        ;        ; 11.342 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.065 ;        ;        ; 13.065 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.861 ;        ;        ; 14.861 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.293 ;        ;        ; 13.293 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 12.159 ;        ;        ; 12.159 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.463 ;        ;        ; 13.463 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.890 ;        ;        ; 15.890 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.322 ;        ;        ; 14.322 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 13.234 ;        ;        ; 13.234 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 13.296 ;        ;        ; 13.296 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.970 ;        ;        ; 14.970 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.107 ;        ;        ; 14.107 ;
; MD_BUS[11]    ; ALU_INC        ; 13.739 ;        ;        ; 13.739 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 12.539 ;        ;        ; 12.539 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.563 ;        ;        ; 12.563 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.360 ;        ;        ; 13.360 ;
; NEXT_STATE    ; AC_LOAD        ; 13.677 ; 13.677 ; 13.677 ; 13.677 ;
; NEXT_STATE    ; ALU_CLEAR      ; 14.237 ; 14.237 ; 14.237 ; 14.237 ;
; NEXT_STATE    ; ALU_COMP       ; 14.845 ; 14.845 ; 14.845 ; 14.845 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 13.867 ; 13.867 ; 13.867 ; 13.867 ;
; NEXT_STATE    ; ALU_INC        ; 15.348 ; 15.348 ; 15.348 ; 15.348 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 14.888 ; 13.768 ; 13.768 ; 14.888 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 14.456 ; 14.456 ; 14.456 ; 14.456 ;
; NEXT_STATE    ; ALU_ROT_1      ; 13.987 ; 13.987 ; 13.987 ; 13.987 ;
; NEXT_STATE    ; ALU_ROT_2      ; 14.057 ; 14.057 ; 14.057 ; 14.057 ;
; NEXT_STATE    ; HLT_indicator  ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; NEXT_STATE    ; LINK_COMP      ; 14.853 ; 14.853 ; 14.853 ; 14.853 ;
; NEXT_STATE    ; LINK_LOAD      ; 14.127 ; 14.127 ; 14.127 ; 14.127 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; NEXT_STATE    ; MA_CLR_HI      ; 13.974 ; 13.974 ; 13.974 ; 13.974 ;
; NEXT_STATE    ; MA_CLR_LO      ; 15.366 ; 15.084 ; 15.084 ; 15.366 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 16.823 ; 16.823 ; 16.823 ; 16.823 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 13.729 ; 13.729 ; 13.729 ; 13.729 ;
; NEXT_STATE    ; MD_IN_SEL      ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; NEXT_STATE    ; MD_LOAD        ; 14.286 ; 14.286 ; 14.286 ; 14.286 ;
; NEXT_STATE    ; MEM_READ       ; 13.965 ; 13.520 ; 13.520 ; 13.965 ;
; NEXT_STATE    ; MEM_WRITE      ; 15.493 ; 15.493 ; 15.493 ; 15.493 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 16.213 ; 16.213 ; 16.213 ; 16.213 ;
; NEXT_STATE    ; PC_CLR_HI      ; 15.453 ; 15.453 ; 15.453 ; 15.453 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 14.867 ; 14.867 ; 14.867 ; 14.867 ;
; NEXT_STATE    ; RUN_indicator  ;        ; 15.684 ; 15.684 ;        ;
; NEXT_STATE    ; clk            ;        ; 12.569 ; 12.569 ;        ;
; START         ; AC_LOAD        ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; START         ; ALU_CLEAR      ; 13.783 ; 13.783 ; 13.783 ; 13.783 ;
; START         ; ALU_COMP       ; 14.391 ; 14.391 ; 14.391 ; 14.391 ;
; START         ; ALU_FUNC_SEL_0 ; 12.811 ; 12.811 ; 12.811 ; 12.811 ;
; START         ; ALU_FUNC_SEL_1 ; 13.413 ; 13.413 ; 13.413 ; 13.413 ;
; START         ; ALU_INC        ; 14.894 ; 14.894 ; 14.894 ; 14.894 ;
; START         ; ALU_OUT_SEL_0  ; 14.434 ; 13.314 ; 13.314 ; 14.434 ;
; START         ; ALU_OUT_SEL_1  ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; START         ; ALU_OUT_SEL_2  ; 14.002 ; 14.002 ; 14.002 ; 14.002 ;
; START         ; ALU_ROT_1      ; 13.533 ; 13.533 ; 13.533 ; 13.533 ;
; START         ; ALU_ROT_2      ; 13.603 ; 13.603 ; 13.603 ; 13.603 ;
; START         ; HLT_indicator  ; 11.477 ; 11.477 ; 11.477 ; 11.477 ;
; START         ; LINK_COMP      ; 14.399 ; 14.399 ; 14.399 ; 14.399 ;
; START         ; LINK_LOAD      ; 13.673 ; 13.673 ; 13.673 ; 13.673 ;
; START         ; LINK_OUT_SEL   ; 14.169 ; 14.169 ; 14.169 ; 14.169 ;
; START         ; MA_CLR_HI      ; 13.520 ; 13.520 ; 13.520 ; 13.520 ;
; START         ; MA_CLR_LO      ; 14.912 ; 14.630 ; 14.630 ; 14.912 ;
; START         ; MA_LOAD_HI     ; 16.094 ; 16.094 ; 16.094 ; 16.094 ;
; START         ; MA_LOAD_LO     ; 14.155 ; 14.155 ; 14.155 ; 14.155 ;
; START         ; MD_BUS_SEL     ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; START         ; MD_IN_SEL      ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; START         ; MD_LOAD        ; 13.832 ; 13.832 ; 13.832 ; 13.832 ;
; START         ; MEM_READ       ; 13.511 ; 13.066 ; 13.066 ; 13.511 ;
; START         ; MEM_WRITE      ; 15.039 ; 15.039 ; 15.039 ; 15.039 ;
; START         ; PC_BUS_SEL     ; 15.759 ; 15.759 ; 15.759 ; 15.759 ;
; START         ; PC_CLR_HI      ; 14.999 ; 14.999 ; 14.999 ; 14.999 ;
; START         ; PC_LOAD_HI     ; 14.452 ; 14.452 ; 14.452 ; 14.452 ;
; START         ; PC_LOAD_LO     ; 14.413 ; 14.413 ; 14.413 ; 14.413 ;
; START         ; RUN_indicator  ;        ; 11.099 ; 11.099 ;        ;
; START         ; clk            ;        ; 12.115 ; 12.115 ;        ;
; STEP          ; AC_LOAD        ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; STEP          ; ALU_CLEAR      ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; STEP          ; ALU_COMP       ; 14.347 ; 14.347 ; 14.347 ; 14.347 ;
; STEP          ; ALU_FUNC_SEL_0 ; 12.767 ; 12.767 ; 12.767 ; 12.767 ;
; STEP          ; ALU_FUNC_SEL_1 ; 13.369 ; 13.369 ; 13.369 ; 13.369 ;
; STEP          ; ALU_INC        ; 14.850 ; 14.850 ; 14.850 ; 14.850 ;
; STEP          ; ALU_OUT_SEL_0  ; 14.390 ; 13.270 ; 13.270 ; 14.390 ;
; STEP          ; ALU_OUT_SEL_1  ; 12.769 ; 12.769 ; 12.769 ; 12.769 ;
; STEP          ; ALU_OUT_SEL_2  ; 13.958 ; 13.958 ; 13.958 ; 13.958 ;
; STEP          ; ALU_ROT_1      ; 13.489 ; 13.489 ; 13.489 ; 13.489 ;
; STEP          ; ALU_ROT_2      ; 13.559 ; 13.559 ; 13.559 ; 13.559 ;
; STEP          ; HLT_indicator  ; 15.564 ; 15.564 ; 15.564 ; 15.564 ;
; STEP          ; LINK_COMP      ; 14.355 ; 14.355 ; 14.355 ; 14.355 ;
; STEP          ; LINK_LOAD      ; 13.629 ; 13.629 ; 13.629 ; 13.629 ;
; STEP          ; LINK_OUT_SEL   ; 14.125 ; 14.125 ; 14.125 ; 14.125 ;
; STEP          ; MA_CLR_HI      ; 13.476 ; 13.476 ; 13.476 ; 13.476 ;
; STEP          ; MA_CLR_LO      ; 14.868 ; 14.586 ; 14.586 ; 14.868 ;
; STEP          ; MA_LOAD_HI     ; 16.325 ; 16.325 ; 16.325 ; 16.325 ;
; STEP          ; MA_LOAD_LO     ; 14.111 ; 14.111 ; 14.111 ; 14.111 ;
; STEP          ; MD_BUS_SEL     ; 13.231 ; 13.231 ; 13.231 ; 13.231 ;
; STEP          ; MD_IN_SEL      ; 13.077 ; 13.077 ; 13.077 ; 13.077 ;
; STEP          ; MD_LOAD        ; 13.788 ; 13.788 ; 13.788 ; 13.788 ;
; STEP          ; MEM_READ       ; 13.467 ; 13.022 ; 13.022 ; 13.467 ;
; STEP          ; MEM_WRITE      ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; STEP          ; PC_BUS_SEL     ; 15.715 ; 15.715 ; 15.715 ; 15.715 ;
; STEP          ; PC_CLR_HI      ; 14.955 ; 14.955 ; 14.955 ; 14.955 ;
; STEP          ; PC_LOAD_HI     ; 14.408 ; 14.408 ; 14.408 ; 14.408 ;
; STEP          ; PC_LOAD_LO     ; 14.369 ; 14.369 ; 14.369 ; 14.369 ;
; STEP          ; RUN_indicator  ;        ; 15.186 ; 15.186 ;        ;
; STEP          ; clk            ;        ; 12.071 ; 12.071 ;        ;
; clk_in        ; AC_LOAD        ; 12.914 ; 12.914 ; 12.914 ; 12.914 ;
; clk_in        ; ALU_CLEAR      ; 13.968 ; 13.968 ; 13.968 ; 13.968 ;
; clk_in        ; ALU_COMP       ; 14.620 ; 14.620 ; 14.620 ; 14.620 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 12.502 ; 12.502 ; 12.502 ; 12.502 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 13.104 ; 13.104 ; 13.104 ; 13.104 ;
; clk_in        ; ALU_INC        ; 14.590 ; 14.590 ; 14.590 ; 14.590 ;
; clk_in        ; ALU_OUT_SEL_0  ; 12.407 ; 12.407 ; 12.407 ; 12.407 ;
; clk_in        ; ALU_OUT_SEL_1  ; 12.506 ; 12.506 ; 12.506 ; 12.506 ;
; clk_in        ; ALU_OUT_SEL_2  ; 13.620 ; 13.620 ; 13.620 ; 13.620 ;
; clk_in        ; ALU_ROT_1      ; 13.093 ; 13.093 ; 13.093 ; 13.093 ;
; clk_in        ; ALU_ROT_2      ; 13.155 ; 13.155 ; 13.155 ; 13.155 ;
; clk_in        ; HLT_indicator  ; 11.299 ; 11.299 ; 11.299 ; 11.299 ;
; clk_in        ; LINK_COMP      ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; clk_in        ; LINK_LOAD      ; 13.364 ; 13.364 ; 13.364 ; 13.364 ;
; clk_in        ; LINK_OUT_SEL   ; 14.398 ; 14.398 ; 14.398 ; 14.398 ;
; clk_in        ; MA_CLR_HI      ; 13.211 ; 13.211 ; 13.211 ; 13.211 ;
; clk_in        ; MA_CLR_LO      ; 13.723 ; 13.723 ; 13.723 ; 13.723 ;
; clk_in        ; MA_LOAD_HI     ; 15.047 ; 15.047 ; 15.047 ; 15.047 ;
; clk_in        ; MA_LOAD_LO     ; 13.846 ; 13.846 ; 13.846 ; 13.846 ;
; clk_in        ; MD_BUS_SEL     ; 13.147 ; 13.147 ; 13.147 ; 13.147 ;
; clk_in        ; MD_IN_SEL      ; 13.350 ; 13.350 ; 13.350 ; 13.350 ;
; clk_in        ; MD_LOAD        ; 14.061 ; 14.061 ; 14.061 ; 14.061 ;
; clk_in        ; MEM_READ       ; 12.159 ; 12.159 ; 12.159 ; 12.159 ;
; clk_in        ; MEM_WRITE      ; 15.062 ; 15.062 ; 15.062 ; 15.062 ;
; clk_in        ; PC_BUS_SEL     ; 14.953 ; 14.953 ; 14.953 ; 14.953 ;
; clk_in        ; PC_CLR_HI      ; 14.446 ; 14.446 ; 14.446 ; 14.446 ;
; clk_in        ; PC_LOAD_HI     ; 14.145 ; 14.145 ; 14.145 ; 14.145 ;
; clk_in        ; PC_LOAD_LO     ; 14.106 ; 14.106 ; 14.106 ; 14.106 ;
; clk_in        ; RUN_indicator  ;        ; 15.459 ; 15.459 ;        ;
; clk_in        ; clk            ; 11.240 ; 12.344 ; 12.344 ; 11.240 ;
+---------------+----------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -6.381 ; -18.901       ;
; not_reset      ; -5.568 ; -16.462       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -1.863 ; -5.224        ;
; ASSERT_CONTROL ; -1.779 ; -4.972        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Recovery Summary             ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -4.822 ; -7.785        ;
; ASSERT_CONTROL ; -2.977 ; -2.977        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; not_reset      ; -1.896 ; -1.896        ;
; ASSERT_CONTROL ; -1.812 ; -1.812        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.222 ; -9.564        ;
; not_reset      ; -1.222 ; -5.380        ;
+----------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -6.381 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.671     ; 4.521      ;
; -6.307 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.669     ; 4.449      ;
; -6.297 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.587     ; 4.521      ;
; -6.271 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.396     ; 3.988      ;
; -6.249 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.669     ; 4.473      ;
; -6.223 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.585     ; 4.449      ;
; -6.197 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -2.394     ; 3.916      ;
; -6.187 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.312     ; 3.988      ;
; -6.175 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.667     ; 4.401      ;
; -6.165 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.585     ; 4.473      ;
; -6.113 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.310     ; 3.916      ;
; -6.091 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.583     ; 4.401      ;
; -5.705 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.944     ; 4.572      ;
; -5.621 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.860     ; 4.572      ;
; -5.595 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -1.669     ; 4.039      ;
; -5.573 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.942     ; 4.524      ;
; -5.511 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.585     ; 4.039      ;
; -5.489 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.858     ; 4.524      ;
; -5.114 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.904     ; 4.521      ;
; -5.040 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.902     ; 4.449      ;
; -5.030 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.820     ; 4.521      ;
; -5.004 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.629     ; 3.988      ;
; -4.982 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.902     ; 4.473      ;
; -4.956 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.818     ; 4.449      ;
; -4.930 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.627     ; 3.916      ;
; -4.920 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.545     ; 3.988      ;
; -4.915 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.705     ; 4.521      ;
; -4.908 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.900     ; 4.401      ;
; -4.898 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.818     ; 4.473      ;
; -4.846 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.543     ; 3.916      ;
; -4.841 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.703     ; 4.449      ;
; -4.831 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.621     ; 4.521      ;
; -4.824 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.816     ; 4.401      ;
; -4.805 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.430     ; 3.988      ;
; -4.783 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.703     ; 4.473      ;
; -4.757 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.619     ; 4.449      ;
; -4.731 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -1.428     ; 3.916      ;
; -4.721 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.346     ; 3.988      ;
; -4.709 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.701     ; 4.401      ;
; -4.699 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.619     ; 4.473      ;
; -4.648 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.062      ; 4.521      ;
; -4.647 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.344     ; 3.916      ;
; -4.625 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.617     ; 4.401      ;
; -4.574 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.064      ; 4.449      ;
; -4.564 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.146      ; 4.521      ;
; -4.538 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.663     ; 3.988      ;
; -4.516 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.064      ; 4.473      ;
; -4.490 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.148      ; 4.449      ;
; -4.464 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; -0.661     ; 3.916      ;
; -4.454 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.579     ; 3.988      ;
; -4.442 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.066      ; 4.401      ;
; -4.438 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.177     ; 4.572      ;
; -4.432 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.148      ; 4.473      ;
; -4.380 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.577     ; 3.916      ;
; -4.358 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.150      ; 4.401      ;
; -4.354 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.093     ; 4.572      ;
; -4.328 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.902     ; 4.039      ;
; -4.306 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.175     ; 4.524      ;
; -4.244 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.818     ; 4.039      ;
; -4.239 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 0.022      ; 4.572      ;
; -4.222 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.091     ; 4.524      ;
; -4.155 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.106      ; 4.572      ;
; -4.129 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.703     ; 4.039      ;
; -4.107 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 0.024      ; 4.524      ;
; -4.045 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.619     ; 4.039      ;
; -4.023 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.108      ; 4.524      ;
; -3.972 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.789      ; 4.572      ;
; -3.888 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.873      ; 4.572      ;
; -3.862 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.064      ; 4.039      ;
; -3.840 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.791      ; 4.524      ;
; -3.778 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.148      ; 4.039      ;
; -3.756 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.875      ; 4.524      ;
; -3.430 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.177      ; 5.500      ;
; -3.226 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.450      ; 4.789      ;
; -3.131 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.251      ; 4.193      ;
; -3.021 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.526      ; 3.660      ;
; -3.011 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.175      ; 4.997      ;
; -2.999 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 1.253      ; 4.145      ;
; -2.930 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.177      ; 5.500      ;
; -2.927 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.175      ; 4.913      ;
; -2.817 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.450      ; 4.380      ;
; -2.795 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.177      ; 4.865      ;
; -2.726 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 1.450      ; 4.789      ;
; -2.511 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.175      ; 4.997      ;
; -2.464 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.143      ; 5.500      ;
; -2.427 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.175      ; 4.913      ;
; -2.317 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.450      ; 4.380      ;
; -2.295 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.177      ; 4.865      ;
; -2.260 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 2.416      ; 4.789      ;
; -2.045 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.141      ; 4.997      ;
; -1.964 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 3.143      ; 5.500      ;
; -1.961 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.141      ; 4.913      ;
; -1.851 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.416      ; 4.380      ;
; -1.829 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.143      ; 4.865      ;
; -1.760 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.416      ; 4.789      ;
; -1.665 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.217      ; 4.193      ;
; -1.555 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 1.492      ; 3.660      ;
; -1.545 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 3.141      ; 4.997      ;
; -1.533 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.219      ; 4.145      ;
; -1.461 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 3.141      ; 4.913      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'not_reset'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -5.568 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.858     ; 4.521      ;
; -5.494 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.856     ; 4.449      ;
; -5.484 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.774     ; 4.521      ;
; -5.458 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.583     ; 3.988      ;
; -5.436 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.856     ; 4.473      ;
; -5.410 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.772     ; 4.449      ;
; -5.384 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -1.581     ; 3.916      ;
; -5.374 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.499     ; 3.988      ;
; -5.362 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.854     ; 4.401      ;
; -5.352 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.772     ; 4.473      ;
; -5.300 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.497     ; 3.916      ;
; -5.278 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.770     ; 4.401      ;
; -4.901 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.691     ; 4.521      ;
; -4.892 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.131     ; 4.572      ;
; -4.827 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.689     ; 4.449      ;
; -4.817 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.607     ; 4.521      ;
; -4.808 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.047     ; 4.572      ;
; -4.791 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.416     ; 3.988      ;
; -4.782 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.856     ; 4.039      ;
; -4.769 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.689     ; 4.473      ;
; -4.760 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.129     ; 4.524      ;
; -4.743 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.605     ; 4.449      ;
; -4.717 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -1.414     ; 3.916      ;
; -4.707 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.332     ; 3.988      ;
; -4.698 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.772     ; 4.039      ;
; -4.695 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.687     ; 4.401      ;
; -4.685 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.605     ; 4.473      ;
; -4.676 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.045     ; 4.524      ;
; -4.634 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.076      ; 4.521      ;
; -4.633 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -1.330     ; 3.916      ;
; -4.611 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.603     ; 4.401      ;
; -4.560 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.078      ; 4.449      ;
; -4.550 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.160      ; 4.521      ;
; -4.524 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.649     ; 3.988      ;
; -4.502 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.078      ; 4.473      ;
; -4.476 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.162      ; 4.449      ;
; -4.450 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; -0.647     ; 3.916      ;
; -4.440 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.565     ; 3.988      ;
; -4.428 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.080      ; 4.401      ;
; -4.418 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.162      ; 4.473      ;
; -4.366 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -0.563     ; 3.916      ;
; -4.344 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.164      ; 4.401      ;
; -4.301 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.091     ; 4.521      ;
; -4.227 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.089     ; 4.449      ;
; -4.225 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.036      ; 4.572      ;
; -4.217 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.007     ; 4.521      ;
; -4.191 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.816     ; 3.988      ;
; -4.169 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.089     ; 4.473      ;
; -4.143 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.005     ; 4.449      ;
; -4.141 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.120      ; 4.572      ;
; -4.117 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.814     ; 3.916      ;
; -4.115 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.689     ; 4.039      ;
; -4.107 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.732     ; 3.988      ;
; -4.095 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.087     ; 4.401      ;
; -4.093 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.038      ; 4.524      ;
; -4.085 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.005     ; 4.473      ;
; -4.033 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.730     ; 3.916      ;
; -4.031 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.605     ; 4.039      ;
; -4.011 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.003     ; 4.401      ;
; -4.009 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.122      ; 4.524      ;
; -3.958 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.803      ; 4.572      ;
; -3.874 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.887      ; 4.572      ;
; -3.848 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.078      ; 4.039      ;
; -3.826 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 0.805      ; 4.524      ;
; -3.764 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.162      ; 4.039      ;
; -3.742 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.889      ; 4.524      ;
; -3.625 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.636      ; 4.572      ;
; -3.541 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.720      ; 4.572      ;
; -3.515 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; -0.089     ; 4.039      ;
; -3.493 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 0.638      ; 4.524      ;
; -3.431 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.005     ; 4.039      ;
; -3.409 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.722      ; 4.524      ;
; -2.617 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.990      ; 5.500      ;
; -2.450 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 3.157      ; 5.500      ;
; -2.413 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.263      ; 4.789      ;
; -2.318 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.064      ; 4.193      ;
; -2.246 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.430      ; 4.789      ;
; -2.208 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 1.339      ; 3.660      ;
; -2.198 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.988      ; 4.997      ;
; -2.186 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 2.066      ; 4.145      ;
; -2.117 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.990      ; 5.500      ;
; -2.114 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.988      ; 4.913      ;
; -2.031 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.500        ; 3.155      ; 4.997      ;
; -2.004 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.263      ; 4.380      ;
; -1.982 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.990      ; 4.865      ;
; -1.950 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 3.157      ; 5.500      ;
; -1.947 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 3.155      ; 4.913      ;
; -1.913 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.263      ; 4.789      ;
; -1.837 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 2.430      ; 4.380      ;
; -1.815 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 3.157      ; 4.865      ;
; -1.746 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.430      ; 4.789      ;
; -1.698 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.988      ; 4.997      ;
; -1.651 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.231      ; 4.193      ;
; -1.614 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.988      ; 4.913      ;
; -1.541 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 1.506      ; 3.660      ;
; -1.531 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 3.155      ; 4.997      ;
; -1.519 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 1.000        ; 2.233      ; 4.145      ;
; -1.504 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.263      ; 4.380      ;
; -1.482 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 2.990      ; 4.865      ;
; -1.447 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 3.155      ; 4.913      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'not_reset'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -1.863 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.844      ; 1.981      ;
; -1.851 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.846      ; 1.995      ;
; -1.510 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.119      ; 1.609      ;
; -1.363 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.844      ; 1.981      ;
; -1.351 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.846      ; 1.995      ;
; -1.302 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.844      ; 2.542      ;
; -1.121 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.119      ; 1.998      ;
; -1.096 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.077      ; 1.981      ;
; -1.084 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.079      ; 1.995      ;
; -1.048 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.920      ; 1.872      ;
; -1.038 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.846      ; 2.808      ;
; -1.010 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.119      ; 1.609      ;
; -0.912 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.195      ; 1.283      ;
; -0.829 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.922      ; 2.093      ;
; -0.802 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.844      ; 2.542      ;
; -0.743 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 2.352      ; 1.609      ;
; -0.720 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.669      ; 0.449      ;
; -0.674 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.394      ; 1.220      ;
; -0.621 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.119      ; 1.998      ;
; -0.596 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.077      ; 1.981      ;
; -0.584 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.079      ; 1.995      ;
; -0.538 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.846      ; 2.808      ;
; -0.535 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.077      ; 2.542      ;
; -0.453 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.902      ; 0.449      ;
; -0.407 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.627      ; 1.220      ;
; -0.354 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 2.352      ; 1.998      ;
; -0.271 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 3.079      ; 2.808      ;
; -0.254 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.703      ; 0.449      ;
; -0.254 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.396      ; 1.642      ;
; -0.243 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.352      ; 1.609      ;
; -0.240 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.689      ; 0.449      ;
; -0.208 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.428      ; 1.220      ;
; -0.194 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.414      ; 1.220      ;
; -0.184 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.669      ; 0.985      ;
; -0.107 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.669      ; 1.062      ;
; -0.035 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.077      ; 2.542      ;
; 0.013  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.629      ; 1.642      ;
; 0.083  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.902      ; 0.985      ;
; 0.093  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.856      ; 0.449      ;
; 0.139  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.581      ; 1.220      ;
; 0.146  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.352      ; 1.998      ;
; 0.160  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.902      ; 1.062      ;
; 0.212  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.430      ; 1.642      ;
; 0.219  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.153      ; 1.872      ;
; 0.226  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 1.416      ; 1.642      ;
; 0.229  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 3.079      ; 2.808      ;
; 0.230  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.667      ; 1.397      ;
; 0.282  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.703      ; 0.985      ;
; 0.296  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.689      ; 0.985      ;
; 0.355  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.428      ; 1.283      ;
; 0.359  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.703      ; 1.062      ;
; 0.360  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.089      ; 0.449      ;
; 0.373  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.689      ; 1.062      ;
; 0.406  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.814      ; 1.220      ;
; 0.419  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.671      ; 1.590      ;
; 0.435  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.942      ; 0.877      ;
; 0.438  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 2.155      ; 2.093      ;
; 0.497  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.900      ; 1.397      ;
; 0.559  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 1.583      ; 1.642      ;
; 0.629  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.856      ; 0.985      ;
; 0.686  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.904      ; 1.590      ;
; 0.696  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.701      ; 1.397      ;
; 0.702  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.175      ; 0.877      ;
; 0.706  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.856      ; 1.062      ;
; 0.710  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.687      ; 1.397      ;
; 0.760  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.944      ; 1.204      ;
; 0.826  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.816      ; 1.642      ;
; 0.885  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.705      ; 1.590      ;
; 0.896  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.089      ; 0.985      ;
; 0.899  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.691      ; 1.590      ;
; 0.901  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -0.024     ; 0.877      ;
; 0.915  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.038     ; 0.877      ;
; 0.973  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.089      ; 1.062      ;
; 1.013  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.064     ; 0.449      ;
; 1.027  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.177      ; 1.204      ;
; 1.027  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.078     ; 0.449      ;
; 1.043  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.854      ; 1.397      ;
; 1.059  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.661      ; 1.220      ;
; 1.073  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.647      ; 1.220      ;
; 1.226  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -0.022     ; 1.204      ;
; 1.232  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.858      ; 1.590      ;
; 1.240  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.036     ; 1.204      ;
; 1.248  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.129      ; 0.877      ;
; 1.310  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.087      ; 1.397      ;
; 1.479  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.663      ; 1.642      ;
; 1.493  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.649      ; 1.642      ;
; 1.499  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; 0.091      ; 1.590      ;
; 1.515  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.638     ; 0.877      ;
; 1.549  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.064     ; 0.985      ;
; 1.563  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.078     ; 0.985      ;
; 1.573  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; 0.131      ; 1.204      ;
; 1.626  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.064     ; 1.062      ;
; 1.640  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.078     ; 1.062      ;
; 1.840  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; 0.000        ; -0.636     ; 1.204      ;
; 1.963  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.066     ; 1.397      ;
; 1.977  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.080     ; 1.397      ;
; 2.152  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.062     ; 1.590      ;
; 2.166  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.076     ; 1.590      ;
; 2.168  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.791     ; 0.877      ;
; 2.182  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; not_reset   ; -0.500       ; -0.805     ; 0.877      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.779 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.760      ; 1.981      ;
; -1.767 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.762      ; 1.995      ;
; -1.426 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.035      ; 1.609      ;
; -1.279 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.760      ; 1.981      ;
; -1.267 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.762      ; 1.995      ;
; -1.218 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.760      ; 2.542      ;
; -1.037 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.035      ; 1.998      ;
; -1.012 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.993      ; 1.981      ;
; -1.000 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.995      ; 1.995      ;
; -0.964 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.836      ; 1.872      ;
; -0.954 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.762      ; 2.808      ;
; -0.926 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.035      ; 1.609      ;
; -0.828 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.111      ; 1.283      ;
; -0.745 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.838      ; 2.093      ;
; -0.718 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.760      ; 2.542      ;
; -0.659 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.268      ; 1.609      ;
; -0.636 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.585      ; 0.449      ;
; -0.590 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.310      ; 1.220      ;
; -0.537 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.035      ; 1.998      ;
; -0.512 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.993      ; 1.981      ;
; -0.500 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.995      ; 1.995      ;
; -0.454 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.762      ; 2.808      ;
; -0.451 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.993      ; 2.542      ;
; -0.369 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.818      ; 0.449      ;
; -0.323 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.543      ; 1.220      ;
; -0.270 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.268      ; 1.998      ;
; -0.187 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.995      ; 2.808      ;
; -0.170 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.619      ; 0.449      ;
; -0.170 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.312      ; 1.642      ;
; -0.159 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.268      ; 1.609      ;
; -0.156 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.605      ; 0.449      ;
; -0.124 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.344      ; 1.220      ;
; -0.110 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.330      ; 1.220      ;
; -0.100 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.585      ; 0.985      ;
; -0.023 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.585      ; 1.062      ;
; 0.049  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.993      ; 2.542      ;
; 0.097  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.545      ; 1.642      ;
; 0.167  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.818      ; 0.985      ;
; 0.177  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.772      ; 0.449      ;
; 0.223  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.497      ; 1.220      ;
; 0.230  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.268      ; 1.998      ;
; 0.244  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.818      ; 1.062      ;
; 0.296  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.346      ; 1.642      ;
; 0.303  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.069      ; 1.872      ;
; 0.310  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 1.332      ; 1.642      ;
; 0.313  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.995      ; 2.808      ;
; 0.314  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.583      ; 1.397      ;
; 0.366  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.619      ; 0.985      ;
; 0.380  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.605      ; 0.985      ;
; 0.439  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.344      ; 1.283      ;
; 0.443  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.619      ; 1.062      ;
; 0.444  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.005      ; 0.449      ;
; 0.457  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.605      ; 1.062      ;
; 0.490  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.730      ; 1.220      ;
; 0.503  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.587      ; 1.590      ;
; 0.519  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.858      ; 0.877      ;
; 0.522  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 2.071      ; 2.093      ;
; 0.581  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.816      ; 1.397      ;
; 0.643  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.499      ; 1.642      ;
; 0.713  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.772      ; 0.985      ;
; 0.770  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.820      ; 1.590      ;
; 0.780  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.617      ; 1.397      ;
; 0.786  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.091      ; 0.877      ;
; 0.790  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.772      ; 1.062      ;
; 0.794  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.603      ; 1.397      ;
; 0.844  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.860      ; 1.204      ;
; 0.910  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.732      ; 1.642      ;
; 0.969  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.621      ; 1.590      ;
; 0.980  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.005      ; 0.985      ;
; 0.983  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.607      ; 1.590      ;
; 0.985  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.108     ; 0.877      ;
; 0.999  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.122     ; 0.877      ;
; 1.057  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.005      ; 1.062      ;
; 1.097  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.148     ; 0.449      ;
; 1.111  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.093      ; 1.204      ;
; 1.111  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.162     ; 0.449      ;
; 1.127  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.770      ; 1.397      ;
; 1.143  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.577      ; 1.220      ;
; 1.157  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.563      ; 1.220      ;
; 1.310  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.106     ; 1.204      ;
; 1.316  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.774      ; 1.590      ;
; 1.324  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.120     ; 1.204      ;
; 1.332  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.045      ; 0.877      ;
; 1.394  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.003      ; 1.397      ;
; 1.563  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.579      ; 1.642      ;
; 1.577  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.565      ; 1.642      ;
; 1.583  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.007      ; 1.590      ;
; 1.599  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.722     ; 0.877      ;
; 1.633  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.148     ; 0.985      ;
; 1.647  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.162     ; 0.985      ;
; 1.657  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.047      ; 1.204      ;
; 1.710  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.148     ; 1.062      ;
; 1.724  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.162     ; 1.062      ;
; 1.924  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; -0.720     ; 1.204      ;
; 2.047  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.150     ; 1.397      ;
; 2.061  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.164     ; 1.397      ;
; 2.236  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.146     ; 1.590      ;
; 2.250  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.160     ; 1.590      ;
; 2.252  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.875     ; 0.877      ;
; 2.266  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; -0.889     ; 0.877      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'not_reset'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -4.822 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -2.922     ; 2.517      ;
; -4.748 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -2.920     ; 2.445      ;
; -4.738 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -2.838     ; 2.517      ;
; -4.664 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -2.836     ; 2.445      ;
; -4.555 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -2.155     ; 2.517      ;
; -4.481 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -2.153     ; 2.445      ;
; -4.471 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.071     ; 2.517      ;
; -4.397 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -2.069     ; 2.445      ;
; -4.146 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; -2.195     ; 2.568      ;
; -4.062 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -2.111     ; 2.568      ;
; -3.879 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; -1.428     ; 2.568      ;
; -3.795 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; -1.344     ; 2.568      ;
; -2.963 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -0.621     ; 2.958      ;
; -2.889 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -0.619     ; 2.886      ;
; -2.879 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.537     ; 2.958      ;
; -2.805 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.535     ; 2.886      ;
; -2.696 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 0.146      ; 2.958      ;
; -2.622 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 0.148      ; 2.886      ;
; -2.612 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.230      ; 2.958      ;
; -2.538 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.232      ; 2.886      ;
; -2.287 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; 0.106      ; 3.009      ;
; -2.203 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.190      ; 3.009      ;
; -2.020 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 0.873      ; 3.009      ;
; -1.952 ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.500        ; 0.924      ; 2.993      ;
; -1.936 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.957      ; 3.009      ;
; -1.868 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 0.924      ; 2.909      ;
; -1.452 ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; 0.924      ; 2.993      ;
; -1.368 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 0.924      ; 2.909      ;
; -1.178 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 1.000        ; 0.000      ; 1.795      ;
; -0.184 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.500        ; 3.225      ; 3.525      ;
; -0.149 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; -0.284     ; 0.481      ;
; -0.065 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; -0.200     ; 0.481      ;
; -0.009 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.500        ; 3.225      ; 3.350      ;
; 0.287  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; 2.301      ; 2.630      ;
; 0.316  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 1.000        ; 3.225      ; 3.525      ;
; 0.491  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 1.000        ; 3.225      ; 3.350      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -2.977 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.635     ; 2.958      ;
; -2.903 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.633     ; 2.886      ;
; -2.893 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.551     ; 2.958      ;
; -2.819 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.549     ; 2.886      ;
; -2.710 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.132      ; 2.958      ;
; -2.636 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.134      ; 2.886      ;
; -2.626 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.216      ; 2.958      ;
; -2.552 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.218      ; 2.886      ;
; -2.301 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 0.092      ; 3.009      ;
; -2.217 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.176      ; 3.009      ;
; -2.034 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 0.859      ; 3.009      ;
; -1.950 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.943      ; 3.009      ;
; -0.198 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.500        ; 3.211      ; 3.525      ;
; -0.163 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; -0.298     ; 0.481      ;
; -0.079 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.214     ; 0.481      ;
; -0.023 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.211      ; 3.350      ;
; 0.273  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 2.287      ; 2.630      ;
; 0.302  ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 1.000        ; 3.211      ; 3.525      ;
; 0.477  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 3.211      ; 3.350      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'not_reset'                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -1.896 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 2.585      ; 0.689      ;
; -1.370 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 3.509      ; 2.139      ;
; -1.293 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 3.509      ; 2.216      ;
; -0.870 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 3.509      ; 2.139      ;
; -0.793 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 3.509      ; 2.216      ;
; 0.183  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.298      ; 0.481      ;
; 0.197  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 0.284      ; 0.481      ;
; 0.211  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 2.059      ; 1.770      ;
; 0.486  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; 0.000      ; 0.486      ;
; 0.677  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 1.093      ; 1.770      ;
; 0.691  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 1.079      ; 1.770      ;
; 0.731  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.332      ; 1.563      ;
; 0.884  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 1.334      ; 1.718      ;
; 1.024  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 1.246      ; 1.770      ;
; 1.197  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.366      ; 1.563      ;
; 1.211  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 0.352      ; 1.563      ;
; 1.350  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.368      ; 1.718      ;
; 1.364  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; 0.000        ; 0.354      ; 1.718      ;
; 1.544  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 0.519      ; 1.563      ;
; 1.572  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; 0.924      ; 2.496      ;
; 1.586  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; 0.924      ; 2.510      ;
; 1.697  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; not_reset   ; -0.500       ; 0.521      ; 1.718      ;
; 2.072  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; 0.924      ; 2.496      ;
; 2.086  ; not_reset                                                                                                                                       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; 0.924      ; 2.510      ;
; 3.038  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -0.526     ; 2.012      ;
; 3.504  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -1.492     ; 2.012      ;
; 3.518  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -1.506     ; 2.012      ;
; 3.558  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -1.253     ; 1.805      ;
; 3.711  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; -0.500       ; -1.251     ; 1.960      ;
; 3.851  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -1.339     ; 2.012      ;
; 4.024  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -2.219     ; 1.805      ;
; 4.038  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -2.233     ; 1.805      ;
; 4.177  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; ASSERT_CONTROL ; not_reset   ; 0.000        ; -2.217     ; 1.960      ;
; 4.191  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; 0.000        ; -2.231     ; 1.960      ;
; 4.371  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -2.066     ; 1.805      ;
; 4.524  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                       ; not_reset      ; not_reset   ; -0.500       ; -2.064     ; 1.960      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.812 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 2.501      ; 0.689      ;
; -1.286 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 3.425      ; 2.139      ;
; -1.209 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.425      ; 2.216      ;
; -0.786 ; not_reset                                                                                                                                       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 3.425      ; 2.139      ;
; -0.709 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.425      ; 2.216      ;
; 0.267  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.214      ; 0.481      ;
; 0.281  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.200      ; 0.481      ;
; 0.295  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.975      ; 1.770      ;
; 0.761  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.009      ; 1.770      ;
; 0.775  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.995      ; 1.770      ;
; 0.815  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.248      ; 1.563      ;
; 0.968  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.250      ; 1.718      ;
; 1.108  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 1.162      ; 1.770      ;
; 1.281  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.282      ; 1.563      ;
; 1.295  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.268      ; 1.563      ;
; 1.434  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.284      ; 1.718      ;
; 1.448  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; 0.000        ; 0.270      ; 1.718      ;
; 1.628  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.435      ; 1.563      ;
; 1.781  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ; not_reset      ; ASSERT_CONTROL ; -0.500       ; 0.437      ; 1.718      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.318 ; -0.318       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; 0.286  ; 0.286        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; 0.286  ; 0.286        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.286  ; 0.286        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|END_STATE_out~1|datad                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|END_STATE_out~1|datad                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datac                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datac                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|t_state_generator_0|or_0|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|t_state_generator_0|or_0|output~1|datad                                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'not_reset'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; not_reset ; Rise       ; not_reset                                                                                                                                       ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|combout                                                                                                             ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~1|datad                                                                                      ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.216  ; 0.216        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                           ;
; 0.216  ; 0.216        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                          ;
; 0.216  ; 0.216        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|combout                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout                                                                                            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~3|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~4|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~5|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~6|combout                                                                                                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|dataa                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datab                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datac                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; control_matrix|NEXT_STATE~7|datad                                                                                                               ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|inclk[0]                                                                            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1clkctrl|outclk                                                                              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|combout                                                                                    ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~1|dataa                                                                                      ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datab                                                                          ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~4|datac                                                                          ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout                                                                        ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datab                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; not_reset|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; not_reset|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; not_reset ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 2.461 ; 2.461 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 5.051 ; 5.051 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 5.020 ; 5.020 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 5.096 ; 5.096 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 5.168 ; 5.168 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 4.991 ; 4.991 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 5.021 ; 5.021 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 4.800 ; 4.800 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 5.168 ; 5.168 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 5.039 ; 5.039 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 4.837 ; 4.837 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 4.813 ; 4.813 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 5.353 ; 5.353 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3.427 ; 3.427 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 6.017 ; 6.017 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 5.986 ; 5.986 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 6.062 ; 6.062 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 6.134 ; 6.134 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 5.957 ; 5.957 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 5.987 ; 5.987 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 5.766 ; 5.766 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 6.134 ; 6.134 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 6.005 ; 6.005 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 5.803 ; 5.803 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 5.779 ; 5.779 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 6.319 ; 6.319 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 3.930 ; 3.930 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 2.447 ; 2.447 ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; 5.037 ; 5.037 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; 5.006 ; 5.006 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 5.082 ; 5.082 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 5.154 ; 5.154 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 4.977 ; 4.977 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 5.007 ; 5.007 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 4.786 ; 4.786 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 5.154 ; 5.154 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 5.025 ; 5.025 ; Rise       ; not_reset       ;
; START          ; not_reset      ; 4.823 ; 4.823 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; 4.799 ; 4.799 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; 5.339 ; 5.339 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 2.950 ; 2.950 ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 2.614 ; 2.614 ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; 5.204 ; 5.204 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; 5.173 ; 5.173 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 5.249 ; 5.249 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 5.321 ; 5.321 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 5.144 ; 5.144 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 5.174 ; 5.174 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 4.953 ; 4.953 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 5.321 ; 5.321 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 5.192 ; 5.192 ; Fall       ; not_reset       ;
; START          ; not_reset      ; 4.990 ; 4.990 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; 4.966 ; 4.966 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; 5.506 ; 5.506 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 3.117 ; 3.117 ; Fall       ; not_reset       ;
+----------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.767  ; 1.767  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.422 ; -1.422 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -0.881 ; -0.881 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -0.957 ; -0.957 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.171 ; -1.171 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -1.362 ; -1.362 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -1.392 ; -1.392 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.171 ; -1.171 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -1.539 ; -1.539 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -0.761 ; -0.761 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.207 ; -1.207 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -1.184 ; -1.184 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.148 ; -1.148 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 1.779  ; 1.779  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000  ; 1.000  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -2.189 ; -2.189 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -1.648 ; -1.648 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -1.724 ; -1.724 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.938 ; -1.938 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.129 ; -2.129 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.159 ; -2.159 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.938 ; -1.938 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.306 ; -2.306 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.528 ; -1.528 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.974 ; -1.974 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -1.951 ; -1.951 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.915 ; -1.915 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 1.012  ; 1.012  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 1.851  ; 1.851  ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; -1.338 ; -1.338 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; -0.797 ; -0.797 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -0.873 ; -0.873 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -1.087 ; -1.087 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -1.278 ; -1.278 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -1.308 ; -1.308 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -1.087 ; -1.087 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -1.455 ; -1.455 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -0.677 ; -0.677 ; Rise       ; not_reset       ;
; START          ; not_reset      ; -1.123 ; -1.123 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; -1.100 ; -1.100 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; -1.064 ; -1.064 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 1.863  ; 1.863  ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 1.084  ; 1.084  ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; -2.105 ; -2.105 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; -1.564 ; -1.564 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -1.640 ; -1.640 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -1.854 ; -1.854 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -2.045 ; -2.045 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -2.075 ; -2.075 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -1.854 ; -1.854 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -2.222 ; -2.222 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -1.444 ; -1.444 ; Fall       ; not_reset       ;
; START          ; not_reset      ; -1.890 ; -1.890 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; -1.867 ; -1.867 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; -1.831 ; -1.831 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 1.096  ; 1.096  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 9.534 ; 9.534 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 9.134 ; 9.134 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 7.944 ; 7.944 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 7.123 ; 7.123 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 7.380 ; 7.380 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 8.714 ; 8.714 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 8.306 ; 8.306 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 6.832 ; 6.832 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 9.083 ; 9.083 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 7.814 ; 7.814 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 7.794 ; 7.794 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 7.920 ; 7.920 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 7.990 ; 7.990 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 8.207 ; 8.207 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 7.781 ; 7.781 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 8.976 ; 8.976 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 7.590 ; 7.590 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 9.469 ; 9.469 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 7.750 ; 7.750 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 8.109 ; 8.109 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 7.368 ; 7.368 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 8.435 ; 8.435 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 7.589 ; 7.589 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 8.058 ; 8.058 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 8.500 ; 8.500 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 9.266 ; 9.266 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 8.319 ; 8.319 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 8.445 ; 8.445 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 7.752 ; 7.752 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 6.568 ; 6.568 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 8.767 ; 8.767 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 8.367 ; 8.367 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 7.177 ; 7.177 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 6.356 ; 6.356 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 6.613 ; 6.613 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 7.947 ; 7.947 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 7.539 ; 7.539 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 6.065 ; 6.065 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 8.316 ; 8.316 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 7.047 ; 7.047 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 7.027 ; 7.027 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 7.153 ; 7.153 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 7.223 ; 7.223 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 7.440 ; 7.440 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 7.014 ; 7.014 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 8.209 ; 8.209 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 6.823 ; 6.823 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 8.702 ; 8.702 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 6.983 ; 6.983 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 7.342 ; 7.342 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 6.601 ; 6.601 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 7.668 ; 7.668 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 6.822 ; 6.822 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 7.291 ; 7.291 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 7.733 ; 7.733 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 8.499 ; 8.499 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 7.552 ; 7.552 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 7.678 ; 7.678 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 6.985 ; 6.985 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 5.801 ; 5.801 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 9.618 ; 9.618 ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 9.218 ; 9.218 ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 8.028 ; 8.028 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 7.207 ; 7.207 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 7.464 ; 7.464 ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 8.798 ; 8.798 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 8.390 ; 8.390 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 6.916 ; 6.916 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 9.167 ; 9.167 ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 7.898 ; 7.898 ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 7.878 ; 7.878 ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 8.004 ; 8.004 ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 8.074 ; 8.074 ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 8.291 ; 8.291 ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 7.865 ; 7.865 ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 9.060 ; 9.060 ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 7.674 ; 7.674 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 9.553 ; 9.553 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 7.834 ; 7.834 ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 8.193 ; 8.193 ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 7.452 ; 7.452 ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 8.519 ; 8.519 ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 7.673 ; 7.673 ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 8.142 ; 8.142 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 8.584 ; 8.584 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 9.350 ; 9.350 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 8.403 ; 8.403 ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 8.529 ; 8.529 ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 7.836 ; 7.836 ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 6.652 ; 6.652 ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 8.851 ; 8.851 ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 8.451 ; 8.451 ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 7.261 ; 7.261 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 6.440 ; 6.440 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 6.697 ; 6.697 ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 8.031 ; 8.031 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 7.623 ; 7.623 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 6.149 ; 6.149 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 8.400 ; 8.400 ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 7.131 ; 7.131 ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 7.111 ; 7.111 ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 7.237 ; 7.237 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 7.307 ; 7.307 ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 7.524 ; 7.524 ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 7.098 ; 7.098 ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 8.293 ; 8.293 ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 6.907 ; 6.907 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 8.786 ; 8.786 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 7.067 ; 7.067 ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 7.426 ; 7.426 ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 6.685 ; 6.685 ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 7.752 ; 7.752 ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 6.906 ; 6.906 ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 7.375 ; 7.375 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 7.817 ; 7.817 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 8.583 ; 8.583 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 7.636 ; 7.636 ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 7.762 ; 7.762 ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 7.069 ; 7.069 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 5.885 ; 5.885 ; Fall       ; not_reset       ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 3.574 ; 3.574 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 3.792 ; 3.792 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.061 ; 4.061 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.190 ; 4.190 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.401 ; 3.401 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 3.910 ; 3.910 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 3.753 ; 3.753 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 3.734 ; 3.734 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 4.531 ; 4.531 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.041 ; 4.041 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 3.748 ; 3.748 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 3.898 ; 3.898 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.637 ; 3.637 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 4.028 ; 4.028 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 4.629 ; 4.629 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.521 ; 3.521 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 3.773 ; 3.773 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.502 ; 3.502 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.185 ; 4.185 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.454 ; 4.454 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 4.137 ; 4.137 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 4.027 ; 4.027 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 4.363 ; 4.363 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.179 ; 3.179 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 3.574 ; 3.574 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 3.792 ; 3.792 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.061 ; 4.061 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.190 ; 4.190 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.401 ; 3.401 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 3.910 ; 3.910 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 3.753 ; 3.753 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 3.734 ; 3.734 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 4.531 ; 4.531 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.041 ; 4.041 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 3.748 ; 3.748 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 3.898 ; 3.898 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.637 ; 3.637 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 3.858 ; 3.858 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 4.629 ; 4.629 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.858 ; 3.858 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.521 ; 3.521 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 3.773 ; 3.773 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.502 ; 3.502 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.185 ; 4.185 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.454 ; 4.454 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 4.137 ; 4.137 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 4.027 ; 4.027 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 4.363 ; 4.363 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.179 ; 3.179 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 3.588 ; 3.588 ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 3.806 ; 3.806 ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 4.075 ; 4.075 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 3.417 ; 3.417 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 3.649 ; 3.649 ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 4.204 ; 4.204 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 3.585 ; 3.585 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 3.415 ; 3.415 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 3.924 ; 3.924 ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 3.767 ; 3.767 ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 3.748 ; 3.748 ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 3.051 ; 3.051 ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 4.055 ; 4.055 ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 3.762 ; 3.762 ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 3.912 ; 3.912 ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 3.651 ; 3.651 ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 4.042 ; 4.042 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 4.600 ; 4.600 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 3.879 ; 3.879 ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 3.577 ; 3.577 ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 3.535 ; 3.535 ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 3.787 ; 3.787 ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 3.516 ; 3.516 ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 4.199 ; 4.199 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 4.468 ; 4.468 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 4.151 ; 4.151 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 4.011 ; 4.011 ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 4.041 ; 4.041 ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 2.883 ; 2.883 ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 3.193 ; 3.193 ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 3.588 ; 3.588 ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 3.806 ; 3.806 ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 4.075 ; 4.075 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 3.417 ; 3.417 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 3.649 ; 3.649 ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 4.204 ; 4.204 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 3.585 ; 3.585 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 3.415 ; 3.415 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 3.924 ; 3.924 ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 3.767 ; 3.767 ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 3.748 ; 3.748 ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 4.545 ; 4.545 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 4.055 ; 4.055 ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 3.762 ; 3.762 ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 3.912 ; 3.912 ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 3.651 ; 3.651 ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 4.042 ; 4.042 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 4.643 ; 4.643 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 3.879 ; 3.879 ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 3.577 ; 3.577 ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 3.535 ; 3.535 ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 3.787 ; 3.787 ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 3.516 ; 3.516 ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 4.199 ; 4.199 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 4.468 ; 4.468 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 4.151 ; 4.151 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 4.011 ; 4.011 ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 4.041 ; 4.041 ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 4.377 ; 4.377 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 3.193 ; 3.193 ; Fall       ; not_reset       ;
+----------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.380 ;       ;       ; 5.380 ;
; END_STATE     ; AC_LOAD        ; 8.762 ; 8.762 ; 8.762 ; 8.762 ;
; END_STATE     ; ALU_CLEAR      ; 8.362 ; 8.362 ; 8.362 ; 8.362 ;
; END_STATE     ; ALU_COMP       ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; END_STATE     ; ALU_INC        ; 7.942 ; 7.942 ; 7.942 ; 7.942 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 7.534 ; 7.534 ; 7.534 ; 7.534 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 8.311 ; 8.311 ; 8.311 ; 8.311 ;
; END_STATE     ; ALU_ROT_1      ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; END_STATE     ; ALU_ROT_2      ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; END_STATE     ; HLT_indicator  ; 7.148 ; 7.148 ; 7.148 ; 7.148 ;
; END_STATE     ; LINK_COMP      ; 7.218 ; 7.218 ; 7.218 ; 7.218 ;
; END_STATE     ; LINK_LOAD      ; 7.435 ; 7.435 ; 7.435 ; 7.435 ;
; END_STATE     ; LINK_OUT_SEL   ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; END_STATE     ; MA_CLR_HI      ; 8.204 ; 8.204 ; 8.204 ; 8.204 ;
; END_STATE     ; MA_CLR_LO      ; 6.818 ; 6.818 ; 6.818 ; 6.818 ;
; END_STATE     ; MA_LOAD_HI     ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; END_STATE     ; MA_LOAD_LO     ; 6.978 ; 6.978 ; 6.978 ; 6.978 ;
; END_STATE     ; MD_BUS_SEL     ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; END_STATE     ; MD_IN_SEL      ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; END_STATE     ; MD_LOAD        ; 7.663 ; 7.663 ; 7.663 ; 7.663 ;
; END_STATE     ; MEM_READ       ; 6.817 ; 6.817 ; 6.817 ; 6.817 ;
; END_STATE     ; MEM_WRITE      ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; END_STATE     ; PC_BUS_SEL     ; 7.728 ; 7.728 ; 7.728 ; 7.728 ;
; END_STATE     ; PC_CLR_HI      ; 8.494 ; 8.494 ; 8.494 ; 8.494 ;
; END_STATE     ; PC_LOAD_HI     ; 7.547 ; 7.547 ; 7.547 ; 7.547 ;
; END_STATE     ; PC_LOAD_LO     ; 7.673 ; 7.673 ; 7.673 ; 7.673 ;
; END_STATE     ; RUN_indicator  ;       ; 6.980 ; 6.980 ;       ;
; END_STATE     ; clk            ;       ; 5.796 ; 5.796 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.749 ;       ;       ; 5.749 ;
; IRQ           ; AC_LOAD        ; 8.723 ; 8.723 ; 8.723 ; 8.723 ;
; IRQ           ; ALU_CLEAR      ; 8.323 ; 8.323 ; 8.323 ; 8.323 ;
; IRQ           ; ALU_COMP       ; 7.133 ; 7.133 ; 7.133 ; 7.133 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 6.569 ; 6.569 ; 6.569 ; 6.569 ;
; IRQ           ; ALU_INC        ; 7.903 ; 7.903 ; 7.903 ; 7.903 ;
; IRQ           ; ALU_OUT_SEL_0  ; 7.495 ; 7.495 ; 7.495 ; 7.495 ;
; IRQ           ; ALU_OUT_SEL_1  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; IRQ           ; ALU_OUT_SEL_2  ; 8.272 ; 8.272 ; 8.272 ; 8.272 ;
; IRQ           ; ALU_ROT_1      ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; IRQ           ; ALU_ROT_2      ; 6.983 ; 6.983 ; 6.983 ; 6.983 ;
; IRQ           ; HLT_indicator  ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; IRQ           ; LINK_COMP      ; 7.179 ; 7.179 ; 7.179 ; 7.179 ;
; IRQ           ; LINK_LOAD      ; 7.396 ; 7.396 ; 7.396 ; 7.396 ;
; IRQ           ; LINK_OUT_SEL   ; 6.970 ; 6.970 ; 6.970 ; 6.970 ;
; IRQ           ; MA_CLR_HI      ; 8.165 ; 8.165 ; 8.165 ; 8.165 ;
; IRQ           ; MA_CLR_LO      ; 6.779 ; 6.779 ; 6.779 ; 6.779 ;
; IRQ           ; MA_LOAD_HI     ; 8.658 ; 8.658 ; 8.658 ; 8.658 ;
; IRQ           ; MA_LOAD_LO     ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; IRQ           ; MD_BUS_SEL     ; 7.298 ; 7.298 ; 7.298 ; 7.298 ;
; IRQ           ; MD_IN_SEL      ; 6.557 ; 6.557 ; 6.557 ; 6.557 ;
; IRQ           ; MD_LOAD        ; 7.624 ; 7.624 ; 7.624 ; 7.624 ;
; IRQ           ; MEM_READ       ; 6.778 ; 6.778 ; 6.778 ; 6.778 ;
; IRQ           ; MEM_WRITE      ; 7.247 ; 7.247 ; 7.247 ; 7.247 ;
; IRQ           ; PC_BUS_SEL     ; 7.689 ; 7.689 ; 7.689 ; 7.689 ;
; IRQ           ; PC_CLR_HI      ; 8.455 ; 8.455 ; 8.455 ; 8.455 ;
; IRQ           ; PC_LOAD_HI     ; 7.508 ; 7.508 ; 7.508 ; 7.508 ;
; IRQ           ; PC_LOAD_LO     ; 7.634 ; 7.634 ; 7.634 ; 7.634 ;
; IRQ           ; RUN_indicator  ;       ; 6.941 ; 6.941 ;       ;
; IRQ           ; clk            ;       ; 5.757 ; 5.757 ;       ;
; IRQ_ON        ; AC_LOAD        ; 8.799 ; 8.799 ; 8.799 ; 8.799 ;
; IRQ_ON        ; ALU_CLEAR      ; 8.399 ; 8.399 ; 8.399 ; 8.399 ;
; IRQ_ON        ; ALU_COMP       ; 7.209 ; 7.209 ; 7.209 ; 7.209 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 6.645 ; 6.645 ; 6.645 ; 6.645 ;
; IRQ_ON        ; ALU_INC        ; 7.979 ; 7.979 ; 7.979 ; 7.979 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 7.571 ; 7.571 ; 7.571 ; 7.571 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 8.348 ; 8.348 ; 8.348 ; 8.348 ;
; IRQ_ON        ; ALU_ROT_1      ; 7.079 ; 7.079 ; 7.079 ; 7.079 ;
; IRQ_ON        ; ALU_ROT_2      ; 7.059 ; 7.059 ; 7.059 ; 7.059 ;
; IRQ_ON        ; HLT_indicator  ; 7.185 ; 7.185 ; 7.185 ; 7.185 ;
; IRQ_ON        ; LINK_COMP      ; 7.255 ; 7.255 ; 7.255 ; 7.255 ;
; IRQ_ON        ; LINK_LOAD      ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 7.046 ; 7.046 ; 7.046 ; 7.046 ;
; IRQ_ON        ; MA_CLR_HI      ; 8.241 ; 8.241 ; 8.241 ; 8.241 ;
; IRQ_ON        ; MA_CLR_LO      ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; IRQ_ON        ; MA_LOAD_HI     ; 8.734 ; 8.734 ; 8.734 ; 8.734 ;
; IRQ_ON        ; MA_LOAD_LO     ; 7.015 ; 7.015 ; 7.015 ; 7.015 ;
; IRQ_ON        ; MD_BUS_SEL     ; 7.374 ; 7.374 ; 7.374 ; 7.374 ;
; IRQ_ON        ; MD_IN_SEL      ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; IRQ_ON        ; MD_LOAD        ; 7.700 ; 7.700 ; 7.700 ; 7.700 ;
; IRQ_ON        ; MEM_READ       ; 6.854 ; 6.854 ; 6.854 ; 6.854 ;
; IRQ_ON        ; MEM_WRITE      ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.765 ; 7.765 ; 7.765 ; 7.765 ;
; IRQ_ON        ; PC_CLR_HI      ; 8.531 ; 8.531 ; 8.531 ; 8.531 ;
; IRQ_ON        ; PC_LOAD_HI     ; 7.584 ; 7.584 ; 7.584 ; 7.584 ;
; IRQ_ON        ; PC_LOAD_LO     ; 7.710 ; 7.710 ; 7.710 ; 7.710 ;
; IRQ_ON        ; RUN_indicator  ;       ; 7.017 ; 7.017 ;       ;
; IRQ_ON        ; clk            ;       ; 5.833 ; 5.833 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.943 ;       ;       ; 5.943 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.942 ;       ;       ; 5.942 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.931 ;       ;       ; 5.931 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.047 ;       ;       ; 6.047 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.367 ;       ;       ; 6.367 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.174 ;       ;       ; 6.174 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.306 ;       ;       ; 6.306 ;
; MD_BUS[0]     ; AC_LOAD        ; 8.694 ; 8.694 ; 8.694 ; 8.694 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; MD_BUS[0]     ; ALU_COMP       ; 7.104 ; 7.104 ; 7.104 ; 7.104 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 6.540 ; 6.540 ; 6.540 ; 6.540 ;
; MD_BUS[0]     ; ALU_INC        ; 7.874 ; 7.874 ; 7.874 ; 7.874 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 7.466 ; 7.466 ; 7.466 ; 7.466 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 8.243 ; 8.243 ; 8.243 ; 8.243 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.974 ; 6.974 ; 6.974 ; 6.974 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; MD_BUS[0]     ; HLT_indicator  ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; MD_BUS[0]     ; LINK_COMP      ; 7.150 ; 7.150 ; 7.150 ; 7.150 ;
; MD_BUS[0]     ; LINK_LOAD      ; 7.367 ; 7.367 ; 7.367 ; 7.367 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 6.941 ; 6.941 ; 6.941 ; 6.941 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 8.136 ; 8.136 ; 8.136 ; 8.136 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 8.629 ; 8.629 ; 8.629 ; 8.629 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 6.910 ; 6.910 ; 6.910 ; 6.910 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 7.269 ; 7.269 ; 7.269 ; 7.269 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; MD_BUS[0]     ; MD_LOAD        ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; MD_BUS[0]     ; MEM_READ       ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; MD_BUS[0]     ; MEM_WRITE      ; 7.218 ; 7.218 ; 7.218 ; 7.218 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 8.426 ; 8.426 ; 8.426 ; 8.426 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 7.479 ; 7.479 ; 7.479 ; 7.479 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 7.605 ; 7.605 ; 7.605 ; 7.605 ;
; MD_BUS[0]     ; RUN_indicator  ;       ; 6.912 ; 6.912 ;       ;
; MD_BUS[0]     ; clk            ;       ; 5.728 ; 5.728 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 8.724 ; 8.724 ; 8.724 ; 8.724 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 8.324 ; 8.324 ; 8.324 ; 8.324 ;
; MD_BUS[1]     ; ALU_COMP       ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 6.570 ; 6.570 ; 6.570 ; 6.570 ;
; MD_BUS[1]     ; ALU_INC        ; 7.904 ; 7.904 ; 7.904 ; 7.904 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 7.496 ; 7.496 ; 7.496 ; 7.496 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 8.273 ; 8.273 ; 8.273 ; 8.273 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 7.004 ; 7.004 ; 7.004 ; 7.004 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.984 ; 6.984 ; 6.984 ; 6.984 ;
; MD_BUS[1]     ; HLT_indicator  ; 7.110 ; 7.110 ; 7.110 ; 7.110 ;
; MD_BUS[1]     ; LINK_COMP      ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; MD_BUS[1]     ; LINK_LOAD      ; 7.397 ; 7.397 ; 7.397 ; 7.397 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.971 ; 6.971 ; 6.971 ; 6.971 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 8.166 ; 8.166 ; 8.166 ; 8.166 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 8.659 ; 8.659 ; 8.659 ; 8.659 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 6.940 ; 6.940 ; 6.940 ; 6.940 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 7.299 ; 7.299 ; 7.299 ; 7.299 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; MD_BUS[1]     ; MD_LOAD        ; 7.625 ; 7.625 ; 7.625 ; 7.625 ;
; MD_BUS[1]     ; MEM_READ       ; 6.779 ; 6.779 ; 6.779 ; 6.779 ;
; MD_BUS[1]     ; MEM_WRITE      ; 7.248 ; 7.248 ; 7.248 ; 7.248 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 7.690 ; 7.690 ; 7.690 ; 7.690 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 8.456 ; 8.456 ; 8.456 ; 8.456 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 7.635 ; 7.635 ; 7.635 ; 7.635 ;
; MD_BUS[1]     ; RUN_indicator  ;       ; 6.942 ; 6.942 ;       ;
; MD_BUS[1]     ; clk            ;       ; 5.758 ; 5.758 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 8.503 ; 8.503 ; 8.503 ; 8.503 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 8.103 ; 8.103 ; 8.103 ; 8.103 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.913 ; 6.913 ; 6.913 ; 6.913 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; MD_BUS[2]     ; ALU_INC        ; 7.683 ; 7.683 ; 7.683 ; 7.683 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 7.275 ; 7.275 ; 7.275 ; 7.275 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 8.052 ; 8.052 ; 8.052 ; 8.052 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.763 ; 6.763 ; 6.763 ; 6.763 ;
; MD_BUS[2]     ; HLT_indicator  ; 6.889 ; 6.889 ; 6.889 ; 6.889 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.959 ; 6.959 ; 6.959 ; 6.959 ;
; MD_BUS[2]     ; LINK_LOAD      ; 7.176 ; 7.176 ; 7.176 ; 7.176 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 7.945 ; 7.945 ; 7.945 ; 7.945 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 8.438 ; 8.438 ; 8.438 ; 8.438 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 6.337 ; 6.337 ; 6.337 ; 6.337 ;
; MD_BUS[2]     ; MD_LOAD        ; 7.404 ; 7.404 ; 7.404 ; 7.404 ;
; MD_BUS[2]     ; MEM_READ       ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; MD_BUS[2]     ; MEM_WRITE      ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 7.469 ; 7.469 ; 7.469 ; 7.469 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 8.235 ; 8.235 ; 8.235 ; 8.235 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 7.288 ; 7.288 ; 7.288 ; 7.288 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 7.414 ; 7.414 ; 7.414 ; 7.414 ;
; MD_BUS[2]     ; RUN_indicator  ;       ; 6.721 ; 6.721 ;       ;
; MD_BUS[2]     ; clk            ;       ; 5.537 ; 5.537 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 8.871 ; 8.871 ; 8.871 ; 8.871 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 8.471 ; 8.471 ; 8.471 ; 8.471 ;
; MD_BUS[3]     ; ALU_COMP       ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 6.460 ; 6.460 ; 6.460 ; 6.460 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; MD_BUS[3]     ; ALU_INC        ; 8.051 ; 8.051 ; 8.051 ; 8.051 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.169 ; 6.169 ; 6.169 ; 6.169 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 8.420 ; 8.420 ; 8.420 ; 8.420 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 7.151 ; 7.151 ; 7.151 ; 7.151 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 7.131 ; 7.131 ; 7.131 ; 7.131 ;
; MD_BUS[3]     ; HLT_indicator  ; 7.257 ; 7.257 ; 7.257 ; 7.257 ;
; MD_BUS[3]     ; LINK_COMP      ; 7.327 ; 7.327 ; 7.327 ; 7.327 ;
; MD_BUS[3]     ; LINK_LOAD      ; 7.544 ; 7.544 ; 7.544 ; 7.544 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 7.118 ; 7.118 ; 7.118 ; 7.118 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 6.927 ; 6.927 ; 6.927 ; 6.927 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 8.806 ; 8.806 ; 8.806 ; 8.806 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 7.087 ; 7.087 ; 7.087 ; 7.087 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 7.446 ; 7.446 ; 7.446 ; 7.446 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; MD_BUS[3]     ; MD_LOAD        ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; MD_BUS[3]     ; MEM_READ       ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; MD_BUS[3]     ; MEM_WRITE      ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 7.837 ; 7.837 ; 7.837 ; 7.837 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 8.603 ; 8.603 ; 8.603 ; 8.603 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 7.656 ; 7.656 ; 7.656 ; 7.656 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 7.782 ; 7.782 ; 7.782 ; 7.782 ;
; MD_BUS[3]     ; RUN_indicator  ;       ; 7.089 ; 7.089 ;       ;
; MD_BUS[3]     ; clk            ;       ; 5.905 ; 5.905 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 6.913 ;       ;       ; 6.913 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.462 ;       ;       ; 6.462 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.355 ; 6.355 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.848 ;       ;       ; 6.848 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.645 ;       ;       ; 6.645 ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.025 ;       ;       ; 6.025 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.530 ;       ;       ; 5.530 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.496 ;       ;       ; 6.496 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.659 ;       ;       ; 5.659 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.045 ;       ;       ; 6.045 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.580 ;       ;       ; 5.580 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.705 ;       ;       ; 5.705 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.304 ;       ;       ; 6.304 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.853 ;       ;       ; 5.853 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.428 ;       ;       ; 5.428 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.009 ;       ;       ; 6.009 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.539 ;       ;       ; 6.539 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.088 ;       ;       ; 6.088 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.687 ;       ;       ; 5.687 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.244 ;       ;       ; 6.244 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.896 ;       ;       ; 6.896 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.084 ;       ;       ; 6.084 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.057 ;       ;       ; 6.057 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.601 ;       ;       ; 6.601 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.281 ;       ;       ; 6.281 ;
; MD_BUS[11]    ; ALU_INC        ; 6.237 ;       ;       ; 6.237 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 5.830 ;       ;       ; 5.830 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.036 ;       ;       ; 6.036 ;
; NEXT_STATE    ; AC_LOAD        ; 8.742 ; 8.742 ; 8.742 ; 8.742 ;
; NEXT_STATE    ; ALU_CLEAR      ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; NEXT_STATE    ; ALU_COMP       ; 7.152 ; 7.152 ; 7.152 ; 7.152 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 6.588 ; 6.588 ; 6.588 ; 6.588 ;
; NEXT_STATE    ; ALU_INC        ; 7.922 ; 7.922 ; 7.922 ; 7.922 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 7.514 ; 7.514 ; 7.514 ; 7.514 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; NEXT_STATE    ; ALU_ROT_1      ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; NEXT_STATE    ; ALU_ROT_2      ; 7.002 ; 7.002 ; 7.002 ; 7.002 ;
; NEXT_STATE    ; HLT_indicator  ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; NEXT_STATE    ; LINK_COMP      ; 7.198 ; 7.198 ; 7.198 ; 7.198 ;
; NEXT_STATE    ; LINK_LOAD      ; 7.415 ; 7.415 ; 7.415 ; 7.415 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
; NEXT_STATE    ; MA_CLR_HI      ; 8.184 ; 8.184 ; 8.184 ; 8.184 ;
; NEXT_STATE    ; MA_CLR_LO      ; 6.798 ; 6.798 ; 6.798 ; 6.798 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 8.677 ; 8.677 ; 8.677 ; 8.677 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 6.958 ; 6.958 ; 6.958 ; 6.958 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 7.317 ; 7.317 ; 7.317 ; 7.317 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; NEXT_STATE    ; MD_LOAD        ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; NEXT_STATE    ; MEM_READ       ; 6.797 ; 6.797 ; 6.797 ; 6.797 ;
; NEXT_STATE    ; MEM_WRITE      ; 7.266 ; 7.266 ; 7.266 ; 7.266 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 7.708 ; 7.708 ; 7.708 ; 7.708 ;
; NEXT_STATE    ; PC_CLR_HI      ; 8.474 ; 8.474 ; 8.474 ; 8.474 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 7.527 ; 7.527 ; 7.527 ; 7.527 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 7.653 ; 7.653 ; 7.653 ; 7.653 ;
; NEXT_STATE    ; RUN_indicator  ;       ; 6.960 ; 6.960 ;       ;
; NEXT_STATE    ; clk            ;       ; 5.776 ; 5.776 ;       ;
; START         ; AC_LOAD        ; 8.540 ; 8.540 ; 8.540 ; 8.540 ;
; START         ; ALU_CLEAR      ; 8.140 ; 8.140 ; 8.140 ; 8.140 ;
; START         ; ALU_COMP       ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; START         ; ALU_FUNC_SEL_0 ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; START         ; ALU_FUNC_SEL_1 ; 6.386 ; 6.386 ; 6.386 ; 6.386 ;
; START         ; ALU_INC        ; 7.720 ; 7.720 ; 7.720 ; 7.720 ;
; START         ; ALU_OUT_SEL_0  ; 7.312 ; 7.312 ; 7.312 ; 7.312 ;
; START         ; ALU_OUT_SEL_1  ; 5.838 ; 5.838 ; 5.838 ; 5.838 ;
; START         ; ALU_OUT_SEL_2  ; 8.089 ; 8.089 ; 8.089 ; 8.089 ;
; START         ; ALU_ROT_1      ; 6.820 ; 6.820 ; 6.820 ; 6.820 ;
; START         ; ALU_ROT_2      ; 6.800 ; 6.800 ; 6.800 ; 6.800 ;
; START         ; HLT_indicator  ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; START         ; LINK_COMP      ; 6.996 ; 6.996 ; 6.996 ; 6.996 ;
; START         ; LINK_LOAD      ; 7.213 ; 7.213 ; 7.213 ; 7.213 ;
; START         ; LINK_OUT_SEL   ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; START         ; MA_CLR_HI      ; 7.982 ; 7.982 ; 7.982 ; 7.982 ;
; START         ; MA_CLR_LO      ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; START         ; MA_LOAD_HI     ; 8.475 ; 8.475 ; 8.475 ; 8.475 ;
; START         ; MA_LOAD_LO     ; 6.756 ; 6.756 ; 6.756 ; 6.756 ;
; START         ; MD_BUS_SEL     ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; START         ; MD_IN_SEL      ; 6.374 ; 6.374 ; 6.374 ; 6.374 ;
; START         ; MD_LOAD        ; 7.441 ; 7.441 ; 7.441 ; 7.441 ;
; START         ; MEM_READ       ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; START         ; MEM_WRITE      ; 7.064 ; 7.064 ; 7.064 ; 7.064 ;
; START         ; PC_BUS_SEL     ; 7.506 ; 7.506 ; 7.506 ; 7.506 ;
; START         ; PC_CLR_HI      ; 8.272 ; 8.272 ; 8.272 ; 8.272 ;
; START         ; PC_LOAD_HI     ; 7.325 ; 7.325 ; 7.325 ; 7.325 ;
; START         ; PC_LOAD_LO     ; 7.451 ; 7.451 ; 7.451 ; 7.451 ;
; START         ; RUN_indicator  ;       ; 6.758 ; 6.758 ;       ;
; START         ; clk            ;       ; 5.574 ; 5.574 ;       ;
; STEP          ; AC_LOAD        ; 8.516 ; 8.516 ; 8.516 ; 8.516 ;
; STEP          ; ALU_CLEAR      ; 8.116 ; 8.116 ; 8.116 ; 8.116 ;
; STEP          ; ALU_COMP       ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; STEP          ; ALU_FUNC_SEL_0 ; 6.105 ; 6.105 ; 6.105 ; 6.105 ;
; STEP          ; ALU_FUNC_SEL_1 ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; STEP          ; ALU_INC        ; 7.696 ; 7.696 ; 7.696 ; 7.696 ;
; STEP          ; ALU_OUT_SEL_0  ; 7.288 ; 7.288 ; 7.288 ; 7.288 ;
; STEP          ; ALU_OUT_SEL_1  ; 5.814 ; 5.814 ; 5.814 ; 5.814 ;
; STEP          ; ALU_OUT_SEL_2  ; 8.065 ; 8.065 ; 8.065 ; 8.065 ;
; STEP          ; ALU_ROT_1      ; 6.796 ; 6.796 ; 6.796 ; 6.796 ;
; STEP          ; ALU_ROT_2      ; 6.776 ; 6.776 ; 6.776 ; 6.776 ;
; STEP          ; HLT_indicator  ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; STEP          ; LINK_COMP      ; 6.972 ; 6.972 ; 6.972 ; 6.972 ;
; STEP          ; LINK_LOAD      ; 7.189 ; 7.189 ; 7.189 ; 7.189 ;
; STEP          ; LINK_OUT_SEL   ; 6.763 ; 6.763 ; 6.763 ; 6.763 ;
; STEP          ; MA_CLR_HI      ; 7.958 ; 7.958 ; 7.958 ; 7.958 ;
; STEP          ; MA_CLR_LO      ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; STEP          ; MA_LOAD_HI     ; 8.451 ; 8.451 ; 8.451 ; 8.451 ;
; STEP          ; MA_LOAD_LO     ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; STEP          ; MD_BUS_SEL     ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; STEP          ; MD_IN_SEL      ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; STEP          ; MD_LOAD        ; 7.417 ; 7.417 ; 7.417 ; 7.417 ;
; STEP          ; MEM_READ       ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; STEP          ; MEM_WRITE      ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; STEP          ; PC_BUS_SEL     ; 7.482 ; 7.482 ; 7.482 ; 7.482 ;
; STEP          ; PC_CLR_HI      ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; STEP          ; PC_LOAD_HI     ; 7.301 ; 7.301 ; 7.301 ; 7.301 ;
; STEP          ; PC_LOAD_LO     ; 7.427 ; 7.427 ; 7.427 ; 7.427 ;
; STEP          ; RUN_indicator  ;       ; 6.734 ; 6.734 ;       ;
; STEP          ; clk            ;       ; 5.550 ; 5.550 ;       ;
; clk_in        ; AC_LOAD        ; 9.056 ; 9.056 ; 9.056 ; 9.056 ;
; clk_in        ; ALU_CLEAR      ; 8.656 ; 8.656 ; 8.656 ; 8.656 ;
; clk_in        ; ALU_COMP       ; 7.466 ; 7.466 ; 7.466 ; 7.466 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 6.645 ; 6.645 ; 6.645 ; 6.645 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; clk_in        ; ALU_INC        ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
; clk_in        ; ALU_OUT_SEL_0  ; 7.828 ; 7.828 ; 7.828 ; 7.828 ;
; clk_in        ; ALU_OUT_SEL_1  ; 6.354 ; 6.354 ; 6.354 ; 6.354 ;
; clk_in        ; ALU_OUT_SEL_2  ; 8.605 ; 8.605 ; 8.605 ; 8.605 ;
; clk_in        ; ALU_ROT_1      ; 7.336 ; 7.336 ; 7.336 ; 7.336 ;
; clk_in        ; ALU_ROT_2      ; 7.316 ; 7.316 ; 7.316 ; 7.316 ;
; clk_in        ; HLT_indicator  ; 7.442 ; 7.442 ; 7.442 ; 7.442 ;
; clk_in        ; LINK_COMP      ; 7.512 ; 7.512 ; 7.512 ; 7.512 ;
; clk_in        ; LINK_LOAD      ; 7.729 ; 7.729 ; 7.729 ; 7.729 ;
; clk_in        ; LINK_OUT_SEL   ; 7.303 ; 7.303 ; 7.303 ; 7.303 ;
; clk_in        ; MA_CLR_HI      ; 8.498 ; 8.498 ; 8.498 ; 8.498 ;
; clk_in        ; MA_CLR_LO      ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; clk_in        ; MA_LOAD_HI     ; 8.991 ; 8.991 ; 8.991 ; 8.991 ;
; clk_in        ; MA_LOAD_LO     ; 7.272 ; 7.272 ; 7.272 ; 7.272 ;
; clk_in        ; MD_BUS_SEL     ; 7.631 ; 7.631 ; 7.631 ; 7.631 ;
; clk_in        ; MD_IN_SEL      ; 6.890 ; 6.890 ; 6.890 ; 6.890 ;
; clk_in        ; MD_LOAD        ; 7.957 ; 7.957 ; 7.957 ; 7.957 ;
; clk_in        ; MEM_READ       ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; clk_in        ; MEM_WRITE      ; 7.580 ; 7.580 ; 7.580 ; 7.580 ;
; clk_in        ; PC_BUS_SEL     ; 8.022 ; 8.022 ; 8.022 ; 8.022 ;
; clk_in        ; PC_CLR_HI      ; 8.788 ; 8.788 ; 8.788 ; 8.788 ;
; clk_in        ; PC_LOAD_HI     ; 7.841 ; 7.841 ; 7.841 ; 7.841 ;
; clk_in        ; PC_LOAD_LO     ; 7.967 ; 7.967 ; 7.967 ; 7.967 ;
; clk_in        ; RUN_indicator  ;       ; 7.274 ; 7.274 ;       ;
; clk_in        ; clk            ; 5.295 ; 6.090 ; 6.090 ; 5.295 ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.380 ;       ;       ; 5.380 ;
; END_STATE     ; AC_LOAD        ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; END_STATE     ; ALU_CLEAR      ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; END_STATE     ; ALU_COMP       ; 6.670 ; 6.670 ; 6.670 ; 6.670 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 6.012 ; 6.012 ; 6.012 ; 6.012 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; END_STATE     ; ALU_INC        ; 6.799 ; 6.799 ; 6.799 ; 6.799 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 6.543 ; 6.180 ; 6.180 ; 6.543 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; END_STATE     ; ALU_ROT_1      ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; END_STATE     ; ALU_ROT_2      ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; END_STATE     ; HLT_indicator  ; 7.140 ; 7.140 ; 7.140 ; 7.140 ;
; END_STATE     ; LINK_COMP      ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; END_STATE     ; LINK_LOAD      ; 6.357 ; 6.357 ; 6.357 ; 6.357 ;
; END_STATE     ; LINK_OUT_SEL   ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; END_STATE     ; MA_CLR_HI      ; 6.246 ; 6.246 ; 6.246 ; 6.246 ;
; END_STATE     ; MA_CLR_LO      ; 6.754 ; 6.637 ; 6.637 ; 6.754 ;
; END_STATE     ; MA_LOAD_HI     ; 7.238 ; 7.238 ; 7.238 ; 7.238 ;
; END_STATE     ; MA_LOAD_LO     ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; END_STATE     ; MD_BUS_SEL     ; 6.172 ; 6.172 ; 6.172 ; 6.172 ;
; END_STATE     ; MD_IN_SEL      ; 6.130 ; 6.130 ; 6.130 ; 6.130 ;
; END_STATE     ; MD_LOAD        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; END_STATE     ; MEM_READ       ; 6.271 ; 6.111 ; 6.111 ; 6.271 ;
; END_STATE     ; MEM_WRITE      ; 6.794 ; 6.794 ; 6.794 ; 6.794 ;
; END_STATE     ; PC_BUS_SEL     ; 7.063 ; 7.063 ; 7.063 ; 7.063 ;
; END_STATE     ; PC_CLR_HI      ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; END_STATE     ; PC_LOAD_HI     ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; END_STATE     ; PC_LOAD_LO     ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; END_STATE     ; RUN_indicator  ;       ; 6.972 ; 6.972 ;       ;
; END_STATE     ; clk            ;       ; 5.788 ; 5.788 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.749 ;       ;       ; 5.749 ;
; IRQ           ; AC_LOAD        ; 6.058 ; 6.058 ; 6.058 ; 6.058 ;
; IRQ           ; ALU_CLEAR      ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; IRQ           ; ALU_COMP       ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 5.887 ; 5.887 ; 5.887 ; 5.887 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; IRQ           ; ALU_INC        ; 6.672 ; 6.674 ; 6.674 ; 6.672 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.120 ; 6.055 ; 6.055 ; 6.120 ;
; IRQ           ; ALU_OUT_SEL_1  ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; IRQ           ; ALU_OUT_SEL_2  ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; IRQ           ; ALU_ROT_1      ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; IRQ           ; ALU_ROT_2      ; 6.218 ; 6.218 ; 6.218 ; 6.218 ;
; IRQ           ; HLT_indicator  ; 7.015 ; 7.015 ; 7.015 ; 7.015 ;
; IRQ           ; LINK_COMP      ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; IRQ           ; LINK_LOAD      ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; IRQ           ; LINK_OUT_SEL   ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; IRQ           ; MA_CLR_HI      ; 5.912 ; 6.121 ; 6.121 ; 5.912 ;
; IRQ           ; MA_CLR_LO      ; 5.480 ; 6.512 ; 6.512 ; 5.480 ;
; IRQ           ; MA_LOAD_HI     ; 7.113 ; 7.113 ; 7.113 ; 7.113 ;
; IRQ           ; MA_LOAD_LO     ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; IRQ           ; MD_BUS_SEL     ; 6.039 ; 6.047 ; 6.047 ; 6.039 ;
; IRQ           ; MD_IN_SEL      ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; IRQ           ; MD_LOAD        ; 6.257 ; 6.257 ; 6.257 ; 6.257 ;
; IRQ           ; MEM_READ       ; 6.146 ; 5.986 ; 5.986 ; 6.146 ;
; IRQ           ; MEM_WRITE      ; 6.415 ; 6.669 ; 6.669 ; 6.415 ;
; IRQ           ; PC_BUS_SEL     ; 6.938 ; 6.938 ; 6.938 ; 6.938 ;
; IRQ           ; PC_CLR_HI      ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; IRQ           ; PC_LOAD_HI     ; 6.481 ; 6.481 ; 6.481 ; 6.481 ;
; IRQ           ; PC_LOAD_LO     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; IRQ           ; RUN_indicator  ;       ; 6.847 ; 6.847 ;       ;
; IRQ           ; clk            ;       ; 5.663 ; 5.663 ;       ;
; IRQ_ON        ; AC_LOAD        ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; IRQ_ON        ; ALU_CLEAR      ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; IRQ_ON        ; ALU_COMP       ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 6.195 ; 6.195 ; 6.195 ; 6.195 ;
; IRQ_ON        ; ALU_INC        ; 6.748 ; 6.750 ; 6.750 ; 6.748 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.196 ; 6.131 ; 6.131 ; 6.196 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; IRQ_ON        ; ALU_ROT_1      ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; IRQ_ON        ; ALU_ROT_2      ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; IRQ_ON        ; HLT_indicator  ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; IRQ_ON        ; LINK_COMP      ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; IRQ_ON        ; LINK_LOAD      ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; IRQ_ON        ; MA_CLR_HI      ; 5.988 ; 6.197 ; 6.197 ; 5.988 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.556 ; 6.588 ; 6.588 ; 5.556 ;
; IRQ_ON        ; MA_LOAD_HI     ; 7.189 ; 7.189 ; 7.189 ; 7.189 ;
; IRQ_ON        ; MA_LOAD_LO     ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.115 ; 6.123 ; 6.123 ; 6.115 ;
; IRQ_ON        ; MD_IN_SEL      ; 6.081 ; 6.081 ; 6.081 ; 6.081 ;
; IRQ_ON        ; MD_LOAD        ; 6.333 ; 6.333 ; 6.333 ; 6.333 ;
; IRQ_ON        ; MEM_READ       ; 6.222 ; 6.062 ; 6.062 ; 6.222 ;
; IRQ_ON        ; MEM_WRITE      ; 6.491 ; 6.745 ; 6.745 ; 6.491 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.014 ; 7.014 ; 7.014 ; 7.014 ;
; IRQ_ON        ; PC_CLR_HI      ; 6.697 ; 6.697 ; 6.697 ; 6.697 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.557 ; 6.557 ; 6.557 ; 6.557 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; IRQ_ON        ; RUN_indicator  ;       ; 6.923 ; 6.923 ;       ;
; IRQ_ON        ; clk            ;       ; 5.739 ; 5.739 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.943 ;       ;       ; 5.943 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.942 ;       ;       ; 5.942 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.931 ;       ;       ; 5.931 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.047 ;       ;       ; 6.047 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.367 ;       ;       ; 6.367 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.174 ;       ;       ; 6.174 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.306 ;       ;       ; 6.306 ;
; MD_BUS[0]     ; AC_LOAD        ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 6.341 ; 6.341 ; 6.341 ; 6.341 ;
; MD_BUS[0]     ; ALU_COMP       ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 6.184 ; 6.184 ; 6.184 ; 6.184 ;
; MD_BUS[0]     ; ALU_INC        ; 6.739 ; 6.739 ; 6.739 ; 6.739 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 6.483 ; 6.120 ; 6.120 ; 6.483 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; MD_BUS[0]     ; HLT_indicator  ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; MD_BUS[0]     ; LINK_COMP      ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; MD_BUS[0]     ; LINK_LOAD      ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 6.694 ; 6.577 ; 6.577 ; 6.694 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 7.178 ; 7.178 ; 7.178 ; 7.178 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; MD_BUS[0]     ; MD_LOAD        ; 6.322 ; 6.322 ; 6.322 ; 6.322 ;
; MD_BUS[0]     ; MEM_READ       ; 6.211 ; 6.051 ; 6.051 ; 6.211 ;
; MD_BUS[0]     ; MEM_WRITE      ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 6.686 ; 6.686 ; 6.686 ; 6.686 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; MD_BUS[0]     ; RUN_indicator  ;       ; 6.912 ; 6.912 ;       ;
; MD_BUS[0]     ; clk            ;       ; 5.728 ; 5.728 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 6.371 ; 6.371 ; 6.371 ; 6.371 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 5.982 ; 5.982 ; 5.982 ; 5.982 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 6.214 ; 6.214 ; 6.214 ; 6.214 ;
; MD_BUS[1]     ; ALU_INC        ; 6.769 ; 6.769 ; 6.769 ; 6.769 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.513 ; 6.150 ; 6.150 ; 6.513 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 6.489 ; 6.489 ; 6.489 ; 6.489 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; MD_BUS[1]     ; HLT_indicator  ; 7.110 ; 7.110 ; 7.110 ; 7.110 ;
; MD_BUS[1]     ; LINK_COMP      ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.327 ; 6.327 ; 6.327 ; 6.327 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 6.724 ; 6.607 ; 6.607 ; 6.724 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 6.444 ; 6.444 ; 6.444 ; 6.444 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.100 ; 6.100 ; 6.100 ; 6.100 ;
; MD_BUS[1]     ; MD_LOAD        ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; MD_BUS[1]     ; MEM_READ       ; 6.241 ; 6.081 ; 6.081 ; 6.241 ;
; MD_BUS[1]     ; MEM_WRITE      ; 6.764 ; 6.764 ; 6.764 ; 6.764 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; MD_BUS[1]     ; RUN_indicator  ;       ; 6.942 ; 6.942 ;       ;
; MD_BUS[1]     ; clk            ;       ; 5.758 ; 5.758 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 5.761 ; 5.761 ; 5.761 ; 5.761 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; MD_BUS[2]     ; ALU_INC        ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 6.292 ; 5.929 ; 5.929 ; 6.292 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; MD_BUS[2]     ; HLT_indicator  ; 6.889 ; 6.889 ; 6.889 ; 6.889 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.256 ; 6.256 ; 6.256 ; 6.256 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 6.503 ; 6.386 ; 6.386 ; 6.503 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 6.987 ; 6.987 ; 6.987 ; 6.987 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 5.879 ; 5.879 ; 5.879 ; 5.879 ;
; MD_BUS[2]     ; MD_LOAD        ; 6.131 ; 6.131 ; 6.131 ; 6.131 ;
; MD_BUS[2]     ; MEM_READ       ; 6.020 ; 5.860 ; 5.860 ; 6.020 ;
; MD_BUS[2]     ; MEM_WRITE      ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 6.812 ; 6.812 ; 6.812 ; 6.812 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 6.385 ; 6.385 ; 6.385 ; 6.385 ;
; MD_BUS[2]     ; RUN_indicator  ;       ; 6.721 ; 6.721 ;       ;
; MD_BUS[2]     ; clk            ;       ; 5.537 ; 5.537 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 6.300 ; 6.300 ; 6.300 ; 6.300 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; MD_BUS[3]     ; ALU_COMP       ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; MD_BUS[3]     ; ALU_INC        ; 6.916 ; 6.916 ; 6.916 ; 6.916 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 6.660 ; 6.297 ; 6.297 ; 6.660 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.127 ; 6.127 ; 6.127 ; 6.127 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 6.460 ; 6.460 ; 6.460 ; 6.460 ;
; MD_BUS[3]     ; HLT_indicator  ; 7.257 ; 7.257 ; 7.257 ; 7.257 ;
; MD_BUS[3]     ; LINK_COMP      ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; MD_BUS[3]     ; LINK_LOAD      ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 6.871 ; 6.754 ; 6.754 ; 6.871 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 7.355 ; 7.355 ; 7.355 ; 7.355 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.247 ; 6.247 ; 6.247 ; 6.247 ;
; MD_BUS[3]     ; MD_LOAD        ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; MD_BUS[3]     ; MEM_READ       ; 6.388 ; 6.228 ; 6.228 ; 6.388 ;
; MD_BUS[3]     ; MEM_WRITE      ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 6.863 ; 6.863 ; 6.863 ; 6.863 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 6.723 ; 6.723 ; 6.723 ; 6.723 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; MD_BUS[3]     ; RUN_indicator  ;       ; 7.089 ; 7.089 ;       ;
; MD_BUS[3]     ; clk            ;       ; 5.905 ; 5.905 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 6.913 ;       ;       ; 6.913 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.462 ;       ;       ; 6.462 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.355 ; 6.355 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.848 ;       ;       ; 6.848 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.645 ;       ;       ; 6.645 ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.025 ;       ;       ; 6.025 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.530 ;       ;       ; 5.530 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.496 ;       ;       ; 6.496 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.659 ;       ;       ; 5.659 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.045 ;       ;       ; 6.045 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.580 ;       ;       ; 5.580 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.705 ;       ;       ; 5.705 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.304 ;       ;       ; 6.304 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.853 ;       ;       ; 5.853 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.428 ;       ;       ; 5.428 ;
; MD_BUS[8]     ; LINK_LOAD      ; 5.915 ;       ;       ; 5.915 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.539 ;       ;       ; 6.539 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.088 ;       ;       ; 6.088 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.687 ;       ;       ; 5.687 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.086 ;       ;       ; 6.086 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.896 ;       ;       ; 6.896 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.084 ;       ;       ; 6.084 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.057 ;       ;       ; 6.057 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.601 ;       ;       ; 6.601 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.281 ;       ;       ; 6.281 ;
; MD_BUS[11]    ; ALU_INC        ; 6.237 ;       ;       ; 6.237 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 5.830 ;       ;       ; 5.830 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.036 ;       ;       ; 6.036 ;
; NEXT_STATE    ; AC_LOAD        ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; NEXT_STATE    ; ALU_CLEAR      ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; NEXT_STATE    ; ALU_COMP       ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; NEXT_STATE    ; ALU_INC        ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 6.531 ; 6.168 ; 6.168 ; 6.531 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; NEXT_STATE    ; ALU_ROT_1      ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; NEXT_STATE    ; ALU_ROT_2      ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; NEXT_STATE    ; HLT_indicator  ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; NEXT_STATE    ; LINK_COMP      ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; NEXT_STATE    ; LINK_LOAD      ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; NEXT_STATE    ; MA_CLR_HI      ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; NEXT_STATE    ; MA_CLR_LO      ; 6.742 ; 6.625 ; 6.625 ; 6.742 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 7.226 ; 7.226 ; 7.226 ; 7.226 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; NEXT_STATE    ; MD_LOAD        ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; NEXT_STATE    ; MEM_READ       ; 6.259 ; 6.099 ; 6.099 ; 6.259 ;
; NEXT_STATE    ; MEM_WRITE      ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 7.051 ; 7.051 ; 7.051 ; 7.051 ;
; NEXT_STATE    ; PC_CLR_HI      ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; NEXT_STATE    ; RUN_indicator  ;       ; 6.960 ; 6.960 ;       ;
; NEXT_STATE    ; clk            ;       ; 5.776 ; 5.776 ;       ;
; START         ; AC_LOAD        ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; START         ; ALU_CLEAR      ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; START         ; ALU_COMP       ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; START         ; ALU_FUNC_SEL_0 ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; START         ; ALU_FUNC_SEL_1 ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; START         ; ALU_INC        ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; START         ; ALU_OUT_SEL_0  ; 6.328 ; 5.965 ; 5.965 ; 6.328 ;
; START         ; ALU_OUT_SEL_1  ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; START         ; ALU_OUT_SEL_2  ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; START         ; ALU_ROT_1      ; 6.147 ; 6.147 ; 6.147 ; 6.147 ;
; START         ; ALU_ROT_2      ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; START         ; HLT_indicator  ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; START         ; LINK_COMP      ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; START         ; LINK_LOAD      ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; START         ; LINK_OUT_SEL   ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; START         ; MA_CLR_HI      ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; START         ; MA_CLR_LO      ; 6.539 ; 6.422 ; 6.422 ; 6.539 ;
; START         ; MA_LOAD_HI     ; 6.886 ; 6.886 ; 6.886 ; 6.886 ;
; START         ; MA_LOAD_LO     ; 6.259 ; 6.259 ; 6.259 ; 6.259 ;
; START         ; MD_BUS_SEL     ; 5.957 ; 5.957 ; 5.957 ; 5.957 ;
; START         ; MD_IN_SEL      ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; START         ; MD_LOAD        ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; START         ; MEM_READ       ; 6.056 ; 5.896 ; 5.896 ; 6.056 ;
; START         ; MEM_WRITE      ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; START         ; PC_BUS_SEL     ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; START         ; PC_CLR_HI      ; 6.531 ; 6.531 ; 6.531 ; 6.531 ;
; START         ; PC_LOAD_HI     ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; START         ; PC_LOAD_LO     ; 6.421 ; 6.421 ; 6.421 ; 6.421 ;
; START         ; RUN_indicator  ;       ; 5.169 ; 5.169 ;       ;
; START         ; clk            ;       ; 5.573 ; 5.573 ;       ;
; STEP          ; AC_LOAD        ; 5.945 ; 5.945 ; 5.945 ; 5.945 ;
; STEP          ; ALU_CLEAR      ; 6.163 ; 6.163 ; 6.163 ; 6.163 ;
; STEP          ; ALU_COMP       ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; STEP          ; ALU_FUNC_SEL_0 ; 5.774 ; 5.774 ; 5.774 ; 5.774 ;
; STEP          ; ALU_FUNC_SEL_1 ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; STEP          ; ALU_INC        ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; STEP          ; ALU_OUT_SEL_0  ; 6.305 ; 5.942 ; 5.942 ; 6.305 ;
; STEP          ; ALU_OUT_SEL_1  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; STEP          ; ALU_OUT_SEL_2  ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; STEP          ; ALU_ROT_1      ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; STEP          ; ALU_ROT_2      ; 6.105 ; 6.105 ; 6.105 ; 6.105 ;
; STEP          ; HLT_indicator  ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; STEP          ; LINK_COMP      ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; STEP          ; LINK_LOAD      ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; STEP          ; LINK_OUT_SEL   ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; STEP          ; MA_CLR_HI      ; 6.008 ; 6.008 ; 6.008 ; 6.008 ;
; STEP          ; MA_CLR_LO      ; 6.516 ; 6.399 ; 6.399 ; 6.516 ;
; STEP          ; MA_LOAD_HI     ; 7.000 ; 7.000 ; 7.000 ; 7.000 ;
; STEP          ; MA_LOAD_LO     ; 6.236 ; 6.236 ; 6.236 ; 6.236 ;
; STEP          ; MD_BUS_SEL     ; 5.934 ; 5.934 ; 5.934 ; 5.934 ;
; STEP          ; MD_IN_SEL      ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; STEP          ; MD_LOAD        ; 6.144 ; 6.144 ; 6.144 ; 6.144 ;
; STEP          ; MEM_READ       ; 6.033 ; 5.873 ; 5.873 ; 6.033 ;
; STEP          ; MEM_WRITE      ; 6.556 ; 6.556 ; 6.556 ; 6.556 ;
; STEP          ; PC_BUS_SEL     ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; STEP          ; PC_CLR_HI      ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; STEP          ; PC_LOAD_HI     ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; STEP          ; PC_LOAD_LO     ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; STEP          ; RUN_indicator  ;       ; 6.734 ; 6.734 ;       ;
; STEP          ; clk            ;       ; 5.550 ; 5.550 ;       ;
; clk_in        ; AC_LOAD        ; 5.867 ; 5.867 ; 5.867 ; 5.867 ;
; clk_in        ; ALU_CLEAR      ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; clk_in        ; ALU_COMP       ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; clk_in        ; ALU_INC        ; 6.489 ; 6.489 ; 6.489 ; 6.489 ;
; clk_in        ; ALU_OUT_SEL_0  ; 5.654 ; 5.654 ; 5.654 ; 5.654 ;
; clk_in        ; ALU_OUT_SEL_1  ; 5.693 ; 5.693 ; 5.693 ; 5.693 ;
; clk_in        ; ALU_OUT_SEL_2  ; 6.181 ; 6.181 ; 6.181 ; 6.181 ;
; clk_in        ; ALU_ROT_1      ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; clk_in        ; ALU_ROT_2      ; 5.934 ; 5.934 ; 5.934 ; 5.934 ;
; clk_in        ; HLT_indicator  ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; clk_in        ; LINK_COMP      ; 6.498 ; 6.498 ; 6.498 ; 6.498 ;
; clk_in        ; LINK_LOAD      ; 6.037 ; 6.037 ; 6.037 ; 6.037 ;
; clk_in        ; LINK_OUT_SEL   ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; clk_in        ; MA_CLR_HI      ; 5.930 ; 5.930 ; 5.930 ; 5.930 ;
; clk_in        ; MA_CLR_LO      ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; clk_in        ; MA_LOAD_HI     ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; clk_in        ; MA_LOAD_LO     ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; clk_in        ; MD_BUS_SEL     ; 5.912 ; 5.912 ; 5.912 ; 5.912 ;
; clk_in        ; MD_IN_SEL      ; 5.978 ; 5.978 ; 5.978 ; 5.978 ;
; clk_in        ; MD_LOAD        ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; clk_in        ; MEM_READ       ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; clk_in        ; MEM_WRITE      ; 6.580 ; 6.580 ; 6.580 ; 6.580 ;
; clk_in        ; PC_BUS_SEL     ; 6.582 ; 6.582 ; 6.582 ; 6.582 ;
; clk_in        ; PC_CLR_HI      ; 6.364 ; 6.364 ; 6.364 ; 6.364 ;
; clk_in        ; PC_LOAD_HI     ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; clk_in        ; PC_LOAD_LO     ; 6.319 ; 6.319 ; 6.319 ; 6.319 ;
; clk_in        ; RUN_indicator  ;       ; 6.820 ; 6.820 ;       ;
; clk_in        ; clk            ; 5.295 ; 5.636 ; 5.636 ; 5.295 ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -19.511  ; -4.726  ; -15.039  ; -5.011  ; -1.898              ;
;  ASSERT_CONTROL  ; -19.511  ; -4.454  ; -10.000  ; -4.739  ; -1.898              ;
;  not_reset       ; -17.111  ; -4.726  ; -15.039  ; -5.011  ; -1.483              ;
; Design-wide TNS  ; -106.898 ; -26.814 ; -35.006  ; -9.75   ; -99.526             ;
;  ASSERT_CONTROL  ; -57.049  ; -12.999 ; -10.000  ; -4.739  ; -63.499             ;
;  not_reset       ; -49.849  ; -13.815 ; -25.006  ; -5.011  ; -36.027             ;
+------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 7.598  ; 7.598  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 12.619 ; 12.619 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 12.775 ; 12.775 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 12.937 ; 12.937 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 12.982 ; 12.982 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 12.718 ; 12.718 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 12.731 ; 12.731 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 12.132 ; 12.132 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 12.982 ; 12.982 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 12.657 ; 12.657 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 12.204 ; 12.204 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 12.159 ; 12.159 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 13.728 ; 13.728 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 7.870  ; 7.870  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 10.525 ; 10.525 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 15.546 ; 15.546 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 15.702 ; 15.702 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 15.864 ; 15.864 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.909 ; 15.909 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 15.645 ; 15.645 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.658 ; 15.658 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.059 ; 15.059 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 15.909 ; 15.909 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 15.584 ; 15.584 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 15.131 ; 15.131 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 15.086 ; 15.086 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 16.655 ; 16.655 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 10.797 ; 10.797 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 7.565  ; 7.565  ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; 12.586 ; 12.586 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; 12.742 ; 12.742 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 12.904 ; 12.904 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 12.949 ; 12.949 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 12.685 ; 12.685 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 12.698 ; 12.698 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 12.099 ; 12.099 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 12.949 ; 12.949 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 12.624 ; 12.624 ; Rise       ; not_reset       ;
; START          ; not_reset      ; 12.171 ; 12.171 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; 12.126 ; 12.126 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; 13.695 ; 13.695 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 7.837  ; 7.837  ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 8.125  ; 8.125  ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; 13.146 ; 13.146 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; 13.302 ; 13.302 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; 13.464 ; 13.464 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; 13.509 ; 13.509 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; 13.245 ; 13.245 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; 13.258 ; 13.258 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; 12.659 ; 12.659 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; 13.509 ; 13.509 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; 13.184 ; 13.184 ; Fall       ; not_reset       ;
; START          ; not_reset      ; 12.731 ; 12.731 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; 12.686 ; 12.686 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; 14.255 ; 14.255 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 8.397  ; 8.397  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 4.374  ; 4.374  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.422 ; -1.422 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -0.881 ; -0.881 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -0.957 ; -0.957 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.171 ; -1.171 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -1.362 ; -1.362 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -1.392 ; -1.392 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.171 ; -1.171 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -1.539 ; -1.539 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -0.590 ; -0.590 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.207 ; -1.207 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -1.184 ; -1.184 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.148 ; -1.148 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 4.454  ; 4.454  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 2.101  ; 2.101  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -2.189 ; -2.189 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -1.648 ; -1.648 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -1.724 ; -1.724 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.938 ; -1.938 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.129 ; -2.129 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.159 ; -2.159 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.938 ; -1.938 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.306 ; -2.306 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.528 ; -1.528 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.974 ; -1.974 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -1.951 ; -1.951 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.915 ; -1.915 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 2.181  ; 2.181  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; not_reset      ; 4.646  ; 4.646  ; Rise       ; not_reset       ;
; END_STATE      ; not_reset      ; -1.328 ; -1.328 ; Rise       ; not_reset       ;
; IRQ            ; not_reset      ; -0.797 ; -0.797 ; Rise       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -0.873 ; -0.873 ; Rise       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -1.087 ; -1.087 ; Rise       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -1.278 ; -1.278 ; Rise       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -1.308 ; -1.308 ; Rise       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -1.087 ; -1.087 ; Rise       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -1.455 ; -1.455 ; Rise       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -0.318 ; -0.318 ; Rise       ; not_reset       ;
; START          ; not_reset      ; -1.123 ; -1.123 ; Rise       ; not_reset       ;
; STEP           ; not_reset      ; -1.100 ; -1.100 ; Rise       ; not_reset       ;
; clk_in         ; not_reset      ; -1.064 ; -1.064 ; Rise       ; not_reset       ;
; not_reset      ; not_reset      ; 4.726  ; 4.726  ; Rise       ; not_reset       ;
; ASSERT_CONTROL ; not_reset      ; 2.373  ; 2.373  ; Fall       ; not_reset       ;
; END_STATE      ; not_reset      ; -2.105 ; -2.105 ; Fall       ; not_reset       ;
; IRQ            ; not_reset      ; -1.564 ; -1.564 ; Fall       ; not_reset       ;
; IRQ_ON         ; not_reset      ; -1.640 ; -1.640 ; Fall       ; not_reset       ;
; MD_BUS[*]      ; not_reset      ; -1.854 ; -1.854 ; Fall       ; not_reset       ;
;  MD_BUS[0]     ; not_reset      ; -2.045 ; -2.045 ; Fall       ; not_reset       ;
;  MD_BUS[1]     ; not_reset      ; -2.075 ; -2.075 ; Fall       ; not_reset       ;
;  MD_BUS[2]     ; not_reset      ; -1.854 ; -1.854 ; Fall       ; not_reset       ;
;  MD_BUS[3]     ; not_reset      ; -2.222 ; -2.222 ; Fall       ; not_reset       ;
; NEXT_STATE     ; not_reset      ; -1.444 ; -1.444 ; Fall       ; not_reset       ;
; START          ; not_reset      ; -1.890 ; -1.890 ; Fall       ; not_reset       ;
; STEP           ; not_reset      ; -1.867 ; -1.867 ; Fall       ; not_reset       ;
; clk_in         ; not_reset      ; -1.831 ; -1.831 ; Fall       ; not_reset       ;
; not_reset      ; not_reset      ; 2.453  ; 2.453  ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 24.975 ; 24.975 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 23.755 ; 23.755 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 20.518 ; 20.518 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 18.488 ; 18.488 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 19.089 ; 19.089 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 22.863 ; 22.863 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 21.977 ; 21.977 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 17.614 ; 17.614 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 23.407 ; 23.407 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 20.178 ; 20.178 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 20.246 ; 20.246 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 20.217 ; 20.217 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 20.678 ; 20.678 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 21.572 ; 21.572 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 20.296 ; 20.296 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 23.435 ; 23.435 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 19.696 ; 19.696 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 24.834 ; 24.834 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 20.229 ; 20.229 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 21.333 ; 21.333 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 19.086 ; 19.086 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 22.181 ; 22.181 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 19.682 ; 19.682 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 21.028 ; 21.028 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 22.316 ; 22.316 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 24.233 ; 24.233 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 21.784 ; 21.784 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 22.029 ; 22.029 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 19.839 ; 19.839 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 16.724 ; 16.724 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 22.702 ; 22.702 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 21.482 ; 21.482 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 18.245 ; 18.245 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 16.215 ; 16.215 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 16.816 ; 16.816 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 20.590 ; 20.590 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 19.704 ; 19.704 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 15.341 ; 15.341 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 21.134 ; 21.134 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 17.905 ; 17.905 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 17.973 ; 17.973 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 17.944 ; 17.944 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 18.405 ; 18.405 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 19.299 ; 19.299 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 18.023 ; 18.023 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.162 ; 21.162 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 17.423 ; 17.423 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 22.561 ; 22.561 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 17.956 ; 17.956 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 19.060 ; 19.060 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 16.813 ; 16.813 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 19.908 ; 19.908 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 17.409 ; 17.409 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 18.755 ; 18.755 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 20.043 ; 20.043 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 21.960 ; 21.960 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 19.511 ; 19.511 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 19.756 ; 19.756 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 17.566 ; 17.566 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 14.451 ; 14.451 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 25.247 ; 25.247 ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 24.027 ; 24.027 ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 20.790 ; 20.790 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 18.760 ; 18.760 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 19.361 ; 19.361 ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 23.135 ; 23.135 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 22.249 ; 22.249 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 17.886 ; 17.886 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 23.679 ; 23.679 ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 20.450 ; 20.450 ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 20.518 ; 20.518 ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 20.489 ; 20.489 ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 20.950 ; 20.950 ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 21.844 ; 21.844 ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 20.568 ; 20.568 ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 23.707 ; 23.707 ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 19.968 ; 19.968 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 25.106 ; 25.106 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 20.501 ; 20.501 ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 21.605 ; 21.605 ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 19.358 ; 19.358 ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 22.453 ; 22.453 ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 19.954 ; 19.954 ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 21.300 ; 21.300 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 22.588 ; 22.588 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 24.505 ; 24.505 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 22.056 ; 22.056 ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 22.301 ; 22.301 ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 20.111 ; 20.111 ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 16.996 ; 16.996 ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 22.974 ; 22.974 ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 21.754 ; 21.754 ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 18.517 ; 18.517 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 16.487 ; 16.487 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 17.088 ; 17.088 ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 20.862 ; 20.862 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 19.976 ; 19.976 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 15.613 ; 15.613 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 21.406 ; 21.406 ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 18.177 ; 18.177 ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 18.245 ; 18.245 ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 18.216 ; 18.216 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 18.677 ; 18.677 ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 19.571 ; 19.571 ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 18.295 ; 18.295 ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 21.434 ; 21.434 ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 17.695 ; 17.695 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 22.833 ; 22.833 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 18.228 ; 18.228 ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 19.332 ; 19.332 ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 17.085 ; 17.085 ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 20.180 ; 20.180 ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 17.681 ; 17.681 ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 19.027 ; 19.027 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 20.315 ; 20.315 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 22.232 ; 22.232 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 19.783 ; 19.783 ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 20.028 ; 20.028 ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 17.838 ; 17.838 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 14.723 ; 14.723 ; Fall       ; not_reset       ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 3.574 ; 3.574 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 3.792 ; 3.792 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.061 ; 4.061 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.190 ; 4.190 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.401 ; 3.401 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 3.910 ; 3.910 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 3.753 ; 3.753 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 3.734 ; 3.734 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 4.531 ; 4.531 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.041 ; 4.041 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 3.748 ; 3.748 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 3.898 ; 3.898 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.637 ; 3.637 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 4.028 ; 4.028 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 4.629 ; 4.629 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.865 ; 3.865 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.521 ; 3.521 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 3.773 ; 3.773 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.502 ; 3.502 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.185 ; 4.185 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.454 ; 4.454 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 4.137 ; 4.137 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 4.027 ; 4.027 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 4.363 ; 4.363 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.179 ; 3.179 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 3.574 ; 3.574 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 3.792 ; 3.792 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.061 ; 4.061 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.190 ; 4.190 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.401 ; 3.401 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 3.910 ; 3.910 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 3.753 ; 3.753 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 3.734 ; 3.734 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 4.531 ; 4.531 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.041 ; 4.041 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 3.748 ; 3.748 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 3.898 ; 3.898 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.637 ; 3.637 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 3.858 ; 3.858 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 4.629 ; 4.629 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.858 ; 3.858 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.521 ; 3.521 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 3.773 ; 3.773 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.502 ; 3.502 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.185 ; 4.185 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.454 ; 4.454 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 4.137 ; 4.137 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 4.027 ; 4.027 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 4.363 ; 4.363 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.179 ; 3.179 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; not_reset      ; 3.588 ; 3.588 ; Rise       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 3.806 ; 3.806 ; Rise       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 4.075 ; 4.075 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 3.417 ; 3.417 ; Rise       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 3.649 ; 3.649 ; Rise       ; not_reset       ;
; ALU_INC        ; not_reset      ; 4.204 ; 4.204 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 3.585 ; 3.585 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 3.415 ; 3.415 ; Rise       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 3.924 ; 3.924 ; Rise       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 3.767 ; 3.767 ; Rise       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 3.748 ; 3.748 ; Rise       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 3.051 ; 3.051 ; Rise       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 4.055 ; 4.055 ; Rise       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 3.762 ; 3.762 ; Rise       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 3.912 ; 3.912 ; Rise       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 3.651 ; 3.651 ; Rise       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 4.042 ; 4.042 ; Rise       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 4.600 ; 4.600 ; Rise       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 3.879 ; 3.879 ; Rise       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 3.577 ; 3.577 ; Rise       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 3.535 ; 3.535 ; Rise       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 3.787 ; 3.787 ; Rise       ; not_reset       ;
; MEM_READ       ; not_reset      ; 3.516 ; 3.516 ; Rise       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 4.199 ; 4.199 ; Rise       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 4.468 ; 4.468 ; Rise       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 4.151 ; 4.151 ; Rise       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 4.011 ; 4.011 ; Rise       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 4.041 ; 4.041 ; Rise       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 2.883 ; 2.883 ; Rise       ; not_reset       ;
; clk            ; not_reset      ; 3.193 ; 3.193 ; Rise       ; not_reset       ;
; AC_LOAD        ; not_reset      ; 3.588 ; 3.588 ; Fall       ; not_reset       ;
; ALU_CLEAR      ; not_reset      ; 3.806 ; 3.806 ; Fall       ; not_reset       ;
; ALU_COMP       ; not_reset      ; 4.075 ; 4.075 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_0 ; not_reset      ; 3.417 ; 3.417 ; Fall       ; not_reset       ;
; ALU_FUNC_SEL_1 ; not_reset      ; 3.649 ; 3.649 ; Fall       ; not_reset       ;
; ALU_INC        ; not_reset      ; 4.204 ; 4.204 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_0  ; not_reset      ; 3.585 ; 3.585 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_1  ; not_reset      ; 3.415 ; 3.415 ; Fall       ; not_reset       ;
; ALU_OUT_SEL_2  ; not_reset      ; 3.924 ; 3.924 ; Fall       ; not_reset       ;
; ALU_ROT_1      ; not_reset      ; 3.767 ; 3.767 ; Fall       ; not_reset       ;
; ALU_ROT_2      ; not_reset      ; 3.748 ; 3.748 ; Fall       ; not_reset       ;
; HLT_indicator  ; not_reset      ; 4.545 ; 4.545 ; Fall       ; not_reset       ;
; LINK_COMP      ; not_reset      ; 4.055 ; 4.055 ; Fall       ; not_reset       ;
; LINK_LOAD      ; not_reset      ; 3.762 ; 3.762 ; Fall       ; not_reset       ;
; LINK_OUT_SEL   ; not_reset      ; 3.912 ; 3.912 ; Fall       ; not_reset       ;
; MA_CLR_HI      ; not_reset      ; 3.651 ; 3.651 ; Fall       ; not_reset       ;
; MA_CLR_LO      ; not_reset      ; 4.042 ; 4.042 ; Fall       ; not_reset       ;
; MA_LOAD_HI     ; not_reset      ; 4.643 ; 4.643 ; Fall       ; not_reset       ;
; MA_LOAD_LO     ; not_reset      ; 3.879 ; 3.879 ; Fall       ; not_reset       ;
; MD_BUS_SEL     ; not_reset      ; 3.577 ; 3.577 ; Fall       ; not_reset       ;
; MD_IN_SEL      ; not_reset      ; 3.535 ; 3.535 ; Fall       ; not_reset       ;
; MD_LOAD        ; not_reset      ; 3.787 ; 3.787 ; Fall       ; not_reset       ;
; MEM_READ       ; not_reset      ; 3.516 ; 3.516 ; Fall       ; not_reset       ;
; MEM_WRITE      ; not_reset      ; 4.199 ; 4.199 ; Fall       ; not_reset       ;
; PC_BUS_SEL     ; not_reset      ; 4.468 ; 4.468 ; Fall       ; not_reset       ;
; PC_CLR_HI      ; not_reset      ; 4.151 ; 4.151 ; Fall       ; not_reset       ;
; PC_LOAD_HI     ; not_reset      ; 4.011 ; 4.011 ; Fall       ; not_reset       ;
; PC_LOAD_LO     ; not_reset      ; 4.041 ; 4.041 ; Fall       ; not_reset       ;
; RUN_indicator  ; not_reset      ; 4.377 ; 4.377 ; Fall       ; not_reset       ;
; clk            ; not_reset      ; 3.193 ; 3.193 ; Fall       ; not_reset       ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.232 ;        ;        ; 11.232 ;
; END_STATE     ; AC_LOAD        ; 20.793 ; 20.793 ; 20.793 ; 20.793 ;
; END_STATE     ; ALU_CLEAR      ; 19.573 ; 19.573 ; 19.573 ; 19.573 ;
; END_STATE     ; ALU_COMP       ; 16.336 ; 16.336 ; 16.336 ; 16.336 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 14.306 ; 14.306 ; 14.306 ; 14.306 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; END_STATE     ; ALU_INC        ; 18.681 ; 18.681 ; 18.681 ; 18.681 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 17.795 ; 17.795 ; 17.795 ; 17.795 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 13.432 ; 13.432 ; 13.432 ; 13.432 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 19.225 ; 19.225 ; 19.225 ; 19.225 ;
; END_STATE     ; ALU_ROT_1      ; 15.996 ; 15.996 ; 15.996 ; 15.996 ;
; END_STATE     ; ALU_ROT_2      ; 16.064 ; 16.064 ; 16.064 ; 16.064 ;
; END_STATE     ; HLT_indicator  ; 16.035 ; 16.035 ; 16.035 ; 16.035 ;
; END_STATE     ; LINK_COMP      ; 16.496 ; 16.496 ; 16.496 ; 16.496 ;
; END_STATE     ; LINK_LOAD      ; 17.390 ; 17.390 ; 17.390 ; 17.390 ;
; END_STATE     ; LINK_OUT_SEL   ; 16.114 ; 16.114 ; 16.114 ; 16.114 ;
; END_STATE     ; MA_CLR_HI      ; 19.253 ; 19.253 ; 19.253 ; 19.253 ;
; END_STATE     ; MA_CLR_LO      ; 15.514 ; 15.514 ; 15.514 ; 15.514 ;
; END_STATE     ; MA_LOAD_HI     ; 20.652 ; 20.652 ; 20.652 ; 20.652 ;
; END_STATE     ; MA_LOAD_LO     ; 16.047 ; 16.047 ; 16.047 ; 16.047 ;
; END_STATE     ; MD_BUS_SEL     ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; END_STATE     ; MD_IN_SEL      ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; END_STATE     ; MD_LOAD        ; 17.999 ; 17.999 ; 17.999 ; 17.999 ;
; END_STATE     ; MEM_READ       ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; END_STATE     ; MEM_WRITE      ; 16.846 ; 16.846 ; 16.846 ; 16.846 ;
; END_STATE     ; PC_BUS_SEL     ; 18.134 ; 18.134 ; 18.134 ; 18.134 ;
; END_STATE     ; PC_CLR_HI      ; 20.051 ; 20.051 ; 20.051 ; 20.051 ;
; END_STATE     ; PC_LOAD_HI     ; 17.602 ; 17.602 ; 17.602 ; 17.602 ;
; END_STATE     ; PC_LOAD_LO     ; 17.847 ; 17.847 ; 17.847 ; 17.847 ;
; END_STATE     ; RUN_indicator  ;        ; 15.657 ; 15.657 ;        ;
; END_STATE     ; clk            ;        ; 12.542 ; 12.542 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.428 ;        ;        ; 12.428 ;
; IRQ           ; AC_LOAD        ; 20.938 ; 20.938 ; 20.938 ; 20.938 ;
; IRQ           ; ALU_CLEAR      ; 19.718 ; 19.718 ; 19.718 ; 19.718 ;
; IRQ           ; ALU_COMP       ; 16.481 ; 16.481 ; 16.481 ; 16.481 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 14.451 ; 14.451 ; 14.451 ; 14.451 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; IRQ           ; ALU_INC        ; 18.826 ; 18.826 ; 18.826 ; 18.826 ;
; IRQ           ; ALU_OUT_SEL_0  ; 17.940 ; 17.940 ; 17.940 ; 17.940 ;
; IRQ           ; ALU_OUT_SEL_1  ; 13.577 ; 13.577 ; 13.577 ; 13.577 ;
; IRQ           ; ALU_OUT_SEL_2  ; 19.370 ; 19.370 ; 19.370 ; 19.370 ;
; IRQ           ; ALU_ROT_1      ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; IRQ           ; ALU_ROT_2      ; 16.209 ; 16.209 ; 16.209 ; 16.209 ;
; IRQ           ; HLT_indicator  ; 16.180 ; 16.180 ; 16.180 ; 16.180 ;
; IRQ           ; LINK_COMP      ; 16.641 ; 16.641 ; 16.641 ; 16.641 ;
; IRQ           ; LINK_LOAD      ; 17.535 ; 17.535 ; 17.535 ; 17.535 ;
; IRQ           ; LINK_OUT_SEL   ; 16.259 ; 16.259 ; 16.259 ; 16.259 ;
; IRQ           ; MA_CLR_HI      ; 19.398 ; 19.398 ; 19.398 ; 19.398 ;
; IRQ           ; MA_CLR_LO      ; 15.659 ; 15.659 ; 15.659 ; 15.659 ;
; IRQ           ; MA_LOAD_HI     ; 20.797 ; 20.797 ; 20.797 ; 20.797 ;
; IRQ           ; MA_LOAD_LO     ; 16.192 ; 16.192 ; 16.192 ; 16.192 ;
; IRQ           ; MD_BUS_SEL     ; 17.296 ; 17.296 ; 17.296 ; 17.296 ;
; IRQ           ; MD_IN_SEL      ; 15.049 ; 15.049 ; 15.049 ; 15.049 ;
; IRQ           ; MD_LOAD        ; 18.144 ; 18.144 ; 18.144 ; 18.144 ;
; IRQ           ; MEM_READ       ; 15.645 ; 15.645 ; 15.645 ; 15.645 ;
; IRQ           ; MEM_WRITE      ; 16.991 ; 16.991 ; 16.991 ; 16.991 ;
; IRQ           ; PC_BUS_SEL     ; 18.279 ; 18.279 ; 18.279 ; 18.279 ;
; IRQ           ; PC_CLR_HI      ; 20.196 ; 20.196 ; 20.196 ; 20.196 ;
; IRQ           ; PC_LOAD_HI     ; 17.747 ; 17.747 ; 17.747 ; 17.747 ;
; IRQ           ; PC_LOAD_LO     ; 17.992 ; 17.992 ; 17.992 ; 17.992 ;
; IRQ           ; RUN_indicator  ;        ; 15.802 ; 15.802 ;        ;
; IRQ           ; clk            ;        ; 12.687 ; 12.687 ;        ;
; IRQ_ON        ; AC_LOAD        ; 21.100 ; 21.100 ; 21.100 ; 21.100 ;
; IRQ_ON        ; ALU_CLEAR      ; 19.880 ; 19.880 ; 19.880 ; 19.880 ;
; IRQ_ON        ; ALU_COMP       ; 16.643 ; 16.643 ; 16.643 ; 16.643 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 14.613 ; 14.613 ; 14.613 ; 14.613 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; IRQ_ON        ; ALU_INC        ; 18.988 ; 18.988 ; 18.988 ; 18.988 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 18.102 ; 18.102 ; 18.102 ; 18.102 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 13.739 ; 13.739 ; 13.739 ; 13.739 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 19.532 ; 19.532 ; 19.532 ; 19.532 ;
; IRQ_ON        ; ALU_ROT_1      ; 16.303 ; 16.303 ; 16.303 ; 16.303 ;
; IRQ_ON        ; ALU_ROT_2      ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; IRQ_ON        ; HLT_indicator  ; 16.342 ; 16.342 ; 16.342 ; 16.342 ;
; IRQ_ON        ; LINK_COMP      ; 16.803 ; 16.803 ; 16.803 ; 16.803 ;
; IRQ_ON        ; LINK_LOAD      ; 17.697 ; 17.697 ; 17.697 ; 17.697 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 16.421 ; 16.421 ; 16.421 ; 16.421 ;
; IRQ_ON        ; MA_CLR_HI      ; 19.560 ; 19.560 ; 19.560 ; 19.560 ;
; IRQ_ON        ; MA_CLR_LO      ; 15.821 ; 15.821 ; 15.821 ; 15.821 ;
; IRQ_ON        ; MA_LOAD_HI     ; 20.959 ; 20.959 ; 20.959 ; 20.959 ;
; IRQ_ON        ; MA_LOAD_LO     ; 16.354 ; 16.354 ; 16.354 ; 16.354 ;
; IRQ_ON        ; MD_BUS_SEL     ; 17.458 ; 17.458 ; 17.458 ; 17.458 ;
; IRQ_ON        ; MD_IN_SEL      ; 15.211 ; 15.211 ; 15.211 ; 15.211 ;
; IRQ_ON        ; MD_LOAD        ; 18.306 ; 18.306 ; 18.306 ; 18.306 ;
; IRQ_ON        ; MEM_READ       ; 15.807 ; 15.807 ; 15.807 ; 15.807 ;
; IRQ_ON        ; MEM_WRITE      ; 17.153 ; 17.153 ; 17.153 ; 17.153 ;
; IRQ_ON        ; PC_BUS_SEL     ; 18.441 ; 18.441 ; 18.441 ; 18.441 ;
; IRQ_ON        ; PC_CLR_HI      ; 20.358 ; 20.358 ; 20.358 ; 20.358 ;
; IRQ_ON        ; PC_LOAD_HI     ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
; IRQ_ON        ; PC_LOAD_LO     ; 18.154 ; 18.154 ; 18.154 ; 18.154 ;
; IRQ_ON        ; RUN_indicator  ;        ; 15.964 ; 15.964 ;        ;
; IRQ_ON        ; clk            ;        ; 12.849 ; 12.849 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 13.039 ;        ;        ; 13.039 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.272 ;        ;        ; 13.272 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.867 ;        ;        ; 11.867 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.155 ;        ;        ; 13.155 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.129 ;        ;        ; 13.129 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 14.386 ;        ;        ; 14.386 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.747 ;        ;        ; 13.747 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 14.000 ;        ;        ; 14.000 ;
; MD_BUS[0]     ; AC_LOAD        ; 20.881 ; 20.881 ; 20.881 ; 20.881 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 19.661 ; 19.661 ; 19.661 ; 19.661 ;
; MD_BUS[0]     ; ALU_COMP       ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 14.394 ; 14.394 ; 14.394 ; 14.394 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; MD_BUS[0]     ; ALU_INC        ; 18.769 ; 18.769 ; 18.769 ; 18.769 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 17.883 ; 17.883 ; 17.883 ; 17.883 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 13.520 ; 13.520 ; 13.520 ; 13.520 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 19.313 ; 19.313 ; 19.313 ; 19.313 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 16.084 ; 16.084 ; 16.084 ; 16.084 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 16.152 ; 16.152 ; 16.152 ; 16.152 ;
; MD_BUS[0]     ; HLT_indicator  ; 16.123 ; 16.123 ; 16.123 ; 16.123 ;
; MD_BUS[0]     ; LINK_COMP      ; 16.584 ; 16.584 ; 16.584 ; 16.584 ;
; MD_BUS[0]     ; LINK_LOAD      ; 17.478 ; 17.478 ; 17.478 ; 17.478 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 16.202 ; 16.202 ; 16.202 ; 16.202 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 19.341 ; 19.341 ; 19.341 ; 19.341 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 15.602 ; 15.602 ; 15.602 ; 15.602 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 20.740 ; 20.740 ; 20.740 ; 20.740 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 16.135 ; 16.135 ; 16.135 ; 16.135 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 17.239 ; 17.239 ; 17.239 ; 17.239 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 14.992 ; 14.992 ; 14.992 ; 14.992 ;
; MD_BUS[0]     ; MD_LOAD        ; 18.087 ; 18.087 ; 18.087 ; 18.087 ;
; MD_BUS[0]     ; MEM_READ       ; 15.588 ; 15.588 ; 15.588 ; 15.588 ;
; MD_BUS[0]     ; MEM_WRITE      ; 16.934 ; 16.934 ; 16.934 ; 16.934 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 18.222 ; 18.222 ; 18.222 ; 18.222 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 20.139 ; 20.139 ; 20.139 ; 20.139 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 17.690 ; 17.690 ; 17.690 ; 17.690 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 17.935 ; 17.935 ; 17.935 ; 17.935 ;
; MD_BUS[0]     ; RUN_indicator  ;        ; 15.745 ; 15.745 ;        ;
; MD_BUS[0]     ; clk            ;        ; 12.630 ; 12.630 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 20.894 ; 20.894 ; 20.894 ; 20.894 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 19.674 ; 19.674 ; 19.674 ; 19.674 ;
; MD_BUS[1]     ; ALU_COMP       ; 16.437 ; 16.437 ; 16.437 ; 16.437 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 14.407 ; 14.407 ; 14.407 ; 14.407 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 15.008 ; 15.008 ; 15.008 ; 15.008 ;
; MD_BUS[1]     ; ALU_INC        ; 18.782 ; 18.782 ; 18.782 ; 18.782 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 17.896 ; 17.896 ; 17.896 ; 17.896 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 13.533 ; 13.533 ; 13.533 ; 13.533 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 19.326 ; 19.326 ; 19.326 ; 19.326 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 16.097 ; 16.097 ; 16.097 ; 16.097 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; MD_BUS[1]     ; HLT_indicator  ; 16.136 ; 16.136 ; 16.136 ; 16.136 ;
; MD_BUS[1]     ; LINK_COMP      ; 16.597 ; 16.597 ; 16.597 ; 16.597 ;
; MD_BUS[1]     ; LINK_LOAD      ; 17.491 ; 17.491 ; 17.491 ; 17.491 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 16.215 ; 16.215 ; 16.215 ; 16.215 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 19.354 ; 19.354 ; 19.354 ; 19.354 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 15.615 ; 15.615 ; 15.615 ; 15.615 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 20.753 ; 20.753 ; 20.753 ; 20.753 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 16.148 ; 16.148 ; 16.148 ; 16.148 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 17.252 ; 17.252 ; 17.252 ; 17.252 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 15.005 ; 15.005 ; 15.005 ; 15.005 ;
; MD_BUS[1]     ; MD_LOAD        ; 18.100 ; 18.100 ; 18.100 ; 18.100 ;
; MD_BUS[1]     ; MEM_READ       ; 15.601 ; 15.601 ; 15.601 ; 15.601 ;
; MD_BUS[1]     ; MEM_WRITE      ; 16.947 ; 16.947 ; 16.947 ; 16.947 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 18.235 ; 18.235 ; 18.235 ; 18.235 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 20.152 ; 20.152 ; 20.152 ; 20.152 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 17.703 ; 17.703 ; 17.703 ; 17.703 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 17.948 ; 17.948 ; 17.948 ; 17.948 ;
; MD_BUS[1]     ; RUN_indicator  ;        ; 15.758 ; 15.758 ;        ;
; MD_BUS[1]     ; clk            ;        ; 12.643 ; 12.643 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 20.295 ; 20.295 ; 20.295 ; 20.295 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 19.075 ; 19.075 ; 19.075 ; 19.075 ;
; MD_BUS[2]     ; ALU_COMP       ; 15.838 ; 15.838 ; 15.838 ; 15.838 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 13.808 ; 13.808 ; 13.808 ; 13.808 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 14.409 ; 14.409 ; 14.409 ; 14.409 ;
; MD_BUS[2]     ; ALU_INC        ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 17.297 ; 17.297 ; 17.297 ; 17.297 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 12.934 ; 12.934 ; 12.934 ; 12.934 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 18.727 ; 18.727 ; 18.727 ; 18.727 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 15.498 ; 15.498 ; 15.498 ; 15.498 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; MD_BUS[2]     ; HLT_indicator  ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; MD_BUS[2]     ; LINK_COMP      ; 15.998 ; 15.998 ; 15.998 ; 15.998 ;
; MD_BUS[2]     ; LINK_LOAD      ; 16.892 ; 16.892 ; 16.892 ; 16.892 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 15.616 ; 15.616 ; 15.616 ; 15.616 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 18.755 ; 18.755 ; 18.755 ; 18.755 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 20.154 ; 20.154 ; 20.154 ; 20.154 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 15.549 ; 15.549 ; 15.549 ; 15.549 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 16.653 ; 16.653 ; 16.653 ; 16.653 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; MD_BUS[2]     ; MD_LOAD        ; 17.501 ; 17.501 ; 17.501 ; 17.501 ;
; MD_BUS[2]     ; MEM_READ       ; 15.002 ; 15.002 ; 15.002 ; 15.002 ;
; MD_BUS[2]     ; MEM_WRITE      ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 17.636 ; 17.636 ; 17.636 ; 17.636 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 19.553 ; 19.553 ; 19.553 ; 19.553 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 17.104 ; 17.104 ; 17.104 ; 17.104 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 17.349 ; 17.349 ; 17.349 ; 17.349 ;
; MD_BUS[2]     ; RUN_indicator  ;        ; 15.159 ; 15.159 ;        ;
; MD_BUS[2]     ; clk            ;        ; 12.044 ; 12.044 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 21.145 ; 21.145 ; 21.145 ; 21.145 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 19.925 ; 19.925 ; 19.925 ; 19.925 ;
; MD_BUS[3]     ; ALU_COMP       ; 16.688 ; 16.688 ; 16.688 ; 16.688 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 15.259 ; 15.259 ; 15.259 ; 15.259 ;
; MD_BUS[3]     ; ALU_INC        ; 19.033 ; 19.033 ; 19.033 ; 19.033 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 18.147 ; 18.147 ; 18.147 ; 18.147 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.784 ; 13.784 ; 13.784 ; 13.784 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 19.577 ; 19.577 ; 19.577 ; 19.577 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 16.416 ; 16.416 ; 16.416 ; 16.416 ;
; MD_BUS[3]     ; HLT_indicator  ; 16.387 ; 16.387 ; 16.387 ; 16.387 ;
; MD_BUS[3]     ; LINK_COMP      ; 16.848 ; 16.848 ; 16.848 ; 16.848 ;
; MD_BUS[3]     ; LINK_LOAD      ; 17.742 ; 17.742 ; 17.742 ; 17.742 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 16.466 ; 16.466 ; 16.466 ; 16.466 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 19.605 ; 19.605 ; 19.605 ; 19.605 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 15.866 ; 15.866 ; 15.866 ; 15.866 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 21.004 ; 21.004 ; 21.004 ; 21.004 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 16.399 ; 16.399 ; 16.399 ; 16.399 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 17.503 ; 17.503 ; 17.503 ; 17.503 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 15.256 ; 15.256 ; 15.256 ; 15.256 ;
; MD_BUS[3]     ; MD_LOAD        ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; MD_BUS[3]     ; MEM_READ       ; 15.852 ; 15.852 ; 15.852 ; 15.852 ;
; MD_BUS[3]     ; MEM_WRITE      ; 17.198 ; 17.198 ; 17.198 ; 17.198 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 18.486 ; 18.486 ; 18.486 ; 18.486 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 20.403 ; 20.403 ; 20.403 ; 20.403 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 17.954 ; 17.954 ; 17.954 ; 17.954 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 18.199 ; 18.199 ; 18.199 ; 18.199 ;
; MD_BUS[3]     ; RUN_indicator  ;        ; 16.009 ; 16.009 ;        ;
; MD_BUS[3]     ; clk            ;        ; 12.894 ; 12.894 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.002 ;        ;        ; 16.002 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 14.782 ;        ;        ; 14.782 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.434 ;        ;        ; 14.434 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 14.462 ; 14.462 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 15.861 ;        ;        ; 15.861 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 15.260 ;        ;        ; 15.260 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.383 ;        ;        ; 13.383 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.862 ;        ;        ; 11.862 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.644 ;        ;        ; 14.644 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.865 ;        ;        ; 11.865 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.076 ;        ;        ; 13.076 ;
; MD_BUS[7]     ; LINK_COMP      ; 11.885 ;        ;        ; 11.885 ;
; MD_BUS[7]     ; LINK_LOAD      ; 12.439 ;        ;        ; 12.439 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.275 ;        ;        ; 14.275 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 12.707 ;        ;        ; 12.707 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.342 ;        ;        ; 11.342 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.355 ;        ;        ; 13.355 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.878 ;        ;        ; 14.878 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.310 ;        ;        ; 13.310 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 12.159 ;        ;        ; 12.159 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.958 ;        ;        ; 13.958 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.890 ;        ;        ; 15.890 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.322 ;        ;        ; 14.322 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 13.234 ;        ;        ; 13.234 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 13.296 ;        ;        ; 13.296 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.970 ;        ;        ; 14.970 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.107 ;        ;        ; 14.107 ;
; MD_BUS[11]    ; ALU_INC        ; 13.739 ;        ;        ; 13.739 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 12.539 ;        ;        ; 12.539 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.563 ;        ;        ; 12.563 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.360 ;        ;        ; 13.360 ;
; NEXT_STATE    ; AC_LOAD        ; 20.820 ; 20.820 ; 20.820 ; 20.820 ;
; NEXT_STATE    ; ALU_CLEAR      ; 19.600 ; 19.600 ; 19.600 ; 19.600 ;
; NEXT_STATE    ; ALU_COMP       ; 16.363 ; 16.363 ; 16.363 ; 16.363 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 14.333 ; 14.333 ; 14.333 ; 14.333 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 14.934 ; 14.934 ; 14.934 ; 14.934 ;
; NEXT_STATE    ; ALU_INC        ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 17.822 ; 17.822 ; 17.822 ; 17.822 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 13.459 ; 13.459 ; 13.459 ; 13.459 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 19.252 ; 19.252 ; 19.252 ; 19.252 ;
; NEXT_STATE    ; ALU_ROT_1      ; 16.023 ; 16.023 ; 16.023 ; 16.023 ;
; NEXT_STATE    ; ALU_ROT_2      ; 16.091 ; 16.091 ; 16.091 ; 16.091 ;
; NEXT_STATE    ; HLT_indicator  ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; NEXT_STATE    ; LINK_COMP      ; 16.523 ; 16.523 ; 16.523 ; 16.523 ;
; NEXT_STATE    ; LINK_LOAD      ; 17.417 ; 17.417 ; 17.417 ; 17.417 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; NEXT_STATE    ; MA_CLR_HI      ; 19.280 ; 19.280 ; 19.280 ; 19.280 ;
; NEXT_STATE    ; MA_CLR_LO      ; 15.541 ; 15.541 ; 15.541 ; 15.541 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 20.679 ; 20.679 ; 20.679 ; 20.679 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 16.074 ; 16.074 ; 16.074 ; 16.074 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 17.178 ; 17.178 ; 17.178 ; 17.178 ;
; NEXT_STATE    ; MD_IN_SEL      ; 14.931 ; 14.931 ; 14.931 ; 14.931 ;
; NEXT_STATE    ; MD_LOAD        ; 18.026 ; 18.026 ; 18.026 ; 18.026 ;
; NEXT_STATE    ; MEM_READ       ; 15.527 ; 15.527 ; 15.527 ; 15.527 ;
; NEXT_STATE    ; MEM_WRITE      ; 16.873 ; 16.873 ; 16.873 ; 16.873 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 18.161 ; 18.161 ; 18.161 ; 18.161 ;
; NEXT_STATE    ; PC_CLR_HI      ; 20.078 ; 20.078 ; 20.078 ; 20.078 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 17.629 ; 17.629 ; 17.629 ; 17.629 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 17.874 ; 17.874 ; 17.874 ; 17.874 ;
; NEXT_STATE    ; RUN_indicator  ;        ; 15.684 ; 15.684 ;        ;
; NEXT_STATE    ; clk            ;        ; 12.569 ; 12.569 ;        ;
; START         ; AC_LOAD        ; 20.367 ; 20.367 ; 20.367 ; 20.367 ;
; START         ; ALU_CLEAR      ; 19.147 ; 19.147 ; 19.147 ; 19.147 ;
; START         ; ALU_COMP       ; 15.910 ; 15.910 ; 15.910 ; 15.910 ;
; START         ; ALU_FUNC_SEL_0 ; 13.880 ; 13.880 ; 13.880 ; 13.880 ;
; START         ; ALU_FUNC_SEL_1 ; 14.481 ; 14.481 ; 14.481 ; 14.481 ;
; START         ; ALU_INC        ; 18.255 ; 18.255 ; 18.255 ; 18.255 ;
; START         ; ALU_OUT_SEL_0  ; 17.369 ; 17.369 ; 17.369 ; 17.369 ;
; START         ; ALU_OUT_SEL_1  ; 13.006 ; 13.006 ; 13.006 ; 13.006 ;
; START         ; ALU_OUT_SEL_2  ; 18.799 ; 18.799 ; 18.799 ; 18.799 ;
; START         ; ALU_ROT_1      ; 15.570 ; 15.570 ; 15.570 ; 15.570 ;
; START         ; ALU_ROT_2      ; 15.638 ; 15.638 ; 15.638 ; 15.638 ;
; START         ; HLT_indicator  ; 15.609 ; 15.609 ; 15.609 ; 15.609 ;
; START         ; LINK_COMP      ; 16.070 ; 16.070 ; 16.070 ; 16.070 ;
; START         ; LINK_LOAD      ; 16.964 ; 16.964 ; 16.964 ; 16.964 ;
; START         ; LINK_OUT_SEL   ; 15.688 ; 15.688 ; 15.688 ; 15.688 ;
; START         ; MA_CLR_HI      ; 18.827 ; 18.827 ; 18.827 ; 18.827 ;
; START         ; MA_CLR_LO      ; 15.088 ; 15.088 ; 15.088 ; 15.088 ;
; START         ; MA_LOAD_HI     ; 20.226 ; 20.226 ; 20.226 ; 20.226 ;
; START         ; MA_LOAD_LO     ; 15.621 ; 15.621 ; 15.621 ; 15.621 ;
; START         ; MD_BUS_SEL     ; 16.725 ; 16.725 ; 16.725 ; 16.725 ;
; START         ; MD_IN_SEL      ; 14.478 ; 14.478 ; 14.478 ; 14.478 ;
; START         ; MD_LOAD        ; 17.573 ; 17.573 ; 17.573 ; 17.573 ;
; START         ; MEM_READ       ; 15.074 ; 15.074 ; 15.074 ; 15.074 ;
; START         ; MEM_WRITE      ; 16.420 ; 16.420 ; 16.420 ; 16.420 ;
; START         ; PC_BUS_SEL     ; 17.708 ; 17.708 ; 17.708 ; 17.708 ;
; START         ; PC_CLR_HI      ; 19.625 ; 19.625 ; 19.625 ; 19.625 ;
; START         ; PC_LOAD_HI     ; 17.176 ; 17.176 ; 17.176 ; 17.176 ;
; START         ; PC_LOAD_LO     ; 17.421 ; 17.421 ; 17.421 ; 17.421 ;
; START         ; RUN_indicator  ;        ; 15.231 ; 15.231 ;        ;
; START         ; clk            ;        ; 12.116 ; 12.116 ;        ;
; STEP          ; AC_LOAD        ; 20.322 ; 20.322 ; 20.322 ; 20.322 ;
; STEP          ; ALU_CLEAR      ; 19.102 ; 19.102 ; 19.102 ; 19.102 ;
; STEP          ; ALU_COMP       ; 15.865 ; 15.865 ; 15.865 ; 15.865 ;
; STEP          ; ALU_FUNC_SEL_0 ; 13.835 ; 13.835 ; 13.835 ; 13.835 ;
; STEP          ; ALU_FUNC_SEL_1 ; 14.436 ; 14.436 ; 14.436 ; 14.436 ;
; STEP          ; ALU_INC        ; 18.210 ; 18.210 ; 18.210 ; 18.210 ;
; STEP          ; ALU_OUT_SEL_0  ; 17.324 ; 17.324 ; 17.324 ; 17.324 ;
; STEP          ; ALU_OUT_SEL_1  ; 12.961 ; 12.961 ; 12.961 ; 12.961 ;
; STEP          ; ALU_OUT_SEL_2  ; 18.754 ; 18.754 ; 18.754 ; 18.754 ;
; STEP          ; ALU_ROT_1      ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; STEP          ; ALU_ROT_2      ; 15.593 ; 15.593 ; 15.593 ; 15.593 ;
; STEP          ; HLT_indicator  ; 15.564 ; 15.564 ; 15.564 ; 15.564 ;
; STEP          ; LINK_COMP      ; 16.025 ; 16.025 ; 16.025 ; 16.025 ;
; STEP          ; LINK_LOAD      ; 16.919 ; 16.919 ; 16.919 ; 16.919 ;
; STEP          ; LINK_OUT_SEL   ; 15.643 ; 15.643 ; 15.643 ; 15.643 ;
; STEP          ; MA_CLR_HI      ; 18.782 ; 18.782 ; 18.782 ; 18.782 ;
; STEP          ; MA_CLR_LO      ; 15.043 ; 15.043 ; 15.043 ; 15.043 ;
; STEP          ; MA_LOAD_HI     ; 20.181 ; 20.181 ; 20.181 ; 20.181 ;
; STEP          ; MA_LOAD_LO     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; STEP          ; MD_BUS_SEL     ; 16.680 ; 16.680 ; 16.680 ; 16.680 ;
; STEP          ; MD_IN_SEL      ; 14.433 ; 14.433 ; 14.433 ; 14.433 ;
; STEP          ; MD_LOAD        ; 17.528 ; 17.528 ; 17.528 ; 17.528 ;
; STEP          ; MEM_READ       ; 15.029 ; 15.029 ; 15.029 ; 15.029 ;
; STEP          ; MEM_WRITE      ; 16.375 ; 16.375 ; 16.375 ; 16.375 ;
; STEP          ; PC_BUS_SEL     ; 17.663 ; 17.663 ; 17.663 ; 17.663 ;
; STEP          ; PC_CLR_HI      ; 19.580 ; 19.580 ; 19.580 ; 19.580 ;
; STEP          ; PC_LOAD_HI     ; 17.131 ; 17.131 ; 17.131 ; 17.131 ;
; STEP          ; PC_LOAD_LO     ; 17.376 ; 17.376 ; 17.376 ; 17.376 ;
; STEP          ; RUN_indicator  ;        ; 15.186 ; 15.186 ;        ;
; STEP          ; clk            ;        ; 12.071 ; 12.071 ;        ;
; clk_in        ; AC_LOAD        ; 21.891 ; 21.891 ; 21.891 ; 21.891 ;
; clk_in        ; ALU_CLEAR      ; 20.671 ; 20.671 ; 20.671 ; 20.671 ;
; clk_in        ; ALU_COMP       ; 17.434 ; 17.434 ; 17.434 ; 17.434 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 15.404 ; 15.404 ; 15.404 ; 15.404 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 16.005 ; 16.005 ; 16.005 ; 16.005 ;
; clk_in        ; ALU_INC        ; 19.779 ; 19.779 ; 19.779 ; 19.779 ;
; clk_in        ; ALU_OUT_SEL_0  ; 18.893 ; 18.893 ; 18.893 ; 18.893 ;
; clk_in        ; ALU_OUT_SEL_1  ; 14.530 ; 14.530 ; 14.530 ; 14.530 ;
; clk_in        ; ALU_OUT_SEL_2  ; 20.323 ; 20.323 ; 20.323 ; 20.323 ;
; clk_in        ; ALU_ROT_1      ; 17.094 ; 17.094 ; 17.094 ; 17.094 ;
; clk_in        ; ALU_ROT_2      ; 17.162 ; 17.162 ; 17.162 ; 17.162 ;
; clk_in        ; HLT_indicator  ; 17.133 ; 17.133 ; 17.133 ; 17.133 ;
; clk_in        ; LINK_COMP      ; 17.594 ; 17.594 ; 17.594 ; 17.594 ;
; clk_in        ; LINK_LOAD      ; 18.488 ; 18.488 ; 18.488 ; 18.488 ;
; clk_in        ; LINK_OUT_SEL   ; 17.212 ; 17.212 ; 17.212 ; 17.212 ;
; clk_in        ; MA_CLR_HI      ; 20.351 ; 20.351 ; 20.351 ; 20.351 ;
; clk_in        ; MA_CLR_LO      ; 16.612 ; 16.612 ; 16.612 ; 16.612 ;
; clk_in        ; MA_LOAD_HI     ; 21.750 ; 21.750 ; 21.750 ; 21.750 ;
; clk_in        ; MA_LOAD_LO     ; 17.145 ; 17.145 ; 17.145 ; 17.145 ;
; clk_in        ; MD_BUS_SEL     ; 18.249 ; 18.249 ; 18.249 ; 18.249 ;
; clk_in        ; MD_IN_SEL      ; 16.002 ; 16.002 ; 16.002 ; 16.002 ;
; clk_in        ; MD_LOAD        ; 19.097 ; 19.097 ; 19.097 ; 19.097 ;
; clk_in        ; MEM_READ       ; 16.598 ; 16.598 ; 16.598 ; 16.598 ;
; clk_in        ; MEM_WRITE      ; 17.944 ; 17.944 ; 17.944 ; 17.944 ;
; clk_in        ; PC_BUS_SEL     ; 19.232 ; 19.232 ; 19.232 ; 19.232 ;
; clk_in        ; PC_CLR_HI      ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; clk_in        ; PC_LOAD_HI     ; 18.700 ; 18.700 ; 18.700 ; 18.700 ;
; clk_in        ; PC_LOAD_LO     ; 18.945 ; 18.945 ; 18.945 ; 18.945 ;
; clk_in        ; RUN_indicator  ;        ; 16.755 ; 16.755 ;        ;
; clk_in        ; clk            ; 11.240 ; 13.640 ; 13.640 ; 11.240 ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.380 ;       ;       ; 5.380 ;
; END_STATE     ; AC_LOAD        ; 6.183 ; 6.183 ; 6.183 ; 6.183 ;
; END_STATE     ; ALU_CLEAR      ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; END_STATE     ; ALU_COMP       ; 6.670 ; 6.670 ; 6.670 ; 6.670 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 6.012 ; 6.012 ; 6.012 ; 6.012 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; END_STATE     ; ALU_INC        ; 6.799 ; 6.799 ; 6.799 ; 6.799 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 6.543 ; 6.180 ; 6.180 ; 6.543 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; END_STATE     ; ALU_ROT_1      ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; END_STATE     ; ALU_ROT_2      ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; END_STATE     ; HLT_indicator  ; 7.140 ; 7.140 ; 7.140 ; 7.140 ;
; END_STATE     ; LINK_COMP      ; 6.650 ; 6.650 ; 6.650 ; 6.650 ;
; END_STATE     ; LINK_LOAD      ; 6.357 ; 6.357 ; 6.357 ; 6.357 ;
; END_STATE     ; LINK_OUT_SEL   ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; END_STATE     ; MA_CLR_HI      ; 6.246 ; 6.246 ; 6.246 ; 6.246 ;
; END_STATE     ; MA_CLR_LO      ; 6.754 ; 6.637 ; 6.637 ; 6.754 ;
; END_STATE     ; MA_LOAD_HI     ; 7.238 ; 7.238 ; 7.238 ; 7.238 ;
; END_STATE     ; MA_LOAD_LO     ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; END_STATE     ; MD_BUS_SEL     ; 6.172 ; 6.172 ; 6.172 ; 6.172 ;
; END_STATE     ; MD_IN_SEL      ; 6.130 ; 6.130 ; 6.130 ; 6.130 ;
; END_STATE     ; MD_LOAD        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; END_STATE     ; MEM_READ       ; 6.271 ; 6.111 ; 6.111 ; 6.271 ;
; END_STATE     ; MEM_WRITE      ; 6.794 ; 6.794 ; 6.794 ; 6.794 ;
; END_STATE     ; PC_BUS_SEL     ; 7.063 ; 7.063 ; 7.063 ; 7.063 ;
; END_STATE     ; PC_CLR_HI      ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; END_STATE     ; PC_LOAD_HI     ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; END_STATE     ; PC_LOAD_LO     ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; END_STATE     ; RUN_indicator  ;       ; 6.972 ; 6.972 ;       ;
; END_STATE     ; clk            ;       ; 5.788 ; 5.788 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.749 ;       ;       ; 5.749 ;
; IRQ           ; AC_LOAD        ; 6.058 ; 6.058 ; 6.058 ; 6.058 ;
; IRQ           ; ALU_CLEAR      ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; IRQ           ; ALU_COMP       ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 5.887 ; 5.887 ; 5.887 ; 5.887 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; IRQ           ; ALU_INC        ; 6.672 ; 6.674 ; 6.674 ; 6.672 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.120 ; 6.055 ; 6.055 ; 6.120 ;
; IRQ           ; ALU_OUT_SEL_1  ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; IRQ           ; ALU_OUT_SEL_2  ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; IRQ           ; ALU_ROT_1      ; 6.237 ; 6.237 ; 6.237 ; 6.237 ;
; IRQ           ; ALU_ROT_2      ; 6.218 ; 6.218 ; 6.218 ; 6.218 ;
; IRQ           ; HLT_indicator  ; 7.015 ; 7.015 ; 7.015 ; 7.015 ;
; IRQ           ; LINK_COMP      ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; IRQ           ; LINK_LOAD      ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; IRQ           ; LINK_OUT_SEL   ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; IRQ           ; MA_CLR_HI      ; 5.912 ; 6.121 ; 6.121 ; 5.912 ;
; IRQ           ; MA_CLR_LO      ; 5.480 ; 6.512 ; 6.512 ; 5.480 ;
; IRQ           ; MA_LOAD_HI     ; 7.113 ; 7.113 ; 7.113 ; 7.113 ;
; IRQ           ; MA_LOAD_LO     ; 6.349 ; 6.349 ; 6.349 ; 6.349 ;
; IRQ           ; MD_BUS_SEL     ; 6.039 ; 6.047 ; 6.047 ; 6.039 ;
; IRQ           ; MD_IN_SEL      ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; IRQ           ; MD_LOAD        ; 6.257 ; 6.257 ; 6.257 ; 6.257 ;
; IRQ           ; MEM_READ       ; 6.146 ; 5.986 ; 5.986 ; 6.146 ;
; IRQ           ; MEM_WRITE      ; 6.415 ; 6.669 ; 6.669 ; 6.415 ;
; IRQ           ; PC_BUS_SEL     ; 6.938 ; 6.938 ; 6.938 ; 6.938 ;
; IRQ           ; PC_CLR_HI      ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; IRQ           ; PC_LOAD_HI     ; 6.481 ; 6.481 ; 6.481 ; 6.481 ;
; IRQ           ; PC_LOAD_LO     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; IRQ           ; RUN_indicator  ;       ; 6.847 ; 6.847 ;       ;
; IRQ           ; clk            ;       ; 5.663 ; 5.663 ;       ;
; IRQ_ON        ; AC_LOAD        ; 6.134 ; 6.134 ; 6.134 ; 6.134 ;
; IRQ_ON        ; ALU_CLEAR      ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; IRQ_ON        ; ALU_COMP       ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 6.195 ; 6.195 ; 6.195 ; 6.195 ;
; IRQ_ON        ; ALU_INC        ; 6.748 ; 6.750 ; 6.750 ; 6.748 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.196 ; 6.131 ; 6.131 ; 6.196 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; IRQ_ON        ; ALU_ROT_1      ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; IRQ_ON        ; ALU_ROT_2      ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; IRQ_ON        ; HLT_indicator  ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; IRQ_ON        ; LINK_COMP      ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; IRQ_ON        ; LINK_LOAD      ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; IRQ_ON        ; MA_CLR_HI      ; 5.988 ; 6.197 ; 6.197 ; 5.988 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.556 ; 6.588 ; 6.588 ; 5.556 ;
; IRQ_ON        ; MA_LOAD_HI     ; 7.189 ; 7.189 ; 7.189 ; 7.189 ;
; IRQ_ON        ; MA_LOAD_LO     ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.115 ; 6.123 ; 6.123 ; 6.115 ;
; IRQ_ON        ; MD_IN_SEL      ; 6.081 ; 6.081 ; 6.081 ; 6.081 ;
; IRQ_ON        ; MD_LOAD        ; 6.333 ; 6.333 ; 6.333 ; 6.333 ;
; IRQ_ON        ; MEM_READ       ; 6.222 ; 6.062 ; 6.062 ; 6.222 ;
; IRQ_ON        ; MEM_WRITE      ; 6.491 ; 6.745 ; 6.745 ; 6.491 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.014 ; 7.014 ; 7.014 ; 7.014 ;
; IRQ_ON        ; PC_CLR_HI      ; 6.697 ; 6.697 ; 6.697 ; 6.697 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.557 ; 6.557 ; 6.557 ; 6.557 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; IRQ_ON        ; RUN_indicator  ;       ; 6.923 ; 6.923 ;       ;
; IRQ_ON        ; clk            ;       ; 5.739 ; 5.739 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.943 ;       ;       ; 5.943 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.942 ;       ;       ; 5.942 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.931 ;       ;       ; 5.931 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.047 ;       ;       ; 6.047 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.367 ;       ;       ; 6.367 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.174 ;       ;       ; 6.174 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.306 ;       ;       ; 6.306 ;
; MD_BUS[0]     ; AC_LOAD        ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 6.341 ; 6.341 ; 6.341 ; 6.341 ;
; MD_BUS[0]     ; ALU_COMP       ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 6.184 ; 6.184 ; 6.184 ; 6.184 ;
; MD_BUS[0]     ; ALU_INC        ; 6.739 ; 6.739 ; 6.739 ; 6.739 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 6.483 ; 6.120 ; 6.120 ; 6.483 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; MD_BUS[0]     ; HLT_indicator  ; 7.080 ; 7.080 ; 7.080 ; 7.080 ;
; MD_BUS[0]     ; LINK_COMP      ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; MD_BUS[0]     ; LINK_LOAD      ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 6.694 ; 6.577 ; 6.577 ; 6.694 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 7.178 ; 7.178 ; 7.178 ; 7.178 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; MD_BUS[0]     ; MD_LOAD        ; 6.322 ; 6.322 ; 6.322 ; 6.322 ;
; MD_BUS[0]     ; MEM_READ       ; 6.211 ; 6.051 ; 6.051 ; 6.211 ;
; MD_BUS[0]     ; MEM_WRITE      ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 6.686 ; 6.686 ; 6.686 ; 6.686 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; MD_BUS[0]     ; RUN_indicator  ;       ; 6.912 ; 6.912 ;       ;
; MD_BUS[0]     ; clk            ;       ; 5.728 ; 5.728 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 6.371 ; 6.371 ; 6.371 ; 6.371 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 5.982 ; 5.982 ; 5.982 ; 5.982 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 6.214 ; 6.214 ; 6.214 ; 6.214 ;
; MD_BUS[1]     ; ALU_INC        ; 6.769 ; 6.769 ; 6.769 ; 6.769 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.513 ; 6.150 ; 6.150 ; 6.513 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 6.489 ; 6.489 ; 6.489 ; 6.489 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; MD_BUS[1]     ; HLT_indicator  ; 7.110 ; 7.110 ; 7.110 ; 7.110 ;
; MD_BUS[1]     ; LINK_COMP      ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.327 ; 6.327 ; 6.327 ; 6.327 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 6.724 ; 6.607 ; 6.607 ; 6.724 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 6.444 ; 6.444 ; 6.444 ; 6.444 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.100 ; 6.100 ; 6.100 ; 6.100 ;
; MD_BUS[1]     ; MD_LOAD        ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; MD_BUS[1]     ; MEM_READ       ; 6.241 ; 6.081 ; 6.081 ; 6.241 ;
; MD_BUS[1]     ; MEM_WRITE      ; 6.764 ; 6.764 ; 6.764 ; 6.764 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.576 ; 6.576 ; 6.576 ; 6.576 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; MD_BUS[1]     ; RUN_indicator  ;       ; 6.942 ; 6.942 ;       ;
; MD_BUS[1]     ; clk            ;       ; 5.758 ; 5.758 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.419 ; 6.419 ; 6.419 ; 6.419 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 5.761 ; 5.761 ; 5.761 ; 5.761 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; MD_BUS[2]     ; ALU_INC        ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 6.292 ; 5.929 ; 5.929 ; 6.292 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; MD_BUS[2]     ; HLT_indicator  ; 6.889 ; 6.889 ; 6.889 ; 6.889 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.256 ; 6.256 ; 6.256 ; 6.256 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 6.503 ; 6.386 ; 6.386 ; 6.503 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 6.987 ; 6.987 ; 6.987 ; 6.987 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 5.879 ; 5.879 ; 5.879 ; 5.879 ;
; MD_BUS[2]     ; MD_LOAD        ; 6.131 ; 6.131 ; 6.131 ; 6.131 ;
; MD_BUS[2]     ; MEM_READ       ; 6.020 ; 5.860 ; 5.860 ; 6.020 ;
; MD_BUS[2]     ; MEM_WRITE      ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 6.812 ; 6.812 ; 6.812 ; 6.812 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 6.385 ; 6.385 ; 6.385 ; 6.385 ;
; MD_BUS[2]     ; RUN_indicator  ;       ; 6.721 ; 6.721 ;       ;
; MD_BUS[2]     ; clk            ;       ; 5.537 ; 5.537 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 6.300 ; 6.300 ; 6.300 ; 6.300 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; MD_BUS[3]     ; ALU_COMP       ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; MD_BUS[3]     ; ALU_INC        ; 6.916 ; 6.916 ; 6.916 ; 6.916 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 6.660 ; 6.297 ; 6.297 ; 6.660 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.127 ; 6.127 ; 6.127 ; 6.127 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 6.479 ; 6.479 ; 6.479 ; 6.479 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 6.460 ; 6.460 ; 6.460 ; 6.460 ;
; MD_BUS[3]     ; HLT_indicator  ; 7.257 ; 7.257 ; 7.257 ; 7.257 ;
; MD_BUS[3]     ; LINK_COMP      ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; MD_BUS[3]     ; LINK_LOAD      ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 6.871 ; 6.754 ; 6.754 ; 6.871 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 7.355 ; 7.355 ; 7.355 ; 7.355 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.247 ; 6.247 ; 6.247 ; 6.247 ;
; MD_BUS[3]     ; MD_LOAD        ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; MD_BUS[3]     ; MEM_READ       ; 6.388 ; 6.228 ; 6.228 ; 6.388 ;
; MD_BUS[3]     ; MEM_WRITE      ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 6.863 ; 6.863 ; 6.863 ; 6.863 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 6.723 ; 6.723 ; 6.723 ; 6.723 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.753 ; 6.753 ; 6.753 ; 6.753 ;
; MD_BUS[3]     ; RUN_indicator  ;       ; 7.089 ; 7.089 ;       ;
; MD_BUS[3]     ; clk            ;       ; 5.905 ; 5.905 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 6.913 ;       ;       ; 6.913 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.462 ;       ;       ; 6.462 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.355 ; 6.355 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.848 ;       ;       ; 6.848 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.645 ;       ;       ; 6.645 ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.025 ;       ;       ; 6.025 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.530 ;       ;       ; 5.530 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.496 ;       ;       ; 6.496 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.659 ;       ;       ; 5.659 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.045 ;       ;       ; 6.045 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.580 ;       ;       ; 5.580 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.705 ;       ;       ; 5.705 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.304 ;       ;       ; 6.304 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.853 ;       ;       ; 5.853 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.428 ;       ;       ; 5.428 ;
; MD_BUS[8]     ; LINK_LOAD      ; 5.915 ;       ;       ; 5.915 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.539 ;       ;       ; 6.539 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.088 ;       ;       ; 6.088 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.687 ;       ;       ; 5.687 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.086 ;       ;       ; 6.086 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.896 ;       ;       ; 6.896 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.084 ;       ;       ; 6.084 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.057 ;       ;       ; 6.057 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.601 ;       ;       ; 6.601 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.281 ;       ;       ; 6.281 ;
; MD_BUS[11]    ; ALU_INC        ; 6.237 ;       ;       ; 6.237 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 5.830 ;       ;       ; 5.830 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.036 ;       ;       ; 6.036 ;
; NEXT_STATE    ; AC_LOAD        ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; NEXT_STATE    ; ALU_CLEAR      ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; NEXT_STATE    ; ALU_COMP       ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; NEXT_STATE    ; ALU_INC        ; 6.787 ; 6.787 ; 6.787 ; 6.787 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 6.531 ; 6.168 ; 6.168 ; 6.531 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; NEXT_STATE    ; ALU_ROT_1      ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; NEXT_STATE    ; ALU_ROT_2      ; 6.331 ; 6.331 ; 6.331 ; 6.331 ;
; NEXT_STATE    ; HLT_indicator  ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; NEXT_STATE    ; LINK_COMP      ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; NEXT_STATE    ; LINK_LOAD      ; 6.345 ; 6.345 ; 6.345 ; 6.345 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; NEXT_STATE    ; MA_CLR_HI      ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; NEXT_STATE    ; MA_CLR_LO      ; 6.742 ; 6.625 ; 6.625 ; 6.742 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 7.226 ; 7.226 ; 7.226 ; 7.226 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; NEXT_STATE    ; MD_LOAD        ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; NEXT_STATE    ; MEM_READ       ; 6.259 ; 6.099 ; 6.099 ; 6.259 ;
; NEXT_STATE    ; MEM_WRITE      ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 7.051 ; 7.051 ; 7.051 ; 7.051 ;
; NEXT_STATE    ; PC_CLR_HI      ; 6.734 ; 6.734 ; 6.734 ; 6.734 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; NEXT_STATE    ; RUN_indicator  ;       ; 6.960 ; 6.960 ;       ;
; NEXT_STATE    ; clk            ;       ; 5.776 ; 5.776 ;       ;
; START         ; AC_LOAD        ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; START         ; ALU_CLEAR      ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; START         ; ALU_COMP       ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; START         ; ALU_FUNC_SEL_0 ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; START         ; ALU_FUNC_SEL_1 ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; START         ; ALU_INC        ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; START         ; ALU_OUT_SEL_0  ; 6.328 ; 5.965 ; 5.965 ; 6.328 ;
; START         ; ALU_OUT_SEL_1  ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; START         ; ALU_OUT_SEL_2  ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; START         ; ALU_ROT_1      ; 6.147 ; 6.147 ; 6.147 ; 6.147 ;
; START         ; ALU_ROT_2      ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; START         ; HLT_indicator  ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; START         ; LINK_COMP      ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; START         ; LINK_LOAD      ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; START         ; LINK_OUT_SEL   ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; START         ; MA_CLR_HI      ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; START         ; MA_CLR_LO      ; 6.539 ; 6.422 ; 6.422 ; 6.539 ;
; START         ; MA_LOAD_HI     ; 6.886 ; 6.886 ; 6.886 ; 6.886 ;
; START         ; MA_LOAD_LO     ; 6.259 ; 6.259 ; 6.259 ; 6.259 ;
; START         ; MD_BUS_SEL     ; 5.957 ; 5.957 ; 5.957 ; 5.957 ;
; START         ; MD_IN_SEL      ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; START         ; MD_LOAD        ; 6.167 ; 6.167 ; 6.167 ; 6.167 ;
; START         ; MEM_READ       ; 6.056 ; 5.896 ; 5.896 ; 6.056 ;
; START         ; MEM_WRITE      ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; START         ; PC_BUS_SEL     ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; START         ; PC_CLR_HI      ; 6.531 ; 6.531 ; 6.531 ; 6.531 ;
; START         ; PC_LOAD_HI     ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; START         ; PC_LOAD_LO     ; 6.421 ; 6.421 ; 6.421 ; 6.421 ;
; START         ; RUN_indicator  ;       ; 5.169 ; 5.169 ;       ;
; START         ; clk            ;       ; 5.573 ; 5.573 ;       ;
; STEP          ; AC_LOAD        ; 5.945 ; 5.945 ; 5.945 ; 5.945 ;
; STEP          ; ALU_CLEAR      ; 6.163 ; 6.163 ; 6.163 ; 6.163 ;
; STEP          ; ALU_COMP       ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; STEP          ; ALU_FUNC_SEL_0 ; 5.774 ; 5.774 ; 5.774 ; 5.774 ;
; STEP          ; ALU_FUNC_SEL_1 ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; STEP          ; ALU_INC        ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; STEP          ; ALU_OUT_SEL_0  ; 6.305 ; 5.942 ; 5.942 ; 6.305 ;
; STEP          ; ALU_OUT_SEL_1  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; STEP          ; ALU_OUT_SEL_2  ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; STEP          ; ALU_ROT_1      ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; STEP          ; ALU_ROT_2      ; 6.105 ; 6.105 ; 6.105 ; 6.105 ;
; STEP          ; HLT_indicator  ; 6.902 ; 6.902 ; 6.902 ; 6.902 ;
; STEP          ; LINK_COMP      ; 6.412 ; 6.412 ; 6.412 ; 6.412 ;
; STEP          ; LINK_LOAD      ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; STEP          ; LINK_OUT_SEL   ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; STEP          ; MA_CLR_HI      ; 6.008 ; 6.008 ; 6.008 ; 6.008 ;
; STEP          ; MA_CLR_LO      ; 6.516 ; 6.399 ; 6.399 ; 6.516 ;
; STEP          ; MA_LOAD_HI     ; 7.000 ; 7.000 ; 7.000 ; 7.000 ;
; STEP          ; MA_LOAD_LO     ; 6.236 ; 6.236 ; 6.236 ; 6.236 ;
; STEP          ; MD_BUS_SEL     ; 5.934 ; 5.934 ; 5.934 ; 5.934 ;
; STEP          ; MD_IN_SEL      ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; STEP          ; MD_LOAD        ; 6.144 ; 6.144 ; 6.144 ; 6.144 ;
; STEP          ; MEM_READ       ; 6.033 ; 5.873 ; 5.873 ; 6.033 ;
; STEP          ; MEM_WRITE      ; 6.556 ; 6.556 ; 6.556 ; 6.556 ;
; STEP          ; PC_BUS_SEL     ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; STEP          ; PC_CLR_HI      ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; STEP          ; PC_LOAD_HI     ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; STEP          ; PC_LOAD_LO     ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; STEP          ; RUN_indicator  ;       ; 6.734 ; 6.734 ;       ;
; STEP          ; clk            ;       ; 5.550 ; 5.550 ;       ;
; clk_in        ; AC_LOAD        ; 5.867 ; 5.867 ; 5.867 ; 5.867 ;
; clk_in        ; ALU_CLEAR      ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; clk_in        ; ALU_COMP       ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; clk_in        ; ALU_INC        ; 6.489 ; 6.489 ; 6.489 ; 6.489 ;
; clk_in        ; ALU_OUT_SEL_0  ; 5.654 ; 5.654 ; 5.654 ; 5.654 ;
; clk_in        ; ALU_OUT_SEL_1  ; 5.693 ; 5.693 ; 5.693 ; 5.693 ;
; clk_in        ; ALU_OUT_SEL_2  ; 6.181 ; 6.181 ; 6.181 ; 6.181 ;
; clk_in        ; ALU_ROT_1      ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; clk_in        ; ALU_ROT_2      ; 5.934 ; 5.934 ; 5.934 ; 5.934 ;
; clk_in        ; HLT_indicator  ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; clk_in        ; LINK_COMP      ; 6.498 ; 6.498 ; 6.498 ; 6.498 ;
; clk_in        ; LINK_LOAD      ; 6.037 ; 6.037 ; 6.037 ; 6.037 ;
; clk_in        ; LINK_OUT_SEL   ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; clk_in        ; MA_CLR_HI      ; 5.930 ; 5.930 ; 5.930 ; 5.930 ;
; clk_in        ; MA_CLR_LO      ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; clk_in        ; MA_LOAD_HI     ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; clk_in        ; MA_LOAD_LO     ; 6.154 ; 6.154 ; 6.154 ; 6.154 ;
; clk_in        ; MD_BUS_SEL     ; 5.912 ; 5.912 ; 5.912 ; 5.912 ;
; clk_in        ; MD_IN_SEL      ; 5.978 ; 5.978 ; 5.978 ; 5.978 ;
; clk_in        ; MD_LOAD        ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; clk_in        ; MEM_READ       ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; clk_in        ; MEM_WRITE      ; 6.580 ; 6.580 ; 6.580 ; 6.580 ;
; clk_in        ; PC_BUS_SEL     ; 6.582 ; 6.582 ; 6.582 ; 6.582 ;
; clk_in        ; PC_CLR_HI      ; 6.364 ; 6.364 ; 6.364 ; 6.364 ;
; clk_in        ; PC_LOAD_HI     ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; clk_in        ; PC_LOAD_LO     ; 6.319 ; 6.319 ; 6.319 ; 6.319 ;
; clk_in        ; RUN_indicator  ;       ; 6.820 ; 6.820 ;       ;
; clk_in        ; clk            ; 5.295 ; 5.636 ; 5.636 ; 5.295 ;
+---------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 4176     ; 4176     ; 4176     ; 4176     ;
; not_reset      ; ASSERT_CONTROL ; 5386     ; 5180     ; 5386     ; 5180     ;
; ASSERT_CONTROL ; not_reset      ; 4176     ; 4176     ; 4176     ; 4176     ;
; not_reset      ; not_reset      ; 5386     ; 5180     ; 5386     ; 5180     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 4176     ; 4176     ; 4176     ; 4176     ;
; not_reset      ; ASSERT_CONTROL ; 5386     ; 5180     ; 5386     ; 5180     ;
; ASSERT_CONTROL ; not_reset      ; 4176     ; 4176     ; 4176     ; 4176     ;
; not_reset      ; not_reset      ; 5386     ; 5180     ; 5386     ; 5180     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 121      ; 120      ; 0        ; 0        ;
; not_reset      ; ASSERT_CONTROL ; 159      ; 152      ; 0        ; 0        ;
; ASSERT_CONTROL ; not_reset      ; 161      ; 160      ; 0        ; 0        ;
; not_reset      ; not_reset      ; 211      ; 202      ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 121      ; 120      ; 0        ; 0        ;
; not_reset      ; ASSERT_CONTROL ; 159      ; 152      ; 0        ; 0        ;
; ASSERT_CONTROL ; not_reset      ; 161      ; 160      ; 0        ; 0        ;
; not_reset      ; not_reset      ; 211      ; 202      ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 487   ; 487  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 552   ; 552  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 17:29:51 2017
Info: Command: quartus_sta control_subsystem -c control_subsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'control_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
    Info (332105): create_clock -period 1.000 -name not_reset not_reset
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~4|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~4|dataa"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~5|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~6|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~6|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~4|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~4|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~5|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 149 nodes
    Warning (332126): Node "clock_generator_0|and_1|output~1|dataa"
    Warning (332126): Node "clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~4|datac"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~4|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~5|datab"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~5|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~5|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~6|datac"
    Warning (332126): Node "control_matrix|NEXT_STATE~6|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~6|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|dataa"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~0|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~1|dataa"
    Warning (332126): Node "control_matrix|END_STATE~2|datad"
    Warning (332126): Node "control_matrix|END_STATE~2|combout"
    Warning (332126): Node "control_matrix|END_STATE_out~1|dataa"
    Warning (332126): Node "control_matrix|END_STATE_out~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_5|output~4|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~0|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~1|dataa"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~1|combout"
    Warning (332126): Node "control_matrix|END_STATE~1|dataa"
    Warning (332126): Node "control_matrix|END_STATE~1|combout"
    Warning (332126): Node "control_matrix|END_STATE~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~0|datac"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~0|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~6|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_matrix|END_STATE~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_0|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~1|datad"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_matrix|END_STATE~1|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|datad"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
Critical Warning (332081): Design contains combinational loop of 149 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: control_matrix|END_STATE_out~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|or_0|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.511       -57.049 ASSERT_CONTROL 
    Info (332119):   -17.111       -49.849 not_reset 
Info (332146): Worst-case hold slack is -4.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.726       -13.815 not_reset 
    Info (332119):    -4.454       -12.999 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -15.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.039       -25.006 not_reset 
    Info (332119):   -10.000       -10.000 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -5.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.011        -5.011 not_reset 
    Info (332119):    -4.739        -4.739 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -1.898
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.898       -63.499 ASSERT_CONTROL 
    Info (332119):    -1.483       -36.027 not_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: control_matrix|END_STATE_out~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: state_generator_0|t_state_generator_0|or_0|output~1|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.381       -18.901 ASSERT_CONTROL 
    Info (332119):    -5.568       -16.462 not_reset 
Info (332146): Worst-case hold slack is -1.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.863        -5.224 not_reset 
    Info (332119):    -1.779        -4.972 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -4.822
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.822        -7.785 not_reset 
    Info (332119):    -2.977        -2.977 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -1.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.896        -1.896 not_reset 
    Info (332119):    -1.812        -1.812 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -9.564 ASSERT_CONTROL 
    Info (332119):    -1.222        -5.380 not_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 604 megabytes
    Info: Processing ended: Sun Jan 15 17:29:53 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


