/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//030. Always Block 2

module top_module
    (
    	input clk, a, b,
    	output wire out_assign,
    	output reg out_always_comb,
    	output reg out_always_ff   
	);
    
    assign out_assign = (a ^ b);
    always @(*) out_always_comb = (a ^ b);
    always @(posedge clk) out_always_ff = (a ^ b);

endmodule
