--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock qpll_alt_i
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
vfat2_0_data_out_n_i |    1.470(R)|      SLOW  |   -0.523(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_0_data_out_p_i |    1.470(R)|      SLOW  |   -0.523(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_1_data_out_n_i |    1.467(R)|      SLOW  |   -0.390(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_1_data_out_p_i |    1.467(R)|      SLOW  |   -0.390(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_2_data_out_n_i |    2.057(R)|      SLOW  |   -0.993(R)|      FAST  |clk_cdce          |   0.000|
vfat2_2_data_out_p_i |    2.057(R)|      SLOW  |   -0.993(R)|      FAST  |clk_cdce          |   0.000|
vfat2_3_data_out_n_i |    0.325(R)|      FAST  |    0.647(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_3_data_out_p_i |    0.325(R)|      FAST  |    0.647(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_4_data_out_n_i |    1.511(R)|      SLOW  |   -0.432(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_4_data_out_p_i |    1.511(R)|      SLOW  |   -0.432(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_5_data_out_n_i |    2.790(R)|      SLOW  |   -1.063(R)|      FAST  |clk_cdce          |   0.000|
vfat2_5_data_out_p_i |    2.790(R)|      SLOW  |   -1.063(R)|      FAST  |clk_cdce          |   0.000|
vfat2_6_data_out_n_i |    0.847(R)|      FAST  |    0.027(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_6_data_out_p_i |    0.847(R)|      FAST  |    0.027(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_7_data_out_n_i |    4.147(R)|      SLOW  |   -1.536(R)|      FAST  |clk_cdce          |   0.000|
vfat2_7_data_out_p_i |    4.147(R)|      SLOW  |   -1.536(R)|      FAST  |clk_cdce          |   0.000|
vfat2_8_data_out_n_i |    0.756(R)|      FAST  |    0.155(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_8_data_out_p_i |    0.756(R)|      FAST  |    0.155(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_9_data_out_n_i |    3.349(R)|      SLOW  |   -1.301(R)|      FAST  |clk_cdce          |   0.000|
vfat2_9_data_out_p_i |    3.349(R)|      SLOW  |   -1.301(R)|      FAST  |clk_cdce          |   0.000|
vfat2_10_data_out_n_i|    0.813(R)|      SLOW  |    0.203(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_10_data_out_p_i|    0.813(R)|      SLOW  |    0.203(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_11_data_out_n_i|    1.520(R)|      SLOW  |   -0.351(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_11_data_out_p_i|    1.520(R)|      SLOW  |   -0.351(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_12_data_out_n_i|    0.275(R)|      FAST  |    0.740(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_12_data_out_p_i|    0.275(R)|      FAST  |    0.740(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_13_data_out_n_i|    2.329(R)|      SLOW  |   -0.898(R)|      FAST  |clk_cdce          |   0.000|
vfat2_13_data_out_p_i|    2.329(R)|      SLOW  |   -0.898(R)|      FAST  |clk_cdce          |   0.000|
vfat2_14_data_out_n_i|    3.082(R)|      SLOW  |   -1.212(R)|      FAST  |clk_cdce          |   0.000|
vfat2_14_data_out_p_i|    3.082(R)|      SLOW  |   -1.212(R)|      FAST  |clk_cdce          |   0.000|
vfat2_15_data_out_n_i|    3.512(R)|      SLOW  |   -1.385(R)|      FAST  |clk_cdce          |   0.000|
vfat2_15_data_out_p_i|    3.512(R)|      SLOW  |   -1.385(R)|      FAST  |clk_cdce          |   0.000|
vfat2_16_data_out_n_i|    0.198(R)|      FAST  |    1.033(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_16_data_out_p_i|    0.198(R)|      FAST  |    1.033(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_17_data_out_n_i|    4.035(R)|      SLOW  |   -1.616(R)|      FAST  |clk_cdce          |   0.000|
vfat2_17_data_out_p_i|    4.035(R)|      SLOW  |   -1.616(R)|      FAST  |clk_cdce          |   0.000|
vfat2_18_data_out_n_i|    0.498(R)|      FAST  |    0.554(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_18_data_out_p_i|    0.498(R)|      FAST  |    0.554(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_19_data_out_n_i|    1.383(R)|      SLOW  |   -0.283(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_19_data_out_p_i|    1.383(R)|      SLOW  |   -0.283(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_20_data_out_n_i|    0.550(R)|      SLOW  |    0.391(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_20_data_out_p_i|    0.550(R)|      SLOW  |    0.391(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_21_data_out_n_i|    0.323(R)|      FAST  |    0.770(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_21_data_out_p_i|    0.323(R)|      FAST  |    0.770(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_22_data_out_n_i|    0.863(R)|      SLOW  |    0.117(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_22_data_out_p_i|    0.863(R)|      SLOW  |    0.117(R)|      SLOW  |clk_cdce          |   0.000|
vfat2_23_data_out_n_i|    2.872(R)|      SLOW  |   -1.356(R)|      FAST  |clk_cdce          |   0.000|
vfat2_23_data_out_p_i|    2.872(R)|      SLOW  |   -1.356(R)|      FAST  |clk_cdce          |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock qpll_alt_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
cdce_pwrdown_o   |         8.745(R)|      SLOW  |         4.063(R)|      FAST  |qpll_alt_i_IBUFG  |   0.000|
vfat2_mclk_n_o<0>|         5.794(R)|      SLOW  |         2.687(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.794(F)|      SLOW  |         2.687(F)|      FAST  |clk_cdce          |   0.000|
vfat2_mclk_n_o<1>|         5.877(R)|      SLOW  |         2.695(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.877(F)|      SLOW  |         2.695(F)|      FAST  |clk_cdce          |   0.000|
vfat2_mclk_n_o<2>|         5.958(R)|      SLOW  |         2.725(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.958(F)|      SLOW  |         2.725(F)|      FAST  |clk_cdce          |   0.000|
vfat2_mclk_p_o<0>|         5.793(R)|      SLOW  |         2.686(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.793(F)|      SLOW  |         2.686(F)|      FAST  |clk_cdce          |   0.000|
vfat2_mclk_p_o<1>|         5.876(R)|      SLOW  |         2.694(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.876(F)|      SLOW  |         2.694(F)|      FAST  |clk_cdce          |   0.000|
vfat2_mclk_p_o<2>|         5.957(R)|      SLOW  |         2.724(R)|      FAST  |clk_cdce          |   0.000|
                 |         5.957(F)|      SLOW  |         2.724(F)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_n_o<0>  |        11.758(R)|      SLOW  |         5.794(R)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_n_o<1>  |        13.595(R)|      SLOW  |         6.935(R)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_n_o<2>  |        12.150(R)|      SLOW  |         6.123(R)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_p_o<0>  |        11.757(R)|      SLOW  |         5.793(R)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_p_o<1>  |        13.594(R)|      SLOW  |         6.934(R)|      FAST  |clk_cdce          |   0.000|
vfat2_t1_p_o<2>  |        12.149(R)|      SLOW  |         6.122(R)|      FAST  |clk_cdce          |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock cdce_locked_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_locked_i  |    1.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock qpll_alt_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
qpll_alt_i     |   10.225|         |         |    3.543|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
qpll_alt_i     |cdce_pri_n_o   |    6.489|
qpll_alt_i     |cdce_pri_p_o   |    6.488|
---------------+---------------+---------+


Analysis completed Wed Aug 26 09:00:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 800 MB



