#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001063110 .scope module, "FD2" "FD2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
o0000000001067c78 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000001062500_0 .net "D", 1 0, o0000000001067c78;  0 drivers
v00000000010626e0_0 .net "Q", 1 0, L_00000000010b9da0;  1 drivers
o00000000010679a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001061b00_0 .net "clock", 0 0, o00000000010679a8;  0 drivers
o00000000010679d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010625a0_0 .net "en", 0 0, o00000000010679d8;  0 drivers
o0000000001067a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001060f20_0 .net "reset", 0 0, o0000000001067a08;  0 drivers
L_00000000010bb920 .part o0000000001067c78, 0, 1;
L_00000000010bad40 .part o0000000001067c78, 1, 1;
L_00000000010b9da0 .concat8 [ 1 1 0 0], v0000000001061c40_0, v0000000001062780_0;
S_000000000104dd60 .scope module, "N1" "FD1" 2 15, 2 3 0, S_0000000001063110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001062280_0 .net "D", 0 0, L_00000000010bb920;  1 drivers
v0000000001061c40_0 .var "Q", 0 0;
v0000000001060de0_0 .net "clock", 0 0, o00000000010679a8;  alias, 0 drivers
v0000000001062460_0 .net "en", 0 0, o00000000010679d8;  alias, 0 drivers
v0000000001061f60_0 .net "reset", 0 0, o0000000001067a08;  alias, 0 drivers
E_0000000001065450/0 .event edge, v0000000001062460_0;
E_0000000001065450/1 .event posedge, v0000000001061f60_0, v0000000001060de0_0;
E_0000000001065450 .event/or E_0000000001065450/0, E_0000000001065450/1;
S_0000000001047b80 .scope module, "N2" "FD1" 2 16, 2 3 0, S_0000000001063110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000010628c0_0 .net "D", 0 0, L_00000000010bad40;  1 drivers
v0000000001062780_0 .var "Q", 0 0;
v0000000001061740_0 .net "clock", 0 0, o00000000010679a8;  alias, 0 drivers
v0000000001061100_0 .net "en", 0 0, o00000000010679d8;  alias, 0 drivers
v0000000001060ca0_0 .net "reset", 0 0, o0000000001067a08;  alias, 0 drivers
S_0000000001041a00 .scope module, "FD4" "FD4" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o0000000001068398 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000001061a60_0 .net "D", 3 0, o0000000001068398;  0 drivers
v0000000001062b40_0 .net "Q", 3 0, L_00000000010bb7e0;  1 drivers
o0000000001067e28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001061600_0 .net "clock", 0 0, o0000000001067e28;  0 drivers
o0000000001067e58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001060d40_0 .net "en", 0 0, o0000000001067e58;  0 drivers
o0000000001067e88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001060e80_0 .net "reset", 0 0, o0000000001067e88;  0 drivers
L_00000000010bb4c0 .part o0000000001068398, 0, 1;
L_00000000010b9f80 .part o0000000001068398, 1, 1;
L_00000000010bb060 .part o0000000001068398, 2, 1;
L_00000000010ba020 .part o0000000001068398, 3, 1;
L_00000000010bb7e0 .concat8 [ 1 1 1 1], v00000000010620a0_0, v0000000001061ba0_0, v00000000010611a0_0, v0000000001061d80_0;
S_0000000001047d10 .scope module, "N1" "FD1" 2 20, 2 3 0, S_0000000001041a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001062000_0 .net "D", 0 0, L_00000000010bb4c0;  1 drivers
v00000000010620a0_0 .var "Q", 0 0;
v0000000001062140_0 .net "clock", 0 0, o0000000001067e28;  alias, 0 drivers
v0000000001062960_0 .net "en", 0 0, o0000000001067e58;  alias, 0 drivers
v0000000001061ce0_0 .net "reset", 0 0, o0000000001067e88;  alias, 0 drivers
E_0000000001064ad0/0 .event edge, v0000000001062960_0;
E_0000000001064ad0/1 .event posedge, v0000000001061ce0_0, v0000000001062140_0;
E_0000000001064ad0 .event/or E_0000000001064ad0/0, E_0000000001064ad0/1;
S_000000000104a240 .scope module, "N2" "FD1" 2 21, 2 3 0, S_0000000001041a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000010621e0_0 .net "D", 0 0, L_00000000010b9f80;  1 drivers
v0000000001061ba0_0 .var "Q", 0 0;
v0000000001061380_0 .net "clock", 0 0, o0000000001067e28;  alias, 0 drivers
v0000000001060fc0_0 .net "en", 0 0, o0000000001067e58;  alias, 0 drivers
v0000000001061060_0 .net "reset", 0 0, o0000000001067e88;  alias, 0 drivers
S_000000000104a3d0 .scope module, "N3" "FD1" 2 22, 2 3 0, S_0000000001041a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001061920_0 .net "D", 0 0, L_00000000010bb060;  1 drivers
v00000000010611a0_0 .var "Q", 0 0;
v0000000001062820_0 .net "clock", 0 0, o0000000001067e28;  alias, 0 drivers
v0000000001062320_0 .net "en", 0 0, o0000000001067e58;  alias, 0 drivers
v0000000001061ec0_0 .net "reset", 0 0, o0000000001067e88;  alias, 0 drivers
S_00000000011bd340 .scope module, "N4" "FD1" 2 23, 2 3 0, S_0000000001041a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000010617e0_0 .net "D", 0 0, L_00000000010ba020;  1 drivers
v0000000001061d80_0 .var "Q", 0 0;
v0000000001062640_0 .net "clock", 0 0, o0000000001067e28;  alias, 0 drivers
v0000000001062a00_0 .net "en", 0 0, o0000000001067e58;  alias, 0 drivers
v0000000001062aa0_0 .net "reset", 0 0, o0000000001067e88;  alias, 0 drivers
S_00000000010664d0 .scope module, "FFJK" "FFJK" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "Q";
L_000000000105d2f0 .functor NOT 1, v0000000001061e20_0, C4<0>, C4<0>, C4<0>;
o0000000001068758 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000105d520 .functor NOT 1, o0000000001068758, C4<0>, C4<0>, C4<0>;
L_000000000105d360 .functor AND 1, L_000000000105d520, v0000000001061e20_0, C4<1>, C4<1>;
o0000000001068728 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000105d3d0 .functor AND 1, o0000000001068728, L_000000000105d2f0, C4<1>, C4<1>;
L_000000000105d0c0 .functor OR 1, L_000000000105d360, L_000000000105d3d0, C4<0>, C4<0>;
v00000000010614c0_0 .net "AND1", 0 0, L_000000000105d360;  1 drivers
v0000000001061560_0 .net "AND2", 0 0, L_000000000105d3d0;  1 drivers
v00000000010616a0_0 .net "D", 0 0, L_000000000105d0c0;  1 drivers
v00000000010619c0_0 .net "J", 0 0, o0000000001068728;  0 drivers
v00000000010427a0_0 .net "K", 0 0, o0000000001068758;  0 drivers
v0000000001042520_0 .net "NOTK", 0 0, L_000000000105d520;  1 drivers
v0000000001042d40_0 .net "NOTQ", 0 0, L_000000000105d2f0;  1 drivers
v0000000001042de0_0 .net "Q", 0 0, v0000000001061e20_0;  1 drivers
o0000000001068548 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001043100_0 .net "clock", 0 0, o0000000001068548;  0 drivers
o0000000001068578 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001043240_0 .net "en", 0 0, o0000000001068578;  0 drivers
o00000000010685a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010428e0_0 .net "reset", 0 0, o00000000010685a8;  0 drivers
S_00000000011bd4d0 .scope module, "N7" "FD1" 2 39, 2 3 0, S_00000000010664d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001061240_0 .net "D", 0 0, L_000000000105d0c0;  alias, 1 drivers
v0000000001061e20_0 .var "Q", 0 0;
v00000000010612e0_0 .net "clock", 0 0, o0000000001068548;  alias, 0 drivers
v0000000001061880_0 .net "en", 0 0, o0000000001068578;  alias, 0 drivers
v0000000001061420_0 .net "reset", 0 0, o00000000010685a8;  alias, 0 drivers
E_0000000001064590/0 .event edge, v0000000001061880_0;
E_0000000001064590/1 .event posedge, v0000000001061420_0, v00000000010612e0_0;
E_0000000001064590 .event/or E_0000000001064590/0, E_0000000001064590/1;
S_0000000001054c80 .scope module, "buffer" "buffer" 2 42;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o0000000001068908 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000010431a0_0 name=_s0
o0000000001068938 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001042980_0 .net "enable", 0 0, o0000000001068938;  0 drivers
o0000000001068968 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000010bb6a0_0 .net "in", 3 0, o0000000001068968;  0 drivers
v00000000010ba8e0_0 .net "out", 3 0, L_00000000010baa20;  1 drivers
L_00000000010baa20 .functor MUXZ 4, o0000000001068908, o0000000001068968, o0000000001068938, C4<>;
S_0000000001054e10 .scope module, "microcode" "microcode" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
o0000000001068a58 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000010bb1a0_0 .net "INPUT", 6 0, o0000000001068a58;  0 drivers
v00000000010bac00_0 .var "OUTPUT", 12 0;
E_0000000001064bd0 .event edge, v00000000010bb1a0_0;
S_000000000104dbd0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v00000000010b9d00_0 .var "EN", 0 0;
v00000000010bb740_0 .net "QT", 0 0, v00000000010b9e40_0;  1 drivers
v00000000010b9c60_0 .var "clock", 0 0;
v00000000010bb380_0 .var "reset", 0 0;
S_00000000010457f0 .scope module, "E4" "FFT" 3 13, 2 26 0, S_000000000104dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_000000000105d440 .functor NOT 1, v00000000010b9e40_0, C4<0>, C4<0>, C4<0>;
v00000000010ba0c0_0 .net "NOTQ", 0 0, L_000000000105d440;  1 drivers
v00000000010ba840_0 .net "Q", 0 0, v00000000010b9e40_0;  alias, 1 drivers
v00000000010ba200_0 .net "clock", 0 0, v00000000010b9c60_0;  1 drivers
v00000000010ba340_0 .net "en", 0 0, v00000000010b9d00_0;  1 drivers
v00000000010b9b20_0 .net "reset", 0 0, v00000000010bb380_0;  1 drivers
S_0000000001045980 .scope module, "N5" "FD1" 2 29, 2 3 0, S_00000000010457f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000010ba7a0_0 .net "D", 0 0, L_000000000105d440;  alias, 1 drivers
v00000000010b9e40_0 .var "Q", 0 0;
v00000000010b9ee0_0 .net "clock", 0 0, v00000000010b9c60_0;  alias, 1 drivers
v00000000010b9a80_0 .net "en", 0 0, v00000000010b9d00_0;  alias, 1 drivers
v00000000010b9bc0_0 .net "reset", 0 0, v00000000010bb380_0;  alias, 1 drivers
E_0000000001064b50/0 .event edge, v00000000010b9a80_0;
E_0000000001064b50/1 .event posedge, v00000000010b9bc0_0, v00000000010b9ee0_0;
E_0000000001064b50 .event/or E_0000000001064b50/0, E_0000000001064b50/1;
    .scope S_000000000104dd60;
T_0 ;
    %wait E_0000000001065450;
    %load/vec4 v0000000001061f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001061c40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001062460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000001062280_0;
    %assign/vec4 v0000000001061c40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001047b80;
T_1 ;
    %wait E_0000000001065450;
    %load/vec4 v0000000001060ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001062780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001061100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000010628c0_0;
    %assign/vec4 v0000000001062780_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001047d10;
T_2 ;
    %wait E_0000000001064ad0;
    %load/vec4 v0000000001061ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010620a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001062960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000001062000_0;
    %assign/vec4 v00000000010620a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000104a240;
T_3 ;
    %wait E_0000000001064ad0;
    %load/vec4 v0000000001061060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001061ba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001060fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010621e0_0;
    %assign/vec4 v0000000001061ba0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000104a3d0;
T_4 ;
    %wait E_0000000001064ad0;
    %load/vec4 v0000000001061ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010611a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001062320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000001061920_0;
    %assign/vec4 v00000000010611a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011bd340;
T_5 ;
    %wait E_0000000001064ad0;
    %load/vec4 v0000000001062aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001061d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001062a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000010617e0_0;
    %assign/vec4 v0000000001061d80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011bd4d0;
T_6 ;
    %wait E_0000000001064590;
    %load/vec4 v0000000001061420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001061e20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000001061880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000001061240_0;
    %assign/vec4 v0000000001061e20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001054e10;
T_7 ;
    %wait E_0000000001064bd0;
    %load/vec4 v00000000010bb1a0_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v00000000010bac00_0, 0;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001045980;
T_8 ;
    %wait E_0000000001064b50;
    %load/vec4 v00000000010b9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b9e40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000010b9a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000010ba7a0_0;
    %assign/vec4 v00000000010b9e40_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000104dbd0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v00000000010b9c60_0;
    %inv;
    %assign/vec4 v00000000010b9c60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000104dbd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b9c60_0, 0, 1;
    %delay 1, 0;
    %vpi_call 3 20 "$display", " FLIP FLOP T  " {0 0 0};
    %vpi_call 3 21 "$display", "clk en | Q " {0 0 0};
    %vpi_call 3 22 "$display", "---------|----" {0 0 0};
    %vpi_call 3 23 "$monitor", "%b %b | %b ", v00000000010b9c60_0, v00000000010b9d00_0, v00000000010bb740_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b9c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b9d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b9d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bb380_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b9d00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000104dbd0;
T_11 ;
    %delay 14, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000000000104dbd0;
T_12 ;
    %vpi_call 3 33 "$dumpfile", "Ejercicio2_tb.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000104dbd0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Lab09.v";
    "Ejercicio2_tb.v";
