Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 18 23:24:49 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     147         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (615)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: CD1/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (615)
--------------------------------------------------
 There are 615 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  629          inf        0.000                      0                  629           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           629 Endpoints
Min Delay           629 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.346ns  (logic 6.201ns (32.053%)  route 13.145ns (67.947%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          5.761    18.781    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[16]
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.905 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.346    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X2Y6          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.155ns  (logic 6.201ns (32.372%)  route 12.954ns (67.628%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          5.570    18.590    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.124    18.714 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           0.441    19.155    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.118ns  (logic 6.201ns (32.435%)  route 12.917ns (67.565%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          5.533    18.553    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.124    18.677 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.441    19.118    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.607ns  (logic 6.201ns (33.325%)  route 12.406ns (66.675%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          5.023    18.042    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y17         LUT5 (Prop_lut5_I0_O)        0.124    18.166 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.441    18.607    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.387ns  (logic 6.201ns (33.725%)  route 12.186ns (66.275%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.802    17.822    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y22         LUT5 (Prop_lut5_I0_O)        0.124    17.946 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__12/O
                         net (fo=1, routed)           0.441    18.387    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.024ns  (logic 6.201ns (34.405%)  route 11.823ns (65.595%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.439    17.458    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y12         LUT5 (Prop_lut5_I0_O)        0.124    17.582 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__13/O
                         net (fo=1, routed)           0.441    18.024    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.676ns  (logic 6.201ns (35.082%)  route 11.475ns (64.918%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          4.091    17.110    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X58Y7          LUT5 (Prop_lut5_I0_O)        0.124    17.234 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__11/O
                         net (fo=1, routed)           0.441    17.676    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.275ns  (logic 6.201ns (35.895%)  route 11.074ns (64.105%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          3.444    16.463    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    16.587 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__10/O
                         net (fo=1, routed)           0.688    17.275    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.123ns  (logic 6.201ns (36.215%)  route 10.922ns (63.785%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[16])
                                                      3.841    13.020 f  MAG/pixel_addr/P[16]
                         net (fo=28, routed)          3.429    16.448    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           0.551    17.123    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.030ns  (logic 6.201ns (36.413%)  route 10.829ns (63.587%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          0.948     1.367    VC0/pixel_cnt_reg[8]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.299     1.666 f  VC0/pixel_addr_i_16/O
                         net (fo=2, routed)           0.813     2.479    VC0/C[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.136     3.739    SC0/v_cnt_total_carry__1_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124     3.863 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           1.139     5.002    VC0/p_1_out[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.324     5.450    MAG/DI[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.835 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.835    MAG/v_cnt_total_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.169 r  MAG/v_cnt_total_carry__1/O[1]
                         net (fo=1, routed)           0.801     6.970    MAG/v_cnt_total[9]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.303     7.273 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          0.840     8.113    MAG/pixel_addr_i_21_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  MAG/pixel_addr_i_1/O
                         net (fo=7, routed)           0.941     9.179    MAG/A[16]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_P[15])
                                                      3.841    13.020 f  MAG/pixel_addr/P[15]
                         net (fo=30, routed)          3.545    16.564    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.688 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.341    17.030    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  DB1/DFF_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DB1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.131     0.259    DB1/DFF[0]
    SLICE_X0Y17          FDRE                                         r  DB1/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  DB1/DFF_reg[1]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DB1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.140     0.268    DB1/DFF[1]
    SLICE_X0Y17          FDRE                                         r  DB1/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB0/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.256%)  route 0.134ns (48.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  DB0/DFF_reg[2]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    DB0/DFF[2]
    SLICE_X0Y17          FDRE                                         r  DB0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SC0/FSM_sequential_A_to_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SC0/FSM_sequential_A_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.158ns (57.399%)  route 0.117ns (42.601%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          LDCE                         0.000     0.000 r  SC0/FSM_sequential_A_to_reg[1]/G
    SLICE_X4Y18          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SC0/FSM_sequential_A_to_reg[1]/Q
                         net (fo=1, routed)           0.117     0.275    SC0/A_to[1]
    SLICE_X3Y18          FDRE                                         r  SC0/FSM_sequential_A_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SC0/FSM_sequential_A_to_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SC0/FSM_sequential_A_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          LDCE                         0.000     0.000 r  SC0/FSM_sequential_A_to_reg[0]/G
    SLICE_X4Y18          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SC0/FSM_sequential_A_to_reg[0]/Q
                         net (fo=1, routed)           0.119     0.277    SC0/A_to[0]
    SLICE_X4Y17          FDRE                                         r  SC0/FSM_sequential_A_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP0/s_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  DB0/DFF_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.099     0.240    DB0/DFF[0]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  DB0/s_db/O
                         net (fo=1, routed)           0.000     0.285    OP0/down_db
    SLICE_X1Y17          FDRE                                         r  OP0/s_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP0/s_op_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.575%)  route 0.099ns (34.425%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  DB0/DFF_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.099     0.240    DB0/DFF[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.048     0.288 r  DB0/s_op_i_1/O
                         net (fo=1, routed)           0.000     0.288    OP0/s_op_reg_0
    SLICE_X1Y17          FDRE                                         r  OP0/s_op_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.179     0.320    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X32Y22         FDRE                                         r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB2/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB2/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.534%)  route 0.183ns (56.466%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  DB2/DFF_reg[1]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB2/DFF_reg[1]/Q
                         net (fo=3, routed)           0.183     0.324    DB2/DFF[1]
    SLICE_X4Y19          FDRE                                         r  DB2/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB2/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB2/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  DB2/DFF_reg[2]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB2/DFF_reg[2]/Q
                         net (fo=3, routed)           0.183     0.324    DB2/DFF[2]
    SLICE_X4Y19          FDRE                                         r  DB2/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------





