<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p104" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_104{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_104{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_104{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_104{left:165px;bottom:1085px;letter-spacing:-0.16px;}
#t5_104{left:231px;bottom:1082px;letter-spacing:-0.03px;}
#t6_104{left:265px;bottom:1085px;}
#t7_104{left:287px;bottom:1085px;}
#t8_104{left:412px;bottom:1085px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_104{left:165px;bottom:1068px;letter-spacing:-0.16px;}
#ta_104{left:231px;bottom:1066px;letter-spacing:-0.03px;}
#tb_104{left:265px;bottom:1068px;}
#tc_104{left:287px;bottom:1068px;}
#td_104{left:412px;bottom:1068px;letter-spacing:-0.16px;word-spacing:0.01px;}
#te_104{left:165px;bottom:1051px;letter-spacing:-0.16px;}
#tf_104{left:231px;bottom:1049px;letter-spacing:-0.02px;}
#tg_104{left:272px;bottom:1051px;}
#th_104{left:294px;bottom:1051px;}
#ti_104{left:412px;bottom:1051px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tj_104{left:165px;bottom:1034px;letter-spacing:-0.16px;}
#tk_104{left:239px;bottom:1032px;letter-spacing:-0.03px;}
#tl_104{left:274px;bottom:1034px;}
#tm_104{left:296px;bottom:1034px;}
#tn_104{left:412px;bottom:1034px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_104{left:165px;bottom:1017px;letter-spacing:-0.16px;}
#tp_104{left:239px;bottom:1015px;letter-spacing:-0.04px;}
#tq_104{left:267px;bottom:1017px;}
#tr_104{left:289px;bottom:1017px;}
#ts_104{left:412px;bottom:1017px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tt_104{left:165px;bottom:1001px;letter-spacing:-0.15px;}
#tu_104{left:214px;bottom:1001px;}
#tv_104{left:236px;bottom:1001px;}
#tw_104{left:165px;bottom:984px;letter-spacing:-0.15px;}
#tx_104{left:223px;bottom:984px;}
#ty_104{left:244px;bottom:984px;}
#tz_104{left:165px;bottom:967px;letter-spacing:-0.17px;}
#t10_104{left:223px;bottom:965px;letter-spacing:-0.02px;}
#t11_104{left:264px;bottom:967px;}
#t12_104{left:286px;bottom:967px;}
#t13_104{left:412px;bottom:967px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t14_104{left:165px;bottom:950px;letter-spacing:-0.17px;}
#t15_104{left:214px;bottom:948px;}
#t16_104{left:236px;bottom:950px;}
#t17_104{left:258px;bottom:950px;}
#t18_104{left:413px;bottom:950px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t19_104{left:165px;bottom:933px;letter-spacing:-0.17px;}
#t1a_104{left:214px;bottom:931px;}
#t1b_104{left:242px;bottom:933px;}
#t1c_104{left:264px;bottom:933px;}
#t1d_104{left:165px;bottom:917px;letter-spacing:-0.17px;}
#t1e_104{left:214px;bottom:914px;}
#t1f_104{left:236px;bottom:917px;}
#t1g_104{left:258px;bottom:917px;}
#t1h_104{left:413px;bottom:917px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1i_104{left:165px;bottom:900px;letter-spacing:-0.17px;}
#t1j_104{left:214px;bottom:898px;}
#t1k_104{left:236px;bottom:900px;}
#t1l_104{left:258px;bottom:900px;}
#t1m_104{left:165px;bottom:883px;letter-spacing:-0.17px;}
#t1n_104{left:214px;bottom:881px;}
#t1o_104{left:242px;bottom:883px;}
#t1p_104{left:264px;bottom:883px;}
#t1q_104{left:165px;bottom:866px;letter-spacing:-0.17px;}
#t1r_104{left:214px;bottom:864px;}
#t1s_104{left:242px;bottom:866px;}
#t1t_104{left:264px;bottom:866px;}
#t1u_104{left:165px;bottom:849px;letter-spacing:-0.17px;}
#t1v_104{left:214px;bottom:847px;}
#t1w_104{left:236px;bottom:849px;}
#t1x_104{left:258px;bottom:849px;}
#t1y_104{left:165px;bottom:833px;letter-spacing:-0.17px;}
#t1z_104{left:214px;bottom:830px;}
#t20_104{left:242px;bottom:833px;}
#t21_104{left:264px;bottom:833px;letter-spacing:-0.16px;}
#t22_104{left:165px;bottom:816px;letter-spacing:-0.17px;}
#t23_104{left:214px;bottom:814px;}
#t24_104{left:242px;bottom:816px;}
#t25_104{left:264px;bottom:816px;}
#t26_104{left:165px;bottom:799px;letter-spacing:-0.17px;}
#t27_104{left:214px;bottom:797px;}
#t28_104{left:242px;bottom:799px;}
#t29_104{left:264px;bottom:799px;}
#t2a_104{left:165px;bottom:782px;letter-spacing:-0.17px;}
#t2b_104{left:214px;bottom:780px;}
#t2c_104{left:242px;bottom:782px;}
#t2d_104{left:264px;bottom:782px;}
#t2e_104{left:165px;bottom:765px;letter-spacing:-0.15px;}
#t2f_104{left:223px;bottom:765px;}
#t2g_104{left:244px;bottom:765px;}
#t2h_104{left:165px;bottom:748px;letter-spacing:-0.17px;}
#t2i_104{left:206px;bottom:746px;}
#t2j_104{left:228px;bottom:749px;}
#t2k_104{left:249px;bottom:749px;}
#t2l_104{left:165px;bottom:732px;letter-spacing:-0.17px;}
#t2m_104{left:206px;bottom:730px;letter-spacing:-0.01px;}
#t2n_104{left:300px;bottom:732px;}
#t2o_104{left:322px;bottom:732px;}
#t2p_104{left:165px;bottom:715px;letter-spacing:-0.15px;}
#t2q_104{left:223px;bottom:715px;}
#t2r_104{left:244px;bottom:715px;letter-spacing:-0.16px;}
#t2s_104{left:165px;bottom:698px;letter-spacing:-0.17px;}
#t2t_104{left:214px;bottom:696px;}
#t2u_104{left:236px;bottom:698px;}
#t2v_104{left:258px;bottom:698px;}
#t2w_104{left:413px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2x_104{left:165px;bottom:681px;letter-spacing:-0.15px;}
#t2y_104{left:231px;bottom:681px;}
#t2z_104{left:253px;bottom:681px;letter-spacing:-0.17px;}
#t30_104{left:165px;bottom:665px;letter-spacing:-0.15px;}
#t31_104{left:231px;bottom:665px;}
#t32_104{left:253px;bottom:665px;letter-spacing:-0.17px;}
#t33_104{left:165px;bottom:648px;letter-spacing:-0.15px;}
#t34_104{left:231px;bottom:648px;}
#t35_104{left:253px;bottom:648px;letter-spacing:-0.17px;}
#t36_104{left:165px;bottom:631px;letter-spacing:-0.16px;}
#t37_104{left:247px;bottom:629px;}
#t38_104{left:262px;bottom:631px;}
#t39_104{left:284px;bottom:631px;}
#t3a_104{left:412px;bottom:631px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3b_104{left:165px;bottom:614px;letter-spacing:-0.16px;}
#t3c_104{left:247px;bottom:612px;}
#t3d_104{left:262px;bottom:614px;}
#t3e_104{left:284px;bottom:614px;}
#t3f_104{left:412px;bottom:614px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3g_104{left:165px;bottom:597px;letter-spacing:-0.16px;}
#t3h_104{left:247px;bottom:595px;}
#t3i_104{left:262px;bottom:597px;}
#t3j_104{left:284px;bottom:597px;}
#t3k_104{left:412px;bottom:597px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3l_104{left:165px;bottom:580px;letter-spacing:-0.16px;}
#t3m_104{left:313px;bottom:578px;letter-spacing:-0.09px;}
#t3n_104{left:335px;bottom:580px;}
#t3o_104{left:356px;bottom:580px;}
#t3p_104{left:413px;bottom:580px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3q_104{left:165px;bottom:564px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t3r_104{left:193px;bottom:547px;letter-spacing:-0.15px;}
#t3s_104{left:267px;bottom:547px;}
#t3t_104{left:288px;bottom:547px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3u_104{left:165px;bottom:530px;letter-spacing:-0.18px;}
#t3v_104{left:193px;bottom:513px;letter-spacing:-0.15px;}
#t3w_104{left:267px;bottom:513px;}
#t3x_104{left:288px;bottom:513px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3y_104{left:165px;bottom:496px;letter-spacing:-0.17px;}
#t3z_104{left:165px;bottom:480px;letter-spacing:-0.1px;}
#t40_104{left:190px;bottom:480px;}
#t41_104{left:211px;bottom:480px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t42_104{left:110px;bottom:439px;letter-spacing:0.13px;}
#t43_104{left:160px;bottom:439px;letter-spacing:0.12px;word-spacing:0.09px;}
#t44_104{left:138px;bottom:400px;letter-spacing:0.1px;}
#t45_104{left:137px;bottom:382px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t46_104{left:137px;bottom:363px;letter-spacing:0.1px;}
#t47_104{left:137px;bottom:345px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t48_104{left:137px;bottom:327px;letter-spacing:0.1px;word-spacing:0.01px;}
#t49_104{left:137px;bottom:308px;letter-spacing:0.11px;}
#t4a_104{left:137px;bottom:272px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t4b_104{left:137px;bottom:253px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t4c_104{left:137px;bottom:235px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t4d_104{left:137px;bottom:217px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t4e_104{left:137px;bottom:198px;letter-spacing:0.1px;}
#t4f_104{left:137px;bottom:162px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t4g_104{left:138px;bottom:125px;}
#t4h_104{left:165px;bottom:125px;letter-spacing:0.12px;}
#t4i_104{left:193px;bottom:126px;letter-spacing:-0.21px;}
#t4j_104{left:210px;bottom:125px;}
#t4k_104{left:218px;bottom:126px;letter-spacing:-0.17px;}
#t4l_104{left:243px;bottom:125px;}
#t4m_104{left:251px;bottom:126px;letter-spacing:-0.21px;}
#t4n_104{left:268px;bottom:125px;}
#t4o_104{left:276px;bottom:126px;letter-spacing:-0.18px;}
#t4p_104{left:295px;bottom:125px;}
#t4q_104{left:303px;bottom:126px;letter-spacing:-0.17px;}
#t4r_104{left:328px;bottom:125px;letter-spacing:0.06px;word-spacing:0.06px;}
#t4s_104{left:361px;bottom:126px;letter-spacing:-0.18px;}
#t4t_104{left:392px;bottom:125px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4u_104{left:469px;bottom:126px;letter-spacing:-0.25px;}
#t4v_104{left:511px;bottom:125px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_104{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_104{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_104{font-size:14px;font-family:Courier_pe;color:#000;}
.s4_104{font-size:11px;font-family:Courier_pe;color:#000;}
.s5_104{font-size:14px;font-family:SymbolMT_pg;color:#000;}
.s6_104{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_104{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_104{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts104" type="text/css" >

@font-face {
	font-family: Courier_pe;
	src: url("fonts/Courier_pe.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_pg;
	src: url("fonts/SymbolMT_pg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg104Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg104" style="-webkit-user-select: none;"><object width="935" height="1210" data="104/104.svg" type="image/svg+xml" id="pdf104" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_104" class="t s1_104">Interrupts and Exceptions </span>
<span id="t2_104" class="t s2_104">104 </span><span id="t3_104" class="t s2_104">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_104" class="t s3_104">EntryLo0 </span>
<span id="t5_104" class="t s4_104">PFNX </span>
<span id="t6_104" class="t s5_104"> </span><span id="t7_104" class="t s3_104">0 </span><span id="t8_104" class="t s3_104"># Large physical address implemented </span>
<span id="t9_104" class="t s3_104">EntryLo1 </span>
<span id="ta_104" class="t s4_104">PFNX </span>
<span id="tb_104" class="t s5_104"> </span><span id="tc_104" class="t s3_104">0 </span><span id="td_104" class="t s3_104"># Large physical address implemented </span>
<span id="te_104" class="t s3_104">PageMask </span>
<span id="tf_104" class="t s4_104">MaskX </span>
<span id="tg_104" class="t s5_104"> </span><span id="th_104" class="t s3_104">0 </span><span id="ti_104" class="t s3_104"># 1KB page support implemented </span>
<span id="tj_104" class="t s3_104">PageGrain </span>
<span id="tk_104" class="t s4_104">ELPA </span>
<span id="tl_104" class="t s5_104"> </span><span id="tm_104" class="t s3_104">0 </span><span id="tn_104" class="t s3_104"># Large physical address implemented </span>
<span id="to_104" class="t s3_104">PageGrain </span>
<span id="tp_104" class="t s4_104">ESP </span>
<span id="tq_104" class="t s5_104"> </span><span id="tr_104" class="t s3_104">0 </span><span id="ts_104" class="t s3_104"># 1KB page support implemented </span>
<span id="tt_104" class="t s3_104">Wired </span><span id="tu_104" class="t s5_104"> </span><span id="tv_104" class="t s3_104">0 </span>
<span id="tw_104" class="t s3_104">HWREna </span><span id="tx_104" class="t s5_104"> </span><span id="ty_104" class="t s3_104">0 </span>
<span id="tz_104" class="t s3_104">EntryHi </span>
<span id="t10_104" class="t s4_104">VPN2X </span>
<span id="t11_104" class="t s5_104"> </span><span id="t12_104" class="t s3_104">0 </span><span id="t13_104" class="t s3_104"># 1KB page support implemented </span>
<span id="t14_104" class="t s3_104">Status </span>
<span id="t15_104" class="t s4_104">RP </span>
<span id="t16_104" class="t s5_104"> </span><span id="t17_104" class="t s3_104">0 </span><span id="t18_104" class="t s3_104"># This bit becomes reserved in Release 6 </span>
<span id="t19_104" class="t s3_104">Status </span>
<span id="t1a_104" class="t s4_104">BEV </span>
<span id="t1b_104" class="t s5_104"> </span><span id="t1c_104" class="t s3_104">1 </span>
<span id="t1d_104" class="t s3_104">Status </span>
<span id="t1e_104" class="t s4_104">TS </span>
<span id="t1f_104" class="t s5_104"> </span><span id="t1g_104" class="t s3_104">0 </span><span id="t1h_104" class="t s3_104"># This bit becomes reserved in Release 6 </span>
<span id="t1i_104" class="t s3_104">Status </span>
<span id="t1j_104" class="t s4_104">SR </span>
<span id="t1k_104" class="t s5_104"> </span><span id="t1l_104" class="t s3_104">0 </span>
<span id="t1m_104" class="t s3_104">Status </span>
<span id="t1n_104" class="t s4_104">NMI </span>
<span id="t1o_104" class="t s5_104"> </span><span id="t1p_104" class="t s3_104">0 </span>
<span id="t1q_104" class="t s3_104">Status </span>
<span id="t1r_104" class="t s4_104">ERL </span>
<span id="t1s_104" class="t s5_104"> </span><span id="t1t_104" class="t s3_104">1 </span>
<span id="t1u_104" class="t s3_104">IntCtl </span>
<span id="t1v_104" class="t s4_104">VS </span>
<span id="t1w_104" class="t s5_104"> </span><span id="t1x_104" class="t s3_104">0 </span>
<span id="t1y_104" class="t s3_104">SRSCtl </span>
<span id="t1z_104" class="t s4_104">HSS </span>
<span id="t20_104" class="t s5_104"> </span><span id="t21_104" class="t s3_104">HighestImplementedShadowSet </span>
<span id="t22_104" class="t s3_104">SRSCtl </span>
<span id="t23_104" class="t s4_104">ESS </span>
<span id="t24_104" class="t s5_104"> </span><span id="t25_104" class="t s3_104">0 </span>
<span id="t26_104" class="t s3_104">SRSCtl </span>
<span id="t27_104" class="t s4_104">PSS </span>
<span id="t28_104" class="t s5_104"> </span><span id="t29_104" class="t s3_104">0 </span>
<span id="t2a_104" class="t s3_104">SRSCtl </span>
<span id="t2b_104" class="t s4_104">CSS </span>
<span id="t2c_104" class="t s5_104"> </span><span id="t2d_104" class="t s3_104">0 </span>
<span id="t2e_104" class="t s3_104">SRSMap </span><span id="t2f_104" class="t s5_104"> </span><span id="t2g_104" class="t s3_104">0 </span>
<span id="t2h_104" class="t s3_104">Cause </span>
<span id="t2i_104" class="t s4_104">DC </span>
<span id="t2j_104" class="t s5_104"> </span><span id="t2k_104" class="t s3_104">0 </span>
<span id="t2l_104" class="t s3_104">EBase </span>
<span id="t2m_104" class="t s4_104">ExceptionBase </span>
<span id="t2n_104" class="t s5_104"> </span><span id="t2o_104" class="t s3_104">0 </span>
<span id="t2p_104" class="t s3_104">Config </span><span id="t2q_104" class="t s5_104"> </span><span id="t2r_104" class="t s3_104">ConfigurationState </span>
<span id="t2s_104" class="t s3_104">Config </span>
<span id="t2t_104" class="t s4_104">K0 </span>
<span id="t2u_104" class="t s5_104"> </span><span id="t2v_104" class="t s3_104">2 </span><span id="t2w_104" class="t s3_104"># Suggested - see Config register description </span>
<span id="t2x_104" class="t s3_104">Config1 </span><span id="t2y_104" class="t s5_104"> </span><span id="t2z_104" class="t s3_104">ConfigurationState </span>
<span id="t30_104" class="t s3_104">Config2 </span><span id="t31_104" class="t s5_104"> </span><span id="t32_104" class="t s3_104">ConfigurationState </span>
<span id="t33_104" class="t s3_104">Config3 </span><span id="t34_104" class="t s5_104"> </span><span id="t35_104" class="t s3_104">ConfigurationState </span>
<span id="t36_104" class="t s3_104">WatchLo[n] </span>
<span id="t37_104" class="t s4_104">I </span>
<span id="t38_104" class="t s5_104"> </span><span id="t39_104" class="t s3_104">0 </span><span id="t3a_104" class="t s3_104"># For all implemented Watch registers </span>
<span id="t3b_104" class="t s3_104">WatchLo[n] </span>
<span id="t3c_104" class="t s4_104">R </span>
<span id="t3d_104" class="t s5_104"> </span><span id="t3e_104" class="t s3_104">0 </span><span id="t3f_104" class="t s3_104"># For all implemented Watch registers </span>
<span id="t3g_104" class="t s3_104">WatchLo[n] </span>
<span id="t3h_104" class="t s4_104">W </span>
<span id="t3i_104" class="t s5_104"> </span><span id="t3j_104" class="t s3_104">0 </span><span id="t3k_104" class="t s3_104"># For all implemented Watch registers </span>
<span id="t3l_104" class="t s3_104">PerfCnt.Control[n] </span>
<span id="t3m_104" class="t s4_104">IE </span>
<span id="t3n_104" class="t s5_104"> </span><span id="t3o_104" class="t s3_104">0 </span><span id="t3p_104" class="t s3_104"># For all implemented PerfCnt registers </span>
<span id="t3q_104" class="t s3_104">if InstructionInBranchDelaySlot then </span>
<span id="t3r_104" class="t s3_104">ErrorEPC </span><span id="t3s_104" class="t s5_104"> </span><span id="t3t_104" class="t s3_104">restartPC # PC of branch/jump </span>
<span id="t3u_104" class="t s3_104">else </span>
<span id="t3v_104" class="t s3_104">ErrorEPC </span><span id="t3w_104" class="t s5_104"> </span><span id="t3x_104" class="t s3_104">restartPC # PC of instruction </span>
<span id="t3y_104" class="t s3_104">endif </span>
<span id="t3z_104" class="t s3_104">PC </span><span id="t40_104" class="t s5_104"> </span><span id="t41_104" class="t s3_104">0xFFFF FFFF BFC0 0000 </span>
<span id="t42_104" class="t s6_104">6.2.6 </span><span id="t43_104" class="t s6_104">Soft Reset Exception </span>
<span id="t44_104" class="t s7_104">A Soft Reset Exception occurs when the Reset signal is asserted to the processor. This exception is not maskable. </span>
<span id="t45_104" class="t s7_104">When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft </span>
<span id="t46_104" class="t s7_104">Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place </span>
<span id="t47_104" class="t s7_104">the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, </span>
<span id="t48_104" class="t s7_104">cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be incon- </span>
<span id="t49_104" class="t s7_104">sistent. </span>
<span id="t4a_104" class="t s7_104">The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically </span>
<span id="t4b_104" class="t s7_104">used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non- </span>
<span id="t4c_104" class="t s7_104">responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 </span>
<span id="t4d_104" class="t s7_104">or other register state to assist in debugging the potential problem. As such, the processor may reset the same state </span>
<span id="t4e_104" class="t s7_104">when either reset signal is asserted, but the interpretation of any state saved by software may be very different. </span>
<span id="t4f_104" class="t s7_104">In addition to any hardware initialization required, the following state is established on a Soft Reset Exception: </span>
<span id="t4g_104" class="t s7_104">• </span><span id="t4h_104" class="t s7_104">The </span><span id="t4i_104" class="t s8_104">RP </span><span id="t4j_104" class="t s7_104">, </span><span id="t4k_104" class="t s8_104">BEV </span><span id="t4l_104" class="t s7_104">, </span><span id="t4m_104" class="t s8_104">TS</span><span id="t4n_104" class="t s7_104">, </span><span id="t4o_104" class="t s8_104">SR</span><span id="t4p_104" class="t s7_104">, </span><span id="t4q_104" class="t s8_104">NMI</span><span id="t4r_104" class="t s7_104">, and </span><span id="t4s_104" class="t s8_104">ERL </span><span id="t4t_104" class="t s7_104">fields of the </span><span id="t4u_104" class="t s8_104">Status </span><span id="t4v_104" class="t s7_104">register are initialized to a specified state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
