// Seed: 2304665621
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  initial begin
    id_3 <= 1;
  end
  assign id_3 = ^id_2;
  logic id_4;
  logic id_5;
  assign id_4 = id_2;
  type_10(
      1, id_2
  ); type_11(
      id_4, id_1
  );
  type_12 id_6 (
      .id_0(1 == id_4),
      .id_1(1),
      .id_2(1)
  );
  logic id_7;
endmodule
