Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 14:58:02 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.441        0.000                      0                   69        0.252        0.000                      0                   69        4.020        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.441        0.000                      0                   69        0.252        0.000                      0                   69        4.020        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_14/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.644ns (36.906%)  route 2.811ns (63.094%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.541     9.538    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)       -0.028    14.979    MINESWEEP/tiles_reg[15]_lopt_replica_14
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.644ns (38.268%)  route 2.652ns (61.732%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.382     9.379    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_10/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    MINESWEEP/tiles_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_9/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.644ns (38.268%)  route 2.652ns (61.732%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.382     9.379    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_9/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    MINESWEEP/tiles_reg[15]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.644ns (38.718%)  route 2.602ns (61.282%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.332     9.329    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X14Y37         FDCE (Setup_fdce_C_CE)      -0.169    14.857    MINESWEEP/tiles_reg[15]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.644ns (38.718%)  route 2.602ns (61.282%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.332     9.329    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_2/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X14Y37         FDCE (Setup_fdce_C_CE)      -0.169    14.857    MINESWEEP/tiles_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.644ns (38.543%)  route 2.621ns (61.457%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.352     9.349    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)       -0.045    14.962    MINESWEEP/tiles_reg[15]_lopt_replica_13
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_15/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.644ns (38.543%)  route 2.621ns (61.457%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.352     9.349    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)       -0.028    14.979    MINESWEEP/tiles_reg[15]_lopt_replica_15
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.644ns (40.333%)  route 2.432ns (59.667%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.162     9.159    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.802    MINESWEEP/tiles_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_11/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.644ns (40.333%)  route 2.432ns (59.667%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.162     9.159    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_11/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.802    MINESWEEP/tiles_reg[15]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_12/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.644ns (40.333%)  route 2.432ns (59.667%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.837     6.399    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.301     6.700 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.700    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.076 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.233 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     7.665    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     7.997 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.162     9.159    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_12/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.838    MINESWEEP/tiles_reg[15]_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.588%)  route 0.149ns (37.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.561     1.444    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.149     1.741    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst_n_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.101     1.842 r  MINESWEEP/MOVE_SYNC_gate__8/O
                         net (fo=1, routed)           0.000     1.842    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.131     1.590    MINESWEEP/MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.768%)  route 0.201ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.201     1.810    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.043     1.853 r  MINESWEEP/MOVE_SYNC_gate__10/O
                         net (fo=1, routed)           0.000     1.853    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]_0
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.131     1.576    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.800%)  route 0.205ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    MINESWEEP/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  MINESWEEP/MOVE_SYNC_c/Q
                         net (fo=1, routed)           0.205     1.788    MINESWEEP/MOVE_SYNC_c_n_0
    SLICE_X28Y36         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     1.955    MINESWEEP/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y36         FDCE (Hold_fdce_C_D)         0.066     1.508    MINESWEEP/MOVE_SYNC_c_0
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.198     1.808    MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/FSM_sequential_currState_reg[0]_0[0]
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    MINESWEEP/nextState[0]
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120     1.565    MINESWEEP/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.008%)  route 0.201ns (48.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.201     1.810    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  MINESWEEP/MOVE_SYNC_gate__9/O
                         net (fo=1, routed)           0.000     1.855    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]_0
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.121     1.566    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.210ns (46.582%)  route 0.241ns (53.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.241     1.850    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.046     1.896 r  MINESWEEP/MOVE_SYNC_gate__12/O
                         net (fo=1, routed)           0.000     1.896    MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.131     1.591    MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.211ns (46.804%)  route 0.240ns (53.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.240     1.849    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.047     1.896 r  MINESWEEP/MOVE_SYNC_gate__14/O
                         net (fo=1, routed)           0.000     1.896    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.131     1.591    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.567%)  route 0.240ns (53.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.240     1.849    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.894 r  MINESWEEP/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.894    MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.121     1.581    MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.776%)  route 0.203ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.203     1.796    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst_n_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.098     1.894 r  MINESWEEP/MOVE_SYNC_gate__7/O
                         net (fo=1, routed)           0.000     1.894    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.121     1.580    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.464%)  route 0.241ns (53.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.241     1.850    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  MINESWEEP/MOVE_SYNC_gate__11/O
                         net (fo=1, routed)           0.000     1.895    MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120     1.580    MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y36   MINESWEEP/MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y36   MINESWEEP/MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y34   MINESWEEP/MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y33   MINESWEEP/TILES_PROC.moveDetLatch_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y37   MINESWEEP/tiles_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y18   MINESWEEP/tiles_reg[15]_lopt_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y19   MINESWEEP/tiles_reg[15]_lopt_replica_10/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y24   MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y24   MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y36   MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y36   MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y24   MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y24   MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y36   MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y36   MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y33   MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 3.977ns (46.797%)  route 4.522ns (53.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MINESWEEP/tiles_reg[15]_lopt_replica_7/Q
                         net (fo=1, routed)           4.522    10.064    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.586 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.586    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 3.974ns (48.844%)  route 4.162ns (51.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MINESWEEP/tiles_reg[15]_lopt_replica_4/Q
                         net (fo=1, routed)           4.162     9.704    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.223 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.223    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 3.963ns (49.056%)  route 4.116ns (50.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MINESWEEP/tiles_reg[15]_lopt_replica_5/Q
                         net (fo=1, routed)           4.116     9.658    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.165 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.165    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 3.971ns (51.003%)  route 3.815ns (48.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MINESWEEP/tiles_reg[15]_lopt_replica_6/Q
                         net (fo=1, routed)           3.815     9.358    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.873 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.873    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.026ns (56.195%)  route 3.139ns (43.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  MINESWEEP/tiles_reg[15]/Q
                         net (fo=1, routed)           3.139     8.743    led_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.251 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.251    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 3.960ns (55.784%)  route 3.139ns (44.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/tiles_reg[15]_lopt_replica_3/Q
                         net (fo=1, routed)           3.139     8.674    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.178 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.178    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 4.043ns (57.300%)  route 3.013ns (42.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  MINESWEEP/tiles_reg[15]_lopt_replica_2/Q
                         net (fo=1, routed)           3.013     8.617    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.143 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.143    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_13/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.024ns (61.087%)  route 2.563ns (38.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/tiles_reg[15]_lopt_replica_13/Q
                         net (fo=1, routed)           2.563     8.161    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.667 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.667    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_14/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.019ns (61.129%)  route 2.555ns (38.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/tiles_reg[15]_lopt_replica_14/Q
                         net (fo=1, routed)           2.555     8.153    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.653 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.653    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[15]_lopt_replica_15/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.022ns (62.574%)  route 2.406ns (37.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/tiles_reg[15]_lopt_replica_15/Q
                         net (fo=1, routed)           2.406     8.003    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.507 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.507    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.117     1.727    MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[12][0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.772 r  MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.772    MINESWEEP/MOVE_SYNC[12].SynchronizerChain_inst_n_3
    SLICE_X15Y34         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.339%)  route 0.190ns (47.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.190     1.799    MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[14][0]
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.844    MINESWEEP/MOVE_SYNC[14].SynchronizerChain_inst_n_4
    SLICE_X15Y33         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.317%)  route 0.254ns (57.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.197     1.779    MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/in2[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.056     1.881    MINESWEEP/MOVE_SYNC[4].SynchronizerChain_inst_n_3
    SLICE_X15Y30         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.227ns (51.505%)  route 0.214ns (48.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.128     1.569 r  MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.214     1.783    MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/in2[0]
    SLICE_X13Y32         LUT3 (Prop_lut3_I2_O)        0.099     1.882 r  MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst_n_3
    SLICE_X13Y32         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.209ns (44.269%)  route 0.263ns (55.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.263     1.872    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[8][0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.917 r  MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.917    MINESWEEP/MOVE_SYNC[8].SynchronizerChain_inst_n_4
    SLICE_X15Y32         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.209ns (42.584%)  route 0.282ns (57.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.282     1.891    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/in2[0]
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.936    MINESWEEP/MOVE_SYNC[10].SynchronizerChain_inst_n_3
    SLICE_X14Y31         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.246ns (46.963%)  route 0.278ns (53.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.278     1.871    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/in2[0]
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.098     1.969 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.969    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_4
    SLICE_X12Y30         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.619%)  route 0.351ns (65.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.235     1.817    MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/in2[2]
    SLICE_X13Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.862 r  MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.978    MINESWEEP/MOVE_SYNC[2].SynchronizerChain_inst_n_4
    SLICE_X13Y33         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.226ns (41.033%)  route 0.325ns (58.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X13Y30         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.128     1.569 r  MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.182     1.751    MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/in2[0]
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.098     1.849 r  MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.143     1.992    MINESWEEP/MOVE_SYNC[5].SynchronizerChain_inst_n_4
    SLICE_X12Y29         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.209ns (37.755%)  route 0.345ns (62.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.233     1.843    MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[13][0]
    SLICE_X13Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.888 r  MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.111     1.999    MINESWEEP/MOVE_SYNC[13].SynchronizerChain_inst_n_3
    SLICE_X13Y35         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.454ns (30.071%)  route 3.381ns (69.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          3.381     4.834    MINESWEEP/btnU_IBUF
    SLICE_X28Y36         FDCE                                         f  MINESWEEP/MOVE_SYNC_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.442     4.783    MINESWEEP/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.454ns (30.071%)  route 3.381ns (69.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          3.381     4.834    MINESWEEP/btnU_IBUF
    SLICE_X28Y36         FDCE                                         f  MINESWEEP/MOVE_SYNC_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.442     4.783    MINESWEEP/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_8/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.454ns (30.241%)  route 3.354ns (69.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          3.354     4.807    MINESWEEP/btnU_IBUF
    SLICE_X10Y37         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.447     4.788    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_8/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_14/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.838ns (38.303%)  route 2.961ns (61.697%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.541     4.799    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.838ns (39.613%)  route 2.802ns (60.387%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.382     4.640    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_10/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_9/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.838ns (39.613%)  route 2.802ns (60.387%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.382     4.640    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_9/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.838ns (39.876%)  route 2.771ns (60.124%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.352     4.609    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_15/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.609ns  (logic 1.838ns (39.876%)  route 2.771ns (60.124%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.352     4.609    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.838ns (40.043%)  route 2.752ns (59.957%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.332     4.590    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446     4.787    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.838ns (40.043%)  route 2.752ns (59.957%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X14Y30         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=2, routed)           0.987     1.836    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/Q[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.960    MINESWEEP/MOVE_SYNC[11].SynchronizerChain_inst_n_3
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.336 r  MINESWEEP/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.336    MINESWEEP/moveDet1_carry_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.493 f  MINESWEEP/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.432     2.926    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/CO[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.332     3.258 r  MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst/TILES_PROC.moveDetLatch_i_1/O
                         net (fo=33, routed)          1.332     4.590    MINESWEEP/MOVE_SYNC[15].SynchronizerChain_inst_n_4
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446     4.787    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.222ns (27.156%)  route 0.595ns (72.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.595     0.817    MINESWEEP/btnU_IBUF
    SLICE_X10Y19         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_10/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_9/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.222ns (27.156%)  route 0.595ns (72.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.595     0.817    MINESWEEP/btnU_IBUF
    SLICE_X10Y19         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_9/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X11Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_11/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X11Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_11/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X10Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_12/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_13/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X10Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_13/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_14/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X10Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_14/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[15]_lopt_replica_15/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.222ns (25.558%)  route 0.646ns (74.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=38, routed)          0.646     0.868    MINESWEEP/btnU_IBUF
    SLICE_X10Y18         FDCE                                         f  MINESWEEP/tiles_reg[15]_lopt_replica_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  MINESWEEP/tiles_reg[15]_lopt_replica_15/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.221ns (24.226%)  route 0.691ns (75.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.691     0.912    MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X14Y24         SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.947    MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X14Y24         SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.229ns (24.376%)  route 0.712ns (75.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.712     0.941    MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y25         SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.947    MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y25         SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





