# do Arbitrary_Seq_Counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/lista/contador seq/Arbitrary_Seq_Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:53:49 on Jul 30,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/lista/contador seq/Arbitrary_Seq_Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Arbitrary_Seq_Counter
# -- Compiling architecture Behavioral of Arbitrary_Seq_Counter
# End time: 08:53:49 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.arbitrary_seq_counter(behavioral)
# vsim work.arbitrary_seq_counter(behavioral) 
# Start time: 08:53:54 on Jul 30,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.arbitrary_seq_counter(behavioral)
add wave -position end  sim:/arbitrary_seq_counter/CLK
add wave -position end  sim:/arbitrary_seq_counter/RESET
add wave -position end  sim:/arbitrary_seq_counter/ENABLE
add wave -position end  sim:/arbitrary_seq_counter/COUNT
add wave -position end  sim:/arbitrary_seq_counter/index
add wave -position end  sim:/arbitrary_seq_counter/SEQ
force -freeze sim:/arbitrary_seq_counter/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/arbitrary_seq_counter/RESET 1 0
force -freeze sim:/arbitrary_seq_counter/RESET 1 0, 0 20
force -freeze sim:/arbitrary_seq_counter/ENABLE 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 08:55:06 on Jul 30,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
