set_property SRC_FILE_INFO {cfile:{C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_ILA/NCO senoidal ILA.srcs/constrs_1/imports/Clase 4 - FPGA/Arty-Z7-10-Master.xdc} rfile:{../../../NCO senoidal ILA.srcs/constrs_1/imports/Clase 4 - FPGA/Arty-Z7-10-Master.xdc} id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { vio_reloj_i }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
