--Question 1.3 part B

library IEEE;
use IEEE.std_logic_1164.all;

entity FA_from_component is
port(
		
		a,b	: in	std_logic_vector(3 downto 0);
		cin	: in	std_logic;
		s		: out	std_logic_vector(4 downto 0);		
		);
end FA_from_component;

architecture arch_FA_from_component of FA_from_component is

component 