
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 16.94

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_mask.internal_data[28]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.66    0.00    0.00    6.00 v rst (in)
                                         rst (net)
                  0.01    0.01    6.01 v input77/A (BUF_X8)
     1   53.06    0.01    0.03    6.03 v input77/Z (BUF_X8)
                                         net77 (net)
                  0.02    0.01    6.05 v _212903_/A (INV_X32)
   144  415.34    0.02    0.03    6.07 ^ _212903_/ZN (INV_X32)
                                         _000823_ (net)
                  0.05    0.04    6.11 ^ v_decode.v_rf_ctrl.stage_mask.internal_data[28]$_DFFE_PP0P_/RN (DFFR_X1)
                                  6.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_rf_ctrl.stage_mask.internal_data[28]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -6.11   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/CK (DFF_X1)
     2    2.66    0.01    0.08    0.08 v v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/Q (DFF_X1)
                                         rf_wr_data_mem[124] (net)
                  0.01    0.00    0.08 v _406426_/A (INV_X1)
     1    1.77    0.01    0.01    0.09 ^ _406426_/ZN (INV_X1)
                                         _114963_ (net)
                  0.01    0.00    0.09 ^ _406427_/B1 (AOI21_X1)
     1    1.11    0.01    0.01    0.10 v _406427_/ZN (AOI21_X1)
                                         _001410_ (net)
                  0.01    0.00    0.10 v v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.66    0.00    0.00    6.00 v rst (in)
                                         rst (net)
                  0.01    0.01    6.01 v input77/A (BUF_X8)
     1   53.06    0.01    0.03    6.03 v input77/Z (BUF_X8)
                                         net77 (net)
                  0.02    0.01    6.05 v _212903_/A (INV_X32)
   144  415.34    0.02    0.03    6.07 ^ _212903_/ZN (INV_X32)
                                         _000823_ (net)
                  0.10    0.08    6.15 ^ v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_/RN (DFFR_X2)
                                  6.15   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                                 30.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.06   30.06   library recovery time
                                 30.06   data required time
-----------------------------------------------------------------------------
                                 30.06   data required time
                                 -6.15   data arrival time
-----------------------------------------------------------------------------
                                 23.90   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   41.55    0.00    0.00    6.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.02    0.02    6.02 v input79/A (BUF_X32)
   163  435.82    0.01    0.04    6.05 v input79/Z (BUF_X32)
                                         net79 (net)
                  0.02    0.01    6.07 v max_length6291/A (BUF_X32)
   178  442.37    0.01    0.03    6.10 v max_length6291/Z (BUF_X32)
                                         net6291 (net)
                  0.19    0.16    6.25 v max_length6288/A (BUF_X32)
   169  404.82    0.01    0.08    6.33 v max_length6288/Z (BUF_X32)
                                         net6288 (net)
                  0.12    0.10    6.43 v max_length6287/A (BUF_X32)
   168  358.71    0.01    0.06    6.49 v max_length6287/Z (BUF_X32)
                                         net6287 (net)
                  0.18    0.15    6.64 v _408748_/S (MUX2_X1)
     1    0.99    0.02    0.11    6.75 v _408748_/Z (MUX2_X1)
                                         _117318_ (net)
                  0.02    0.00    6.75 v _408749_/B (MUX2_X1)
     1    2.20    0.01    0.06    6.81 v _408749_/Z (MUX2_X1)
                                         _117319_ (net)
                  0.01    0.00    6.81 v _408753_/A (MUX2_X1)
     1    1.03    0.03    0.06    6.86 v _408753_/Z (MUX2_X1)
                                         _117324_ (net)
                  0.03    0.00    6.86 v _408754_/B (MUX2_X1)
     1    0.97    0.02    0.07    6.93 v _408754_/Z (MUX2_X1)
                                         _117325_ (net)
                  0.02    0.00    6.93 v _408770_/A (MUX2_X1)
     1    7.45    0.03    0.08    7.01 v _408770_/Z (MUX2_X1)
                                         net178 (net)
                  0.03    0.00    7.01 v output178/A (BUF_X2)
     1   17.89    0.01    0.04    7.05 v output178/Z (BUF_X2)
                                         syn_data[3] (net)
                  0.01    0.01    7.06 v syn_data[3] (out)
                                  7.06   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -7.06   data arrival time
-----------------------------------------------------------------------------
                                 16.94   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.66    0.00    0.00    6.00 v rst (in)
                                         rst (net)
                  0.01    0.01    6.01 v input77/A (BUF_X8)
     1   53.06    0.01    0.03    6.03 v input77/Z (BUF_X8)
                                         net77 (net)
                  0.02    0.01    6.05 v _212903_/A (INV_X32)
   144  415.34    0.02    0.03    6.07 ^ _212903_/ZN (INV_X32)
                                         _000823_ (net)
                  0.10    0.08    6.15 ^ v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_/RN (DFFR_X2)
                                  6.15   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                                 30.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_en.internal_data[45]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.06   30.06   library recovery time
                                 30.06   data required time
-----------------------------------------------------------------------------
                                 30.06   data required time
                                 -6.15   data arrival time
-----------------------------------------------------------------------------
                                 23.90   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   41.55    0.00    0.00    6.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.02    0.02    6.02 v input79/A (BUF_X32)
   163  435.82    0.01    0.04    6.05 v input79/Z (BUF_X32)
                                         net79 (net)
                  0.02    0.01    6.07 v max_length6291/A (BUF_X32)
   178  442.37    0.01    0.03    6.10 v max_length6291/Z (BUF_X32)
                                         net6291 (net)
                  0.19    0.16    6.25 v max_length6288/A (BUF_X32)
   169  404.82    0.01    0.08    6.33 v max_length6288/Z (BUF_X32)
                                         net6288 (net)
                  0.12    0.10    6.43 v max_length6287/A (BUF_X32)
   168  358.71    0.01    0.06    6.49 v max_length6287/Z (BUF_X32)
                                         net6287 (net)
                  0.18    0.15    6.64 v _408748_/S (MUX2_X1)
     1    0.99    0.02    0.11    6.75 v _408748_/Z (MUX2_X1)
                                         _117318_ (net)
                  0.02    0.00    6.75 v _408749_/B (MUX2_X1)
     1    2.20    0.01    0.06    6.81 v _408749_/Z (MUX2_X1)
                                         _117319_ (net)
                  0.01    0.00    6.81 v _408753_/A (MUX2_X1)
     1    1.03    0.03    0.06    6.86 v _408753_/Z (MUX2_X1)
                                         _117324_ (net)
                  0.03    0.00    6.86 v _408754_/B (MUX2_X1)
     1    0.97    0.02    0.07    6.93 v _408754_/Z (MUX2_X1)
                                         _117325_ (net)
                  0.02    0.00    6.93 v _408770_/A (MUX2_X1)
     1    7.45    0.03    0.08    7.01 v _408770_/Z (MUX2_X1)
                                         net178 (net)
                  0.03    0.00    7.01 v output178/A (BUF_X2)
     1   17.89    0.01    0.04    7.05 v output178/Z (BUF_X2)
                                         syn_data[3] (net)
                  0.01    0.01    7.06 v syn_data[3] (out)
                                  7.06   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -7.06   data arrival time
-----------------------------------------------------------------------------
                                 16.94   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[17]$_DFFE_PN_/Q  121.15  142.23  -21.08 (VIOLATED)
_323345_/ZN                           106.81  122.51  -15.69 (VIOLATED)
_296143_/ZN                           106.81  116.69   -9.88 (VIOLATED)
_230044_/ZN                            52.03   60.99   -8.96 (VIOLATED)
_301601_/ZN                            52.03   59.52   -7.49 (VIOLATED)
_294585_/ZN                            52.03   58.43   -6.40 (VIOLATED)
_272371_/ZN                            52.03   58.30   -6.26 (VIOLATED)
_247853_/ZN                            52.03   57.14   -5.11 (VIOLATED)
_272258_/ZN                            52.03   56.85   -4.82 (VIOLATED)
_232160_/ZN                            52.03   54.02   -1.99 (VIOLATED)
_274835_/ZN                            63.32   65.09   -1.76 (VIOLATED)
_232662_/ZN                           101.01  102.37   -1.36 (VIOLATED)
_318352_/ZN                            11.48   12.45   -0.97 (VIOLATED)
_224949_/ZN                            27.62   28.24   -0.62 (VIOLATED)
_242413_/ZN                            52.03   52.61   -0.58 (VIOLATED)
_296291_/ZN                            52.03   52.41   -0.38 (VIOLATED)
_273026_/ZN                            52.03   52.10   -0.07 (VIOLATED)
_277508_/ZN                            11.48   11.53   -0.05 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.013162318617105484

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0663

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-21.075359344482422

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
121.15499877929688

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1740

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_decode.v_csr_ctrl.stage_vtype.internal_data[14]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[131]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_decode.v_csr_ctrl.stage_vtype.internal_data[14]$_DFFE_PP0P_/CK (DFFR_X2)
   0.16    0.16 ^ v_decode.v_csr_ctrl.stage_vtype.internal_data[14]$_DFFE_PP0P_/QN (DFFR_X2)
   0.03    0.19 ^ max_cap6263/Z (BUF_X16)
   0.04    0.23 ^ max_cap6262/Z (BUF_X16)
   0.04    0.27 ^ max_cap6261/Z (BUF_X16)
   0.05    0.32 ^ wire6260/Z (BUF_X16)
   0.04    0.36 ^ wire6259/Z (BUF_X16)
   0.04    0.40 v _214383_/ZN (INV_X32)
   0.16    0.56 ^ _214443_/ZN (NOR3_X4)
   0.06    0.62 ^ wire6063/Z (BUF_X8)
   0.06    0.68 ^ max_cap6061/Z (BUF_X8)
   0.04    0.72 ^ max_cap6060/Z (BUF_X8)
   0.04    0.76 v _215002_/ZN (NOR2_X4)
   0.05    0.81 ^ _215071_/ZN (OAI21_X4)
   0.05    0.86 v _229716_/ZN (AOI221_X4)
   0.10    0.97 ^ _229717_/ZN (AOI211_X4)
   0.05    1.01 v _229726_/ZN (AOI211_X4)
   0.15    1.17 ^ _230356_/ZN (OAI33_X1)
   0.04    1.21 ^ max_cap5433/Z (BUF_X2)
   0.03    1.24 ^ max_cap5432/Z (BUF_X2)
   0.03    1.27 ^ max_cap5431/Z (BUF_X2)
   0.03    1.30 ^ max_cap5429/Z (BUF_X2)
   0.03    1.34 ^ max_cap5428/Z (BUF_X2)
   0.05    1.39 v _230784_/Z (XOR2_X2)
   0.16    1.55 ^ _230914_/ZN (NOR4_X4)
   0.08    1.63 v _231602_/ZN (AOI21_X4)
   0.14    1.76 ^ _231744_/ZN (OAI33_X1)
   0.06    1.82 ^ max_cap4665/Z (CLKBUF_X2)
   0.04    1.86 ^ max_cap4664/Z (CLKBUF_X2)
   0.03    1.89 ^ max_cap4663/Z (BUF_X2)
   0.03    1.92 ^ max_cap4662/Z (BUF_X2)
   0.03    1.95 ^ max_cap4661/Z (CLKBUF_X2)
   0.03    1.98 ^ max_cap4660/Z (BUF_X2)
   0.03    2.01 ^ max_cap4659/Z (BUF_X2)
   0.08    2.09 ^ _240848_/ZN (AND4_X4)
   0.08    2.17 v _240849_/ZN (OAI211_X4)
   0.09    2.27 ^ _240862_/ZN (NOR4_X4)
   0.05    2.31 ^ max_cap3722/Z (BUF_X4)
   0.06    2.37 v _240863_/ZN (OAI211_X4)
   0.11    2.48 v _240875_/ZN (OR4_X4)
   0.10    2.58 ^ _240878_/ZN (AOI21_X4)
   0.07    2.65 v _241521_/ZN (AOI21_X4)
   0.11    2.76 ^ _250919_/ZN (NOR4_X4)
   0.03    2.79 ^ max_cap2701/Z (BUF_X8)
   0.10    2.90 ^ _253121_/ZN (AND3_X4)
   0.10    2.99 v _294440_/ZN (OAI211_X4)
   0.14    3.14 ^ _294450_/ZN (OAI21_X4)
   0.19    3.33 v _294458_/ZN (NAND4_X4)
   0.18    3.51 ^ _294479_/ZN (OAI21_X4)
   0.05    3.56 ^ max_cap1942/Z (BUF_X16)
   0.08    3.64 v _294507_/ZN (NAND4_X4)
   0.12    3.76 ^ _294511_/ZN (OAI21_X4)
   0.11    3.87 v _294561_/ZN (NAND4_X4)
   0.18    4.05 ^ _294562_/ZN (AOI211_X4)
   0.04    4.09 v _294566_/ZN (AOI21_X4)
   0.04    4.13 v max_cap1024/Z (BUF_X16)
   0.08    4.21 ^ _294597_/ZN (NOR4_X4)
   0.05    4.26 ^ wire829/Z (BUF_X4)
   0.05    4.31 ^ wire828/Z (BUF_X4)
   0.04    4.35 v _294613_/ZN (AOI21_X4)
   0.04    4.39 v max_cap732/Z (BUF_X16)
   0.03    4.42 v max_cap731/Z (BUF_X16)
   0.10    4.52 ^ _295442_/ZN (OAI33_X1)
   0.06    4.58 ^ wire546/Z (CLKBUF_X2)
   0.03    4.61 ^ max_cap545/Z (BUF_X2)
   0.04    4.65 ^ max_cap544/Z (CLKBUF_X2)
   0.03    4.67 ^ max_cap543/Z (BUF_X2)
   0.04    4.71 ^ max_cap542/Z (BUF_X1)
   0.03    4.75 ^ max_cap541/Z (BUF_X2)
   0.03    4.78 ^ max_cap540/Z (BUF_X2)
   0.03    4.81 ^ max_cap539/Z (BUF_X2)
   0.04    4.85 v _295538_/ZN (XNOR2_X2)
   0.04    4.88 v max_cap478/Z (BUF_X8)
   0.07    4.96 ^ _295540_/ZN (AOI221_X2)
   0.04    5.00 v _295588_/ZN (OAI22_X4)
   0.04    5.04 v _295898_/ZN (AND2_X1)
   0.10    5.14 ^ _295900_/ZN (AOI221_X2)
   0.04    5.19 v _295905_/ZN (AOI221_X2)
   0.09    5.28 v _295907_/ZN (OR3_X1)
   0.10    5.37 ^ _297251_/ZN (AOI211_X4)
   0.02    5.39 v _318855_/ZN (OAI22_X1)
   0.12    5.52 ^ _318859_/ZN (AOI221_X4)
   0.07    5.58 ^ _325141_/ZN (AND4_X2)
   0.05    5.63 ^ _327265_/ZN (AND2_X4)
   0.04    5.67 ^ _327319_/ZN (XNOR2_X2)
   0.02    5.69 v _327669_/ZN (XNOR2_X1)
   0.12    5.82 ^ _327676_/ZN (OAI33_X1)
   0.08    5.90 ^ _327701_/Z (XOR2_X2)
   0.05    5.95 ^ _327702_/ZN (XNOR2_X1)
   0.04    5.99 v _327703_/ZN (XNOR2_X2)
   0.05    6.04 ^ _330367_/ZN (NOR2_X2)
   0.02    6.05 v _330378_/ZN (INV_X1)
   0.12    6.18 ^ _330469_/ZN (AOI221_X4)
   0.05    6.23 ^ _330470_/ZN (XNOR2_X2)
   0.05    6.27 ^ _330471_/ZN (XNOR2_X2)
   0.05    6.32 ^ _330472_/ZN (XNOR2_X2)
   0.02    6.34 v _330475_/ZN (NOR2_X2)
   0.04    6.38 ^ _333162_/ZN (AOI21_X1)
   0.02    6.40 v _333163_/ZN (OAI21_X1)
   0.04    6.44 v _333164_/ZN (AND2_X1)
   0.03    6.47 v _333165_/ZN (AND2_X1)
   0.02    6.49 ^ _333167_/ZN (OAI21_X1)
   0.04    6.53 ^ _333172_/ZN (AND2_X1)
   0.03    6.56 v _333178_/ZN (OAI221_X2)
   0.05    6.61 v _333179_/ZN (XNOR2_X2)
   0.12    6.73 v _351424_/ZN (OR4_X4)
   0.06    6.79 ^ _351712_/ZN (NOR3_X4)
   0.07    6.86 ^ _352067_/Z (XOR2_X2)
   0.03    6.89 v _352068_/ZN (XNOR2_X2)
   0.09    6.99 v _354442_/ZN (OR3_X1)
   0.07    7.05 v _354448_/Z (MUX2_X1)
   0.08    7.13 ^ _354449_/ZN (AOI222_X2)
   0.04    7.18 ^ _354450_/ZN (OR3_X2)
   0.02    7.20 v _354451_/ZN (OAI21_X1)
   0.04    7.23 v _354453_/ZN (AND2_X1)
   0.02    7.25 ^ _354458_/ZN (NAND2_X1)
   0.02    7.27 v _354459_/ZN (NAND2_X1)
   0.05    7.32 ^ _354503_/ZN (AOI21_X2)
   0.02    7.34 v _354521_/ZN (NOR4_X4)
   0.11    7.45 ^ _354660_/ZN (OAI33_X1)
   0.07    7.51 v _354661_/ZN (AOI221_X4)
   0.05    7.56 ^ _354664_/ZN (AOI21_X4)
   0.03    7.59 v _354683_/ZN (OAI211_X2)
   0.03    7.62 ^ _354688_/ZN (NAND4_X2)
   0.05    7.67 ^ _354690_/ZN (XNOR2_X2)
   0.03    7.71 v _354757_/ZN (NAND3_X4)
   0.09    7.80 ^ _354758_/ZN (NOR3_X4)
   0.04    7.84 v _354769_/ZN (NAND3_X4)
   0.07    7.92 ^ _354770_/ZN (NOR3_X2)
   0.02    7.94 v _354771_/ZN (INV_X2)
   0.04    7.98 ^ _355102_/ZN (NOR2_X2)
   0.02    8.00 v _356083_/ZN (NAND2_X1)
   0.05    8.05 ^ _356084_/ZN (XNOR2_X1)
   0.05    8.10 ^ _356085_/ZN (XNOR2_X2)
   0.06    8.16 ^ _356593_/Z (XOR2_X2)
   0.04    8.20 v _356594_/ZN (OAI211_X4)
   0.04    8.24 v _378267_/ZN (AND3_X4)
   0.11    8.35 ^ _378268_/ZN (NOR3_X4)
   0.06    8.42 ^ _378627_/ZN (AND2_X1)
   0.06    8.48 v _378628_/Z (MUX2_X1)
   0.05    8.53 v _378629_/ZN (OR2_X2)
   0.05    8.58 ^ _378803_/ZN (AOI21_X4)
   0.03    8.61 v _378843_/ZN (AOI221_X2)
   0.07    8.68 ^ _378845_/ZN (AOI211_X2)
   0.14    8.81 ^ _378848_/Z (XOR2_X2)
   0.07    8.88 v _378851_/ZN (NAND2_X4)
   0.12    9.00 ^ _378852_/ZN (NOR4_X4)
   0.04    9.04 v _378853_/ZN (NAND3_X4)
   0.08    9.12 ^ _378898_/ZN (NOR4_X4)
   0.05    9.17 v _378914_/ZN (NAND4_X4)
   0.17    9.34 ^ _378915_/ZN (NOR4_X4)
   0.10    9.45 ^ _379065_/ZN (AND3_X1)
   0.02    9.46 v _380487_/ZN (AOI221_X1)
   0.05    9.52 v _380489_/ZN (OR2_X1)
   0.04    9.56 ^ _380490_/ZN (NOR2_X1)
   0.07    9.63 ^ _380511_/ZN (XNOR2_X2)
   0.09    9.72 ^ _380512_/Z (XOR2_X2)
   0.03    9.75 v _384794_/ZN (NAND3_X2)
   0.07    9.82 ^ _384796_/ZN (OAI21_X4)
   0.06    9.88 v _393798_/ZN (NAND4_X4)
   0.13   10.01 ^ _393840_/ZN (NOR4_X4)
   0.02   10.03 v _393965_/ZN (NAND2_X1)
   0.05   10.08 v _393966_/ZN (XNOR2_X1)
   0.14   10.22 ^ _393967_/ZN (AOI222_X2)
   0.04   10.26 v _393968_/Z (XOR2_X2)
   0.10   10.36 v _393969_/ZN (OR3_X1)
   0.15   10.52 ^ _393970_/ZN (NOR4_X4)
   0.06   10.58 v _397426_/ZN (OAI211_X4)
   0.08   10.66 v _400243_/ZN (OR3_X2)
   0.04   10.70 v _400244_/ZN (AND2_X2)
   0.06   10.76 v _400248_/Z (MUX2_X1)
   0.12   10.88 ^ _400250_/ZN (AOI221_X4)
   0.02   10.90 v _400269_/ZN (OAI21_X2)
   0.12   11.03 ^ _400353_/ZN (AOI221_X4)
   0.07   11.09 v _400441_/ZN (OAI221_X4)
   0.10   11.19 ^ _400604_/ZN (AOI221_X2)
   0.02   11.21 v _400606_/ZN (AOI21_X1)
   0.00   11.21 v v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[131]$_DFFE_PN_/D (DFF_X2)
          11.21   data arrival time

  30.00   30.00   clock clk (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[131]$_DFFE_PN_/CK (DFF_X2)
  -0.07   29.93   library setup time
          29.93   data required time
---------------------------------------------------------
          29.93   data required time
         -11.21   data arrival time
---------------------------------------------------------
          18.72   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 v v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/Q (DFF_X1)
   0.01    0.09 ^ _406426_/ZN (INV_X1)
   0.01    0.10 v _406427_/ZN (AOI21_X1)
   0.00    0.10 v v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data[252]$_DFFE_PN_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.0555

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
16.9445

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
240.160159

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-03   5.77e-04   3.93e-04   3.22e-03  12.9%
Combinational          5.74e-03   6.41e-03   9.58e-03   2.17e-02  87.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.99e-03   6.99e-03   9.97e-03   2.49e-02 100.0%
                          32.0%      28.0%      40.0%
