****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 16:08:31 2022
****************************************


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00 +     0.25 r
  U88/ZN (CKND3BWP)                                       0.04 +     0.29 f
  U13799/ZN (NR2D0BWP)                                    0.04 +     0.34 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 +     0.42 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 +     0.49 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 +     0.56 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 +     0.62 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 +     0.69 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 +     0.76 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 +     0.82 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 +     0.89 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 +     0.95 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 +     1.02 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 +     1.09 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 +     1.16 r
  mult_161_2/S4_0/S (FA1D0BWP)                            0.08 +     1.24 f
  U4117/Z (XOR2D0BWP)                                     0.05 +     1.29 r
  U14743/ZN (INR2D0BWP)                                   0.04 +     1.34 r
  U4108/Z (XOR2D0BWP)                                     0.05 +     1.39 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 +     1.47 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.06 +     1.53 r
  U900/Z (CKBD0BWP)                                       0.06 +     1.59 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 +     1.67 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 +     1.71 r
  U920/Z (BUFFD1BWP)                                      0.04 +     1.75 r
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.05 +     1.80 r
  add_0_root_add_0_root_add_161_3/U1_19/S (FA1D0BWP)      0.06 +     1.85 r
  U931/Z (CKBD1BWP)                                       0.06 +     1.91 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.01 +     1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.07      10.07
  clock reconvergence pessimism                           0.00      10.07
  clock uncertainty                                      -0.15       9.92
  out1_node0_reg[19]/CP (EDFQD1BWP)                                  9.92 r
  library setup time                                     -0.04       9.87
  data required time                                                 9.87
  ------------------------------------------------------------------------------
  data required time                                                 9.87
  data arrival time                                                 -1.92
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.96


1
