selector_to_html = {"a[href=\"#_CPPv4N16AvidaCPU_InstLib6this_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib6this_tE\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib6this_tE\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib6this_tE\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a50dde90ab2e89621d54610be33430bf2\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">this_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib\"><span class=\"n\"><span class=\"pre\">AvidaCPU_InstLib</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::HARDWARE_T\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::ARG_T\"><span class=\"n\"><span class=\"pre\">ARG_T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::ARG_COUNT\"><span class=\"n\"><span class=\"pre\">ARG_COUNT</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib11Inst_OutputER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib11Inst_OutputER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib11Inst_OutputER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib11Inst_OutputER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Output__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ab5f0ec1e6b348f178af40ba0a01f6f4b\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Output</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib12Inst_TestEquER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib12Inst_TestEquER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib12Inst_TestEquER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib12Inst_TestEquER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_TestEqu__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a21ae1b1429653e5a0db9c21c2b694d1d\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_TestEqu</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"InstLib.html#_CPPv4I00_6size_tE7InstLib\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I00_6size_tE7InstLib\">\n<span id=\"_CPPv3I00_6size_tE7InstLib\"></span><span id=\"_CPPv2I00_6size_tE7InstLib\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_T</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_COUNT</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classInstLib\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">InstLib</span></span></span><br/></dt><dd><p>InstLib maintains a set of instructions for use in virtual hardware. </p></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib10Inst_WhileER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib10Inst_WhileER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib10Inst_WhileER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib10Inst_WhileER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_While__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a6a2c7c254f32ab18dc0baa3989b07fb4\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_While</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_NotER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_NotER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_NotER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_NotER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Not__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a4742306ce86dfe6e344fbbb153141400\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Not</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib14DefaultInstLibEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib14DefaultInstLibEv\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib14DefaultInstLibEv\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib14DefaultInstLibEv\"></span><span id=\"AvidaCPU_InstLib::DefaultInstLib\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a35907a0620b4dae1a13efa8a74e31d8f\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6this_tE\" title=\"AvidaCPU_InstLib::this_t\"><span class=\"n\"><span class=\"pre\">this_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">DefaultInstLib</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib5arg_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib5arg_tE\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib5arg_tE\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib5arg_tE\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a3323e2511e3ea8c47fcdd985f601a7f8\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">arg_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::ARG_T\"><span class=\"n\"><span class=\"pre\">ARG_T</span></span></a><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib10hardware_tE\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib10hardware_tE\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib10hardware_tE\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a7989373961944a25036d03a530ea81dd\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::HARDWARE_T\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></a><br/></dt><dd></dd>", "a[href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I00_6size_tE16AvidaCPU_InstLib\">\n<span id=\"_CPPv3I00_6size_tE16AvidaCPU_InstLib\"></span><span id=\"_CPPv2I00_6size_tE16AvidaCPU_InstLib\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_T</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_COUNT</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"structAvidaCPU__InstLib\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_InstLib</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"InstLib.html#_CPPv4I00_6size_tE7InstLib\" title=\"InstLib\"><span class=\"n\"><span class=\"pre\">InstLib</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::HARDWARE_T\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd><p>AvidaCPU_InstLib is a pure-virtual class that defines a series of instructions that can be used with AvidaCPU_Base or any of its derived classes. </p></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib9Inst_PushER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib9Inst_PushER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib9Inst_PushER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib9Inst_PushER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Push__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a56a23ff1e7938c2dd6d5f13bcc2ad76f\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Push</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib11Inst_DefineER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib11Inst_DefineER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib11Inst_DefineER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib11Inst_DefineER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Define__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a9f3591a02fd3965d4fc2eb7995b9f081\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Define</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib14Inst_CountdownER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib14Inst_CountdownER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib14Inst_CountdownER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib14Inst_CountdownER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Countdown__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ae364d0f1baa42ef674df4a7cc1906b46\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Countdown</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib13Inst_TestNEquER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib13Inst_TestNEquER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib13Inst_TestNEquER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib13Inst_TestNEquER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_TestNEqu__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a175180ca94af41b1eb2c2b378c9d9752\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_TestNEqu</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_SubER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_SubER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_SubER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_SubER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Sub__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ae221cff6848095e06f50db8b96058195\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Sub</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib10Inst_InputER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib10Inst_InputER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib10Inst_InputER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib10Inst_InputER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Input__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ab062b6c4b8167ac718d06b9ef5a26aff\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Input</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib12Inst_CopyValER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib12Inst_CopyValER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib12Inst_CopyValER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib12Inst_CopyValER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_CopyVal__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a1229983b2e7236add1cf851931898282\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_CopyVal</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_PopER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_PopER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_PopER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_PopER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Pop__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a3393555fb5c15024a79580cf8fabed43\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Pop</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib9arg_countE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib9arg_countE\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib9arg_countE\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib9arg_countE\"></span><span id=\"AvidaCPU_InstLib::arg_count__s\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a2f61b04991ca3733e85d666021a09c9e\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">constexpr</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">arg_count</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::ARG_COUNT\"><span class=\"n\"><span class=\"pre\">ARG_COUNT</span></span></a><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_DivER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_DivER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_DivER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_DivER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Div__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a04bea164433222e8427316b6a66f1aaa\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Div</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib13Inst_ScopeRegER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib13Inst_ScopeRegER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib13Inst_ScopeRegER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib13Inst_ScopeRegER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_ScopeReg__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1aa4beb228762aaeec672ac9530550be66\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_ScopeReg</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#avidacpu-instlib-hpp\"]": "<h1 class=\"tippy-header\" style=\"margin-top: 0;\">AvidaCPU_InstLib.hpp<a class=\"headerlink\" href=\"#avidacpu-instlib-hpp\" title=\"Link to this heading\">\uf0c1</a></h1><p>A specialized version of InstLib to handle AvidaCPU Instructions. </p>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib9Inst_CallER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib9Inst_CallER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib9Inst_CallER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib9Inst_CallER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Call__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a2ea21b8ea25ba06d5d0d0241862e4ccc\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Call</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib11Inst_SetRegER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib11Inst_SetRegER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib11Inst_SetRegER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib11Inst_SetRegER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_SetReg__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1af96a04055a33a3207e7b0122042d6682\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_SetReg</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib7Inst_IfER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib7Inst_IfER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib7Inst_IfER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib7Inst_IfER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_If__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1aff31c308128b3401f3ba625bb3ed35c9\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_If</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_IncER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_IncER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_IncER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_IncER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Inc__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a61e13315116c7c6e3e8ffc89461413b1\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Inc</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_DecER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_DecER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_DecER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_DecER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Dec__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a836a7288c1dfee4ec0aa3cc09e2ba3ae\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Dec</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib13Inst_TestLessER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib13Inst_TestLessER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib13Inst_TestLessER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib13Inst_TestLessER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_TestLess__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a46d8f99660043d4514c11db7ae69fbf1\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_TestLess</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_AddER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_AddER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_AddER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_AddER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Add__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ae65fed3aa5e3271884210527cf32683e\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Add</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib6inst_tE\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib6inst_tE\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib6inst_tE\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a4c7e6c96e58f55415e8e36eb3a047c1e\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">inst_t</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib8Inst_ModER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib8Inst_ModER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib8Inst_ModER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib8Inst_ModER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Mod__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1ac3a8248aef285a00d7e56acd3ddfc83c\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Mod</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib9Inst_MultER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib9Inst_MultER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib9Inst_MultER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib9Inst_MultER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Mult__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1adf620e63c41f43b363d7c48ef67b2d28\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Mult</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib10Inst_BreakER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib10Inst_BreakER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib10Inst_BreakER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib10Inst_BreakER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Break__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a57e598e381a96a7ac0fc938a61e86ee6\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Break</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N16AvidaCPU_InstLib10Inst_ScopeER10hardware_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N16AvidaCPU_InstLib10Inst_ScopeER10hardware_tRK6inst_t\">\n<span id=\"_CPPv3N16AvidaCPU_InstLib10Inst_ScopeER10hardware_tRK6inst_t\"></span><span id=\"_CPPv2N16AvidaCPU_InstLib10Inst_ScopeER10hardware_tRK6inst_t\"></span><span id=\"AvidaCPU_InstLib::Inst_Scope__hardware_tR.inst_tCR\"></span><span class=\"target\" id=\"structAvidaCPU__InstLib_1a3af7fa30947b0c4ba3ce126a3c8d2ec9\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Inst_Scope</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib10hardware_tE\" title=\"AvidaCPU_InstLib::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">hw</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N16AvidaCPU_InstLib6inst_tE\" title=\"AvidaCPU_InstLib::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>"}
skip_classes = ["headerlink", "sd-stretched-link"]

window.onload = function () {
    for (const [select, tip_html] of Object.entries(selector_to_html)) {
        const links = document.querySelectorAll(` ${select}`);
        for (const link of links) {
            if (skip_classes.some(c => link.classList.contains(c))) {
                continue;
            }

            tippy(link, {
                content: tip_html,
                allowHTML: true,
                arrow: true,
                placement: 'auto-start', maxWidth: 500, interactive: false,

            });
        };
    };
    console.log("tippy tips loaded!");
};
