clock_divider.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/1cd4/src/clock_divider.vhd,
design_1_clock_divider_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd,
xlconstant.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/e147/xlconstant.vhd,
design_1_xlconstant_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd,
ramControl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/dbd9/src/ramControl.vhd,
design_1_ramControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ramControl_0_0/sim/design_1_ramControl_0_0.vhd,
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
design_1_clock_divider_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd,
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,
segment_decoder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/f967/src/segment_decoder.vhd,
EightDisplayControl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/f967/src/EightDisplayControl.vhd,
design_1_EightDisplayControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_EightDisplayControl_0_0/sim/design_1_EightDisplayControl_0_0.vhd,
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
design_1_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd,
xlslice.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/ipshared/c49f/xlslice.vhd,
design_1_xlslice_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.vhd,
design_1_xlslice_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.vhd,
design_1_xlconstant_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd,
design_1_xlconstant_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/src/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd,
AverageFSM.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/ipshared/ca55/src/AverageFSM.vhd,
design_1_AverageFSM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/src/design_1_AverageFSM_0_0/sim/design_1_AverageFSM_0_0.vhd,
wordToRegisto.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6b66/src/wordToRegisto.vhd,
design_1_wordToRegisto_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_wordToRegisto_0_0/sim/design_1_wordToRegisto_0_0.vhd,
design_1_xlslice_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.vhd,
design_1_xlconstant_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
