// Seed: 55377613
module module_0 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    output supply0 id_5,
    output wire id_6,
    input supply0 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri0 id_14
    , id_20,
    input tri1 id_15,
    output wor id_16,
    output wand id_17,
    output tri id_18
);
  assign id_17 = -1 < id_13;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output wand id_4
);
  logic \id_6 ;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_11 = 0;
  wire id_7;
  ;
endmodule
