############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################

set_directive_unroll "pool/pool_label4"
set_directive_unroll "pool/pool_label5"
set_directive_unroll "pool/pool_label6"
set_directive_pipeline -II 50 "pool/pool_label3"
