[05/29 12:58:11      0s] 
[05/29 12:58:11      0s] Cadence Innovus(TM) Implementation System.
[05/29 12:58:11      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/29 12:58:11      0s] 
[05/29 12:58:11      0s] Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
[05/29 12:58:11      0s] Options:	-nowin -init mult8x8.tcl 
[05/29 12:58:11      0s] Date:		Fri May 29 12:58:11 2020
[05/29 12:58:11      0s] Host:		remote02 (x86_64 w/Linux 3.10.0-1062.9.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB)
[05/29 12:58:11      0s] OS:		Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
[05/29 12:58:11      0s] 
[05/29 12:58:11      0s] License:
[05/29 12:58:11      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/29 12:58:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/29 12:58:28      8s] @(#)CDS: Innovus v19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/29 12:58:28      8s] @(#)CDS: NanoRoute 19.10-p002_1 NR190418-1643/19_10-UB (database version 18.20, 458.7.1) {superthreading v1.51}
[05/29 12:58:28      8s] @(#)CDS: AAE 19.10-b002 (64bit) 04/19/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/29 12:58:28      8s] @(#)CDS: CTE 19.10-p002_1 () Apr 19 2019 06:39:48 ( )
[05/29 12:58:28      8s] @(#)CDS: SYNTECH 19.10-b001_1 () Apr  4 2019 03:00:51 ( )
[05/29 12:58:28      8s] @(#)CDS: CPE v19.10-p002
[05/29 12:58:28      8s] @(#)CDS: IQuantus/TQuantus 19.1.0-e101 (64bit) Thu Feb 28 10:29:46 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/29 12:58:28      8s] @(#)CDS: OA 22.60-p012 Thu Dec 20 13:36:08 2018
[05/29 12:58:28      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/29 12:58:28      8s] @(#)CDS: RCDB 11.14.18
[05/29 12:58:28      8s] @(#)CDS: STYLUS 19.10-b001_1 (03/15/2019 08:18 PDT)
[05/29 12:58:28      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_765_remote02_dk2990_v8t1RF.

[05/29 12:58:28      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[05/29 12:58:28      8s] 
[05/29 12:58:28      8s] **INFO:  MMMC transition support version v31-84 
[05/29 12:58:28      8s] 
[05/29 12:58:28      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/29 12:58:28      8s] <CMD> suppressMessage ENCEXT-2799
[05/29 12:58:28      8s] Sourcing file "mult8x8.tcl" ...
[05/29 12:58:28      8s] <CMD> set init_verilog ../../dc/mult8x8/mult8x8.nl.v
[05/29 12:58:28      8s] <CMD> set init_io_file ./mult8x8.io
[05/29 12:58:28      8s] <CMD> set init_lef_file {/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef}
[05/29 12:58:28      8s] <CMD> set init_mmmc_file ./mmmc.view
[05/29 12:58:28      8s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[05/29 12:58:28      8s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[05/29 12:58:28      8s] <CMD> set init_pwr_net VDD
[05/29 12:58:28      8s] <CMD> set init_gnd_net VSS
[05/29 12:58:28      8s] <CMD> set_message -no_limit
[05/29 12:58:28      8s] <CMD> init_design
[05/29 12:58:28      8s] #% Begin Load MMMC data ... (date=05/29 12:58:28, mem=389.8M)
[05/29 12:58:28      8s] #% End Load MMMC data ... (date=05/29 12:58:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=390.0M, current mem=390.0M)
[05/29 12:58:28      8s] 
[05/29 12:58:28      8s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef ...
[05/29 12:58:28      8s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/29 12:58:28      8s] The LEF parser will ignore this statement.
[05/29 12:58:28      8s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 48.
[05/29 12:58:28      8s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/29 12:58:28      8s] The LEF parser will ignore this statement.
[05/29 12:58:28      8s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 369.
[05/29 12:58:28      8s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/29 12:58:28      8s] The LEF parser will ignore this statement.
[05/29 12:58:28      8s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 379.
[05/29 12:58:28      8s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/29 12:58:28      8s] The LEF parser will ignore this statement.
[05/29 12:58:28      8s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 389.
[05/29 12:58:28      8s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/29 12:58:28      8s] The LEF parser will ignore this statement.
[05/29 12:58:28      8s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 399.
[05/29 12:58:28      8s] 
[05/29 12:58:28      8s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef ...
[05/29 12:58:28      8s] Set DBUPerIGU to M2 pitch 400.
[05/29 12:58:28      8s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef at line 68760.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIELOTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIEHITS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/29 12:58:28      8s] Type 'man IMPLF-201' for more detail.
[05/29 12:58:28      8s] 
[05/29 12:58:28      8s] viaInitial starts at Fri May 29 12:58:28 2020
viaInitial ends at Fri May 29 12:58:28 2020

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/29 12:58:28      8s] Loading view definition file from ./mmmc.view
[05/29 12:58:28      8s] Reading typical_lib timing library '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib' ...
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:28      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'HOLDX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'RB' of cell 'RF1R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R1B' of cell 'RF2R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R2B' of cell 'RF2R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIEHITS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIELOTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TS'. The cell will only be used for analysis. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/29 12:58:29      9s] Read 527 cells in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' 
[05/29 12:58:29      9s] *** End library_loading (cpu=0.02min, real=0.02min, mem=31.4M, fe_cpu=0.17min, fe_real=0.30min, fe_mem=572.2M) ***
[05/29 12:58:29      9s] #% Begin Load netlist data ... (date=05/29 12:58:29, mem=412.9M)
[05/29 12:58:29      9s] *** Begin netlist parsing (mem=572.2M) ***
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29      9s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/29 12:58:29     10s] Created 527 new cells from 1 timing libraries.
[05/29 12:58:29     10s] Reading netlist ...
[05/29 12:58:29     10s] Backslashed names will retain backslash and a trailing blank character.
[05/29 12:58:29     10s] Reading verilog netlist '../../dc/mult8x8/mult8x8.nl.v'
[05/29 12:58:29     10s] 
[05/29 12:58:29     10s] *** Memory Usage v#1 (Current mem = 572.152M, initial mem = 256.707M) ***
[05/29 12:58:29     10s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=572.2M) ***
[05/29 12:58:29     10s] #% End Load netlist data ... (date=05/29 12:58:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=421.5M, current mem=421.5M)
[05/29 12:58:29     10s] Top level cell is mult8x8.
[05/29 12:58:29     10s] Hooked 527 DB cells to tlib cells.
[05/29 12:58:29     10s] Starting recursive module instantiation check.
[05/29 12:58:29     10s] No recursion found.
[05/29 12:58:29     10s] Building hierarchical netlist for Cell mult8x8 ...
[05/29 12:58:30     10s] *** Netlist is unique.
[05/29 12:58:30     10s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[05/29 12:58:30     10s] ** info: there are 536 modules.
[05/29 12:58:30     10s] ** info: there are 729 stdCell insts.
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] *** Memory Usage v#1 (Current mem = 609.578M, initial mem = 256.707M) ***
[05/29 12:58:30     10s] Reading IO assignment file "./mult8x8.io" ...
[05/29 12:58:30     10s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/29 12:58:30     10s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/29 12:58:30     10s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/29 12:58:30     10s] Set Default Net Delay as 1000 ps.
[05/29 12:58:30     10s] Set Default Net Load as 0.5 pF. 
[05/29 12:58:30     10s] Set Default Input Pin Transition as 0.1 ps.
[05/29 12:58:30     10s] Extraction setup Started 
[05/29 12:58:30     10s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/29 12:58:30     10s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2773' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/29 12:58:30     10s] Type 'man IMPEXT-2776' for more detail.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.00768 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/29 12:58:30     10s] Summary of Active RC-Corners : 
[05/29 12:58:30     10s]  
[05/29 12:58:30     10s]  Analysis View: typical
[05/29 12:58:30     10s]     RC-Corner Name        : typical_rc
[05/29 12:58:30     10s]     RC-Corner Index       : 0
[05/29 12:58:30     10s]     RC-Corner Temperature : 25 Celsius
[05/29 12:58:30     10s]     RC-Corner Cap Table   : ''
[05/29 12:58:30     10s]     RC-Corner PreRoute Res Factor         : 1
[05/29 12:58:30     10s]     RC-Corner PreRoute Cap Factor         : 1
[05/29 12:58:30     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/29 12:58:30     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/29 12:58:30     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/29 12:58:30     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/29 12:58:30     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/29 12:58:30     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/29 12:58:30     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/29 12:58:30     10s] LayerId::1 widthSet size::1
[05/29 12:58:30     10s] LayerId::2 widthSet size::1
[05/29 12:58:30     10s] LayerId::3 widthSet size::1
[05/29 12:58:30     10s] LayerId::4 widthSet size::1
[05/29 12:58:30     10s] LayerId::5 widthSet size::1
[05/29 12:58:30     10s] LayerId::6 widthSet size::1
[05/29 12:58:30     10s] LayerId::7 widthSet size::1
[05/29 12:58:30     10s] LayerId::8 widthSet size::1
[05/29 12:58:30     10s] Updating RC grid for preRoute extraction ...
[05/29 12:58:30     10s] Initializing multi-corner resistance tables ...
[05/29 12:58:30     10s] *Info: initialize multi-corner CTS.
[05/29 12:58:30     10s] Reading timing constraints file '../../dc/mult8x8/mult8x8.syn.sdc' ...
[05/29 12:58:30     10s] Current (total cpu=0:00:10.4, real=0:00:19.0, peak res=585.3M, current mem=585.3M)
[05/29 12:58:30     10s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../dc/mult8x8/mult8x8.syn.sdc, Line 8).
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] INFO (CTE): Reading of timing constraints file ../../dc/mult8x8/mult8x8.syn.sdc completed, with 1 WARNING
[05/29 12:58:30     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=604.2M, current mem=604.2M)
[05/29 12:58:30     10s] Current (total cpu=0:00:10.4, real=0:00:19.0, peak res=604.2M, current mem=604.2M)
[05/29 12:58:30     10s] Creating Cell Server ...(0, 1, 1, 1)
[05/29 12:58:30     10s] Summary for sequential cells identification: 
[05/29 12:58:30     10s]   Identified SBFF number: 120
[05/29 12:58:30     10s]   Identified MBFF number: 0
[05/29 12:58:30     10s]   Identified SB Latch number: 0
[05/29 12:58:30     10s]   Identified MB Latch number: 0
[05/29 12:58:30     10s]   Not identified SBFF number: 0
[05/29 12:58:30     10s]   Not identified MBFF number: 0
[05/29 12:58:30     10s]   Not identified SB Latch number: 0
[05/29 12:58:30     10s]   Not identified MB Latch number: 0
[05/29 12:58:30     10s]   Number of sequential cells which are not FFs: 34
[05/29 12:58:30     10s] Total number of combinational cells: 363
[05/29 12:58:30     10s] Total number of sequential cells: 154
[05/29 12:58:30     10s] Total number of tristate cells: 10
[05/29 12:58:30     10s] Total number of level shifter cells: 0
[05/29 12:58:30     10s] Total number of power gating cells: 0
[05/29 12:58:30     10s] Total number of isolation cells: 0
[05/29 12:58:30     10s] Total number of power switch cells: 0
[05/29 12:58:30     10s] Total number of pulse generator cells: 0
[05/29 12:58:30     10s] Total number of always on buffers: 0
[05/29 12:58:30     10s] Total number of retention cells: 0
[05/29 12:58:30     10s] List of usable buffers: BUFX12TS BUFX16TS BUFX20TS BUFX3TS BUFX2TS BUFX4TS BUFX6TS BUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS
[05/29 12:58:30     10s] Total number of usable buffers: 16
[05/29 12:58:30     10s] List of unusable buffers:
[05/29 12:58:30     10s] Total number of unusable buffers: 0
[05/29 12:58:30     10s] List of usable inverters: CLKINVX1TS CLKINVX12TS CLKINVX16TS CLKINVX20TS CLKINVX2TS CLKINVX3TS INVX1TS CLKINVX4TS CLKINVX6TS CLKINVX8TS INVX12TS INVX16TS INVX20TS INVX2TS INVX3TS INVXLTS INVX4TS INVX6TS INVX8TS
[05/29 12:58:30     10s] Total number of usable inverters: 19
[05/29 12:58:30     10s] List of unusable inverters: RFRDX2TS RFRDX1TS RFRDX4TS
[05/29 12:58:30     10s] Total number of unusable inverters: 3
[05/29 12:58:30     10s] List of identified usable delay cells: DLY1X1TS DLY1X4TS DLY2X1TS DLY2X4TS DLY3X1TS DLY3X4TS DLY4X1TS DLY4X4TS
[05/29 12:58:30     10s] Total number of identified usable delay cells: 8
[05/29 12:58:30     10s] List of identified unusable delay cells:
[05/29 12:58:30     10s] Total number of identified unusable delay cells: 0
[05/29 12:58:30     10s] Creating Cell Server, finished. 
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] Deleting Cell Server ...
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] *** Summary of all messages that are not suppressed in this session:
[05/29 12:58:30     10s] Severity  ID               Count  Summary                                  
[05/29 12:58:30     10s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/29 12:58:30     10s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/29 12:58:30     10s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/29 12:58:30     10s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/29 12:58:30     10s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/29 12:58:30     10s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/29 12:58:30     10s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/29 12:58:30     10s] WARNING   TECHLIB-436        666  Attribute '%s' on '%s' pin '%s' of cell ...
[05/29 12:58:30     10s] *** Message Summary: 2404 warning(s), 0 error(s)
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] <CMD> floorPlan -s 240 54.0 8.4 8.4 8.4 8.4
[05/29 12:58:30     10s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/29 12:58:30     10s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/29 12:58:30     10s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/29 12:58:30     10s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/29 12:58:30     10s] <CMD> redraw
[05/29 12:58:30     10s] <CMD> fit
[05/29 12:58:30     10s] #####################
[05/29 12:58:30     10s] ###
[05/29 12:58:30     10s] ### Power Routing ...
[05/29 12:58:30     10s] ###
[05/29 12:58:30     10s] #####################
[05/29 12:58:30     10s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/29 12:58:30     10s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/29 12:58:30     10s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/29 12:58:30     10s] 729 new pwr-pin connections were made to global net 'VDD'.
[05/29 12:58:30     10s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/29 12:58:30     10s] 729 new gnd-pin connections were made to global net 'VSS'.
[05/29 12:58:30     10s] <CMD> applyGlobalNets
[05/29 12:58:30     10s] *** Checked 4 GNC rules.
[05/29 12:58:30     10s] *** Applying global-net connections...
[05/29 12:58:30     10s] net ignore based on current view = 0
[05/29 12:58:30     10s] 729 new pwr-pin connections were made to global net 'VDD'.
[05/29 12:58:30     10s] 729 new gnd-pin connections were made to global net 'VSS'.
[05/29 12:58:30     10s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/29 12:58:30     10s] <CMD> addRing -nets {VDD VSS} -type core_rings -layer {top M3 bottom M3 left M2 right M2} -width 2.4 -spacing 1.2 -center 1
[05/29 12:58:30     10s] #% Begin addRing (date=05/29 12:58:30, mem=631.9M)
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 802.6M)
[05/29 12:58:30     10s] Ring generation is complete.
[05/29 12:58:30     10s] vias are now being generated.
[05/29 12:58:30     10s] addRing created 8 wires.
[05/29 12:58:30     10s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] |  Layer |     Created    |     Deleted    |
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] |   M2   |        4       |       NA       |
[05/29 12:58:30     10s] |   V2   |        8       |        0       |
[05/29 12:58:30     10s] |   M3   |        4       |       NA       |
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] #% End addRing (date=05/29 12:58:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=633.7M, current mem=633.7M)
[05/29 12:58:30     10s] <CMD> redraw
[05/29 12:58:30     10s] <CMD> sroute -nets {VDD VSS} -allowJogging 0 -allowLayerChange 0
[05/29 12:58:30     10s] #% Begin sroute (date=05/29 12:58:30, mem=633.7M)
[05/29 12:58:30     10s] *** Begin SPECIAL ROUTE on Fri May 29 12:58:30 2020 ***
[05/29 12:58:30     10s] SPECIAL ROUTE ran on directory: /courses/ee6321/share/6321-spring2020/ta/innovus/mult8x8
[05/29 12:58:30     10s] SPECIAL ROUTE ran on machine: remote02 (Linux 3.10.0-1062.9.1.el7.x86_64 x86_64 3.86Ghz)
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] Begin option processing ...
[05/29 12:58:30     10s] srouteConnectPowerBump set to false
[05/29 12:58:30     10s] routeSelectNet set to "VDD VSS"
[05/29 12:58:30     10s] routeSpecial set to true
[05/29 12:58:30     10s] srouteConnectConverterPin set to false
[05/29 12:58:30     10s] srouteFollowCorePinEnd set to 3
[05/29 12:58:30     10s] srouteNoLayerChangeRoute set to true
[05/29 12:58:30     10s] sroutePadPinAllPorts set to true
[05/29 12:58:30     10s] sroutePreserveExistingRoutes set to true
[05/29 12:58:30     10s] srouteRoutePowerBarPortOnBothDir set to true
[05/29 12:58:30     10s] srouteStraightConnections set to "straightWithDrcClean"
[05/29 12:58:30     10s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1679.00 megs.
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] Reading DB technology information...
[05/29 12:58:30     10s] Finished reading DB technology information.
[05/29 12:58:30     10s] Reading floorplan and netlist information...
[05/29 12:58:30     10s] Finished reading floorplan and netlist information.
[05/29 12:58:30     10s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/29 12:58:30     10s] Read in 535 macros, 49 used
[05/29 12:58:30     10s] Read in 48 components
[05/29 12:58:30     10s]   48 core components: 48 unplaced, 0 placed, 0 fixed
[05/29 12:58:30     10s] Read in 34 physical pins
[05/29 12:58:30     10s]   34 physical pins: 0 unplaced, 0 placed, 34 fixed
[05/29 12:58:30     10s] Read in 34 nets
[05/29 12:58:30     10s] Read in 2 special nets, 2 routed
[05/29 12:58:30     10s] Read in 130 terminals
[05/29 12:58:30     10s] 2 nets selected.
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] Begin power routing ...
[05/29 12:58:30     10s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/29 12:58:30     10s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/29 12:58:30     10s] Type 'man IMPSR-1256' for more detail.
[05/29 12:58:30     10s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/29 12:58:30     10s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/29 12:58:30     10s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/29 12:58:30     10s] Type 'man IMPSR-1256' for more detail.
[05/29 12:58:30     10s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/29 12:58:30     10s] CPU time for FollowPin 0 seconds
[05/29 12:58:30     10s] CPU time for FollowPin 0 seconds
[05/29 12:58:30     10s]   Number of IO ports routed: 0
[05/29 12:58:30     10s]   Number of Block ports routed: 0
[05/29 12:58:30     10s]   Number of Stripe ports routed: 0
[05/29 12:58:30     10s]   Number of Core ports routed: 32
[05/29 12:58:30     10s]   Number of Pad ports routed: 0
[05/29 12:58:30     10s]   Number of Power Bump ports routed: 0
[05/29 12:58:30     10s]   Number of Followpin connections: 16
[05/29 12:58:30     10s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1687.00 megs.
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s]  Begin updating DB with routing results ...
[05/29 12:58:30     10s]  Updating DB with 34 io pins ...
[05/29 12:58:30     10s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/29 12:58:30     10s] Pin and blockage extraction finished
[05/29 12:58:30     10s] 
[05/29 12:58:30     10s] sroute created 48 wires.
[05/29 12:58:30     10s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] |  Layer |     Created    |     Deleted    |
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] |   M1   |       48       |       NA       |
[05/29 12:58:30     10s] |   V1   |       32       |        0       |
[05/29 12:58:30     10s] +--------+----------------+----------------+
[05/29 12:58:30     10s] #% End sroute (date=05/29 12:58:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=650.9M, current mem=641.6M)
[05/29 12:58:30     10s] <CMD> loadIoFile ./mult8x8.io
[05/29 12:58:30     10s] Reading IO assignment file "./mult8x8.io" ...
[05/29 12:58:30     10s] <CMD> redraw
[05/29 12:58:30     10s] <CMD> saveDesign mult8x8.floorplan.enc
[05/29 12:58:30     10s] #% Begin save design ... (date=05/29 12:58:30, mem=642.0M)
[05/29 12:58:30     10s] % Begin Save ccopt configuration ... (date=05/29 12:58:30, mem=645.0M)
[05/29 12:58:30     10s] % End Save ccopt configuration ... (date=05/29 12:58:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=645.9M, current mem=645.9M)
[05/29 12:58:30     10s] % Begin Save netlist data ... (date=05/29 12:58:30, mem=645.9M)
[05/29 12:58:30     10s] Writing Binary DB to mult8x8.floorplan.enc.dat/mult8x8.v.bin in single-threaded mode...
[05/29 12:58:30     10s] % End Save netlist data ... (date=05/29 12:58:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=645.9M, current mem=645.9M)
[05/29 12:58:30     10s] Saving congestion map file mult8x8.floorplan.enc.dat/mult8x8.route.congmap.gz ...
[05/29 12:58:31     10s] % Begin Save AAE data ... (date=05/29 12:58:31, mem=646.1M)
[05/29 12:58:31     10s] Saving AAE Data ...
[05/29 12:58:31     10s] % End Save AAE data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=646.1M, current mem=646.1M)
[05/29 12:58:31     10s] % Begin Save clock tree data ... (date=05/29 12:58:31, mem=646.8M)
[05/29 12:58:31     10s] % End Save clock tree data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=646.8M, current mem=646.8M)
[05/29 12:58:31     10s] Saving preference file mult8x8.floorplan.enc.dat/gui.pref.tcl ...
[05/29 12:58:31     10s] Saving mode setting ...
[05/29 12:58:31     10s] Saving global file ...
[05/29 12:58:31     10s] % Begin Save floorplan data ... (date=05/29 12:58:31, mem=647.3M)
[05/29 12:58:31     10s] Saving floorplan file ...
[05/29 12:58:31     10s] % End Save floorplan data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=647.3M, current mem=647.3M)
[05/29 12:58:31     10s] Saving PG file mult8x8.floorplan.enc.dat/mult8x8.pg.gz
[05/29 12:58:31     10s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=809.9M) ***
[05/29 12:58:31     10s] Saving Drc markers ...
[05/29 12:58:31     10s] ... No Drc file written since there is no markers found.
[05/29 12:58:31     10s] % Begin Save placement data ... (date=05/29 12:58:31, mem=647.5M)
[05/29 12:58:31     10s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/29 12:58:31     10s] Save Adaptive View Pruing View Names to Binary file
[05/29 12:58:31     10s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=812.9M) ***
[05/29 12:58:31     10s] % End Save placement data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=647.5M, current mem=645.9M)
[05/29 12:58:31     10s] % Begin Save routing data ... (date=05/29 12:58:31, mem=645.9M)
[05/29 12:58:31     10s] Saving route file ...
[05/29 12:58:31     10s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=809.9M) ***
[05/29 12:58:31     10s] % End Save routing data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=646.0M, current mem=646.0M)
[05/29 12:58:31     10s] Saving property file mult8x8.floorplan.enc.dat/mult8x8.prop
[05/29 12:58:31     10s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=812.9M) ***
[05/29 12:58:31     10s] % Begin Save power constraints data ... (date=05/29 12:58:31, mem=646.5M)
[05/29 12:58:31     10s] % End Save power constraints data ... (date=05/29 12:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=646.6M, current mem=646.6M)
[05/29 12:58:33     11s] Generated self-contained design mult8x8.floorplan.enc.dat
[05/29 12:58:33     11s] #% End save design ... (date=05/29 12:58:33, total cpu=0:00:01.1, real=0:00:03.0, peak res=649.8M, current mem=649.8M)
[05/29 12:58:33     11s] *** Message Summary: 0 warning(s), 0 error(s)
[05/29 12:58:33     11s] 
[05/29 12:58:33     11s] ####################
[05/29 12:58:33     11s] ###
[05/29 12:58:33     11s] ### Place Design ...
[05/29 12:58:33     11s] ###
[05/29 12:58:33     11s] ####################
[05/29 12:58:33     11s] <CMD> setDesignMode -process 130 -flowEffort standard
[05/29 12:58:33     11s] ##  Process: 130           (User Set)               
[05/29 12:58:33     11s] ##     Node: (not set)                           
[05/29 12:58:33     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/29 12:58:33     11s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/29 12:58:33     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/29 12:58:33     11s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/29 12:58:33     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/29 12:58:33     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/29 12:58:33     11s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[05/29 12:58:33     11s] <CMD> setPlaceMode -timingDriven true -congEffort high
[05/29 12:58:33     11s] <CMD> setOptMode -fixFanoutLoad true -effort high -moveInst true -reclaimArea true
[05/29 12:58:33     11s] <CMD> place_design
[05/29 12:58:33     11s] -place_design_floorplan_mode false         # bool, default=false
[05/29 12:58:33     11s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 145, percentage of missing scan cell = 0.00% (0 / 145)
[05/29 12:58:33     11s] 
[05/29 12:58:33     11s] pdi colorize_geometry "" ""
[05/29 12:58:33     11s] 
[05/29 12:58:33     11s] #Start colorize_geometry on Fri May 29 12:58:33 2020
[05/29 12:58:33     11s] #
[05/29 12:58:33     12s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[05/29 12:58:33     12s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[05/29 12:58:33     12s] #Cpu time = 00:00:00
[05/29 12:58:33     12s] #Elapsed time = 00:00:00
[05/29 12:58:33     12s] #Increased memory = 20.66 (MB)
[05/29 12:58:33     12s] #Total memory = 671.22 (MB)
[05/29 12:58:33     12s] #Peak memory = 671.71 (MB)
[05/29 12:58:33     12s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri May 29 12:58:33 2020
[05/29 12:58:33     12s] #
[05/29 12:58:33     12s] ### 
[05/29 12:58:33     12s] ###   Scalability Statistics
[05/29 12:58:33     12s] ### 
[05/29 12:58:33     12s] ### ------------------------+----------------+----------------+----------------+
[05/29 12:58:33     12s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/29 12:58:33     12s] ### ------------------------+----------------+----------------+----------------+
[05/29 12:58:33     12s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/29 12:58:33     12s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/29 12:58:33     12s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/29 12:58:33     12s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[05/29 12:58:33     12s] ### ------------------------+----------------+----------------+----------------+
[05/29 12:58:33     12s] ### 
[05/29 12:58:33     12s] *** Starting placeDesign default flow ***
[05/29 12:58:33     12s] ### Creating LA Mngr. totSessionCpu=0:00:12.3 mem=850.1M
[05/29 12:58:33     12s] ### Creating LA Mngr, finished. totSessionCpu=0:00:12.3 mem=850.1M
[05/29 12:58:33     12s] *** Start deleteBufferTree ***
[05/29 12:58:33     12s] Info: Detect buffers to remove automatically.
[05/29 12:58:33     12s] Analyzing netlist ...
[05/29 12:58:33     12s] Updating netlist
[05/29 12:58:34     12s] AAE DB initialization (MEM=889.797 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/29 12:58:34     12s] siFlow : Timing analysis mode is single, using late cdB files
[05/29 12:58:34     12s] Start AAE Lib Loading. (MEM=889.797)
[05/29 12:58:34     12s] End AAE Lib Loading. (MEM=916.875 CPU=0:00:00.0 Real=0:00:00.0)
[05/29 12:58:34     12s] 
[05/29 12:58:34     12s] *summary: 56 instances (buffers/inverters) removed
[05/29 12:58:34     12s] *** Finish deleteBufferTree (0:00:00.6) ***
[05/29 12:58:34     12s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 12:58:34     12s] Set Using Default Delay Limit as 101.
[05/29 12:58:34     12s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 12:58:34     12s] Set Default Net Delay as 0 ps.
[05/29 12:58:34     12s] Set Default Net Load as 0 pF. 
[05/29 12:58:34     13s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 12:58:34     13s] Effort level <high> specified for reg2reg_tmp.765 path_group
[05/29 12:58:34     13s] #################################################################################
[05/29 12:58:34     13s] # Design Stage: PreRoute
[05/29 12:58:34     13s] # Design Name: mult8x8
[05/29 12:58:34     13s] # Design Mode: 130nm
[05/29 12:58:34     13s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:58:34     13s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:58:34     13s] # Signoff Settings: SI Off 
[05/29 12:58:34     13s] #################################################################################
[05/29 12:58:34     13s] Calculate delays in Single mode...
[05/29 12:58:34     13s] Topological Sorting (REAL = 0:00:00.0, MEM = 936.1M, InitMEM = 936.1M)
[05/29 12:58:34     13s] Start delay calculation (fullDC) (1 T). (MEM=936.094)
[05/29 12:58:34     13s] End AAE Lib Interpolated Model. (MEM=936.094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:34     13s] First Iteration Infinite Tw... 
[05/29 12:58:35     13s] Total number of fetched objects 707
[05/29 12:58:35     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:35     13s] End delay calculation. (MEM=1004.32 CPU=0:00:00.1 REAL=0:00:01.0)
[05/29 12:58:35     13s] End delay calculation (fullDC). (MEM=986.781 CPU=0:00:00.2 REAL=0:00:01.0)
[05/29 12:58:35     13s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 986.8M) ***
[05/29 12:58:35     13s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 12:58:35     13s] Set Using Default Delay Limit as 1000.
[05/29 12:58:35     13s] Set Default Net Delay as 1000 ps.
[05/29 12:58:35     13s] Set Default Net Load as 0.5 pF. 
[05/29 12:58:35     13s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/29 12:58:35     13s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:972.6M
[05/29 12:58:35     13s] Deleted 0 physical inst  (cell - / prefix -).
[05/29 12:58:35     13s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:972.6M
[05/29 12:58:35     13s] INFO: #ExclusiveGroups=0
[05/29 12:58:35     13s] INFO: There are no Exclusive Groups.
[05/29 12:58:35     13s] *** Starting "NanoPlace(TM) placement v#2 (mem=972.6M)" ...
[05/29 12:58:35     13s] Wait...
[05/29 12:58:37     16s] *** Build Buffered Sizing Timing Model
[05/29 12:58:37     16s] (cpu=0:00:02.7 mem=972.6M) ***
[05/29 12:58:38     16s] *** Build Virtual Sizing Timing Model
[05/29 12:58:38     16s] (cpu=0:00:03.1 mem=990.6M) ***
[05/29 12:58:38     16s] No user-set net weight.
[05/29 12:58:38     16s] Net fanout histogram:
[05/29 12:58:38     16s] 2		: 416 (58.9%) nets
[05/29 12:58:38     16s] 3		: 196 (27.8%) nets
[05/29 12:58:38     16s] 4     -	14	: 91 (12.9%) nets
[05/29 12:58:38     16s] 15    -	39	: 0 (0.0%) nets
[05/29 12:58:38     16s] 40    -	79	: 2 (0.3%) nets
[05/29 12:58:38     16s] 80    -	159	: 1 (0.1%) nets
[05/29 12:58:38     16s] 160   -	319	: 0 (0.0%) nets
[05/29 12:58:38     16s] 320   -	639	: 0 (0.0%) nets
[05/29 12:58:38     16s] 640   -	1279	: 0 (0.0%) nets
[05/29 12:58:38     16s] 1280  -	2559	: 0 (0.0%) nets
[05/29 12:58:38     16s] 2560  -	5119	: 0 (0.0%) nets
[05/29 12:58:38     16s] 5120+		: 0 (0.0%) nets
[05/29 12:58:38     16s] no activity file in design. spp won't run.
[05/29 12:58:38     16s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/29 12:58:38     16s] Scan chains were not defined.
[05/29 12:58:38     16s] #spOpts: N=130 
[05/29 12:58:38     16s] #std cell=687 (0 fixed + 687 movable) #buf cell=0 #inv cell=88 #block=0 (0 floating + 0 preplaced)
[05/29 12:58:38     16s] #ioInst=0 #net=706 #term=2099 #term/net=2.97, #fixedIo=34, #floatIo=0, #fixedPin=34, #floatPin=0
[05/29 12:58:38     16s] stdCell: 687 single + 0 double + 0 multi
[05/29 12:58:38     16s] Total standard cell length = 2.2160 (mm), area = 0.0080 (mm^2)
[05/29 12:58:38     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:996.6M
[05/29 12:58:38     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:996.6M
[05/29 12:58:38     16s] Core basic site is IBM13SITE
[05/29 12:58:38     16s] Use non-trimmed site array because memory saving is not enough.
[05/29 12:58:38     16s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:38     16s] SiteArray: use 49,152 bytes
[05/29 12:58:38     16s] SiteArray: current memory after site array memory allocation 998.6M
[05/29 12:58:38     16s] SiteArray: FP blocked sites are writable
[05/29 12:58:38     16s] Estimated cell power/ground rail width = 0.618 um
[05/29 12:58:38     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:38     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] ADSU 0.616 -> 0.624
[05/29 12:58:38     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:998.6M
[05/29 12:58:38     16s] Average module density = 0.624.
[05/29 12:58:38     16s] Density for the design = 0.624.
[05/29 12:58:38     16s]        = stdcell_area 5540 sites (7978 um^2) / alloc_area 8880 sites (12787 um^2).
[05/29 12:58:38     16s] Pin Density = 0.2332.
[05/29 12:58:38     16s]             = total # of pins 2099 / total area 9000.
[05/29 12:58:38     16s] OPERPROF: Starting spMPad at level 1, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] Initial padding reaches pin density 0.500 for top
[05/29 12:58:38     16s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.000
[05/29 12:58:38     16s] InitPadU 0.624 -> 0.787 for top
[05/29 12:58:38     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:998.6M
[05/29 12:58:38     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:998.6M
[05/29 12:58:38     16s] === lastAutoLevel = 7 
[05/29 12:58:38     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:998.6M
[05/29 12:58:38     16s] 0 delay mode for cte enabled initNetWt.
[05/29 12:58:38     16s] no activity file in design. spp won't run.
[05/29 12:58:38     16s] [spp] 0
[05/29 12:58:38     16s] [adp] 0:1:1:3
[05/29 12:58:38     16s] 0 delay mode for cte disabled initNetWt.
[05/29 12:58:38     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.108, MEM:1007.4M
[05/29 12:58:38     16s] Clock gating cells determined by native netlist tracing.
[05/29 12:58:38     16s] no activity file in design. spp won't run.
[05/29 12:58:38     16s] no activity file in design. spp won't run.
[05/29 12:58:38     16s] OPERPROF: Starting npMain at level 1, MEM:1007.4M
[05/29 12:58:39     16s] OPERPROF:   Starting npPlace at level 2, MEM:1015.4M
[05/29 12:58:39     16s] Iteration  1: Total net bbox = 6.924e+03 (6.28e+03 6.40e+02)
[05/29 12:58:39     16s]               Est.  stn bbox = 7.483e+03 (6.72e+03 7.66e+02)
[05/29 12:58:39     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1009.4M
[05/29 12:58:39     16s] Iteration  2: Total net bbox = 6.924e+03 (6.28e+03 6.40e+02)
[05/29 12:58:39     16s]               Est.  stn bbox = 7.483e+03 (6.72e+03 7.66e+02)
[05/29 12:58:39     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1009.4M
[05/29 12:58:39     16s] exp_mt_sequential is set from setPlaceMode option to 1
[05/29 12:58:39     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/29 12:58:39     16s] place_exp_mt_interval set to default 32
[05/29 12:58:39     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/29 12:58:39     16s] Iteration  3: Total net bbox = 7.791e+03 (7.12e+03 6.72e+02)
[05/29 12:58:39     16s]               Est.  stn bbox = 8.851e+03 (7.97e+03 8.79e+02)
[05/29 12:58:39     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1009.4M
[05/29 12:58:39     16s] Total number of setup views is 1.
[05/29 12:58:39     16s] Total number of active setup views is 1.
[05/29 12:58:39     16s] Active setup views:
[05/29 12:58:39     16s]     typical
[05/29 12:58:39     16s] Iteration  4: Total net bbox = 1.059e+04 (9.92e+03 6.71e+02)
[05/29 12:58:39     16s]               Est.  stn bbox = 1.184e+04 (1.10e+04 8.77e+02)
[05/29 12:58:39     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1009.4M
[05/29 12:58:39     16s] Iteration  5: Total net bbox = 1.003e+04 (9.32e+03 7.07e+02)
[05/29 12:58:39     16s]               Est.  stn bbox = 1.138e+04 (1.05e+04 9.15e+02)
[05/29 12:58:39     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1010.4M
[05/29 12:58:39     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.110, MEM:1010.4M
[05/29 12:58:39     16s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:1.116, MEM:1010.4M
[05/29 12:58:39     16s] OPERPROF: Starting npMain at level 1, MEM:1010.4M
[05/29 12:58:39     16s] OPERPROF:   Starting npPlace at level 2, MEM:1010.4M
[05/29 12:58:39     16s] Iteration  6: Total net bbox = 1.031e+04 (8.73e+03 1.58e+03)
[05/29 12:58:39     16s]               Est.  stn bbox = 1.181e+04 (9.91e+03 1.90e+03)
[05/29 12:58:39     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1010.4M
[05/29 12:58:39     17s] Iteration  7: Total net bbox = 1.078e+04 (8.71e+03 2.07e+03)
[05/29 12:58:39     17s]               Est.  stn bbox = 1.235e+04 (9.92e+03 2.43e+03)
[05/29 12:58:39     17s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1010.4M
[05/29 12:58:40     17s] Iteration  8: Total net bbox = 1.128e+04 (8.93e+03 2.35e+03)
[05/29 12:58:40     17s]               Est.  stn bbox = 1.286e+04 (1.01e+04 2.74e+03)
[05/29 12:58:40     17s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1010.4M
[05/29 12:58:40     17s] Iteration  9: Total net bbox = 1.182e+04 (9.06e+03 2.76e+03)
[05/29 12:58:40     17s]               Est.  stn bbox = 1.340e+04 (1.03e+04 3.14e+03)
[05/29 12:58:40     17s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1010.4M
[05/29 12:58:40     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.590, REAL:0.582, MEM:1010.4M
[05/29 12:58:40     17s] OPERPROF: Finished npMain at level 1, CPU:0.600, REAL:0.588, MEM:1010.4M
[05/29 12:58:40     17s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1010.4M
[05/29 12:58:40     17s] Starting Early Global Route rough congestion estimation: mem = 1010.4M
[05/29 12:58:40     17s] (I)       Started Loading and Dumping File ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Reading DB...
[05/29 12:58:40     17s] (I)       Read data from FE... (mem=1010.4M)
[05/29 12:58:40     17s] (I)       Read nodes and places... (mem=1010.4M)
[05/29 12:58:40     17s] (I)       Done Read nodes and places (cpu=0.000s, mem=1010.4M)
[05/29 12:58:40     17s] (I)       Read nets... (mem=1010.4M)
[05/29 12:58:40     17s] (I)       Done Read nets (cpu=0.000s, mem=1010.4M)
[05/29 12:58:40     17s] (I)       Done Read data from FE (cpu=0.000s, mem=1010.4M)
[05/29 12:58:40     17s] (I)       before initializing RouteDB syMemory usage = 1010.4 MB
[05/29 12:58:40     17s] (I)                              : 2
[05/29 12:58:40     17s] (I)                              : false
[05/29 12:58:40     17s] (I)       Honor MSV route constraint: false
[05/29 12:58:40     17s] (I)       Maximum routing layer  : 3
[05/29 12:58:40     17s] (I)       Minimum routing layer  : 2
[05/29 12:58:40     17s] (I)       Supply scale factor H  : 1.00
[05/29 12:58:40     17s] (I)       Supply scale factor V  : 1.00
[05/29 12:58:40     17s] (I)       Number of tracks used by clock wire: 0
[05/29 12:58:40     17s] (I)       Reverse direction      : 
[05/29 12:58:40     17s] (I)       Honor partition pin guides: true
[05/29 12:58:40     17s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:58:40     17s] (I)       Route secondary PG pins: false
[05/29 12:58:40     17s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:58:40     17s] (I)                              : false
[05/29 12:58:40     17s] (I)                              : true
[05/29 12:58:40     17s] (I)       Number of rows per GCell: 2
[05/29 12:58:40     17s] (I)       Max number of rows per GCell: 32
[05/29 12:58:40     17s] (I)                              : true
[05/29 12:58:40     17s] (I)                              : true
[05/29 12:58:40     17s] (I)                              : true
[05/29 12:58:40     17s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:58:40     17s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     17s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     17s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     17s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:58:40     17s] (I)       build grid graph
[05/29 12:58:40     17s] (I)       build grid graph start
[05/29 12:58:40     17s] [NR-eGR] Track table information for default rule: 
[05/29 12:58:40     17s] [NR-eGR] M1 has no routable track
[05/29 12:58:40     17s] [NR-eGR] M2 has single uniform track structure
[05/29 12:58:40     17s] [NR-eGR] M3 has single uniform track structure
[05/29 12:58:40     17s] (I)       build grid graph end
[05/29 12:58:40     17s] (I)       ===========================================================================
[05/29 12:58:40     17s] (I)       == Report All Rule Vias ==
[05/29 12:58:40     17s] (I)       ===========================================================================
[05/29 12:58:40     17s] (I)        Via Rule : (Default)
[05/29 12:58:40     17s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:58:40     17s] (I)       ---------------------------------------------------------------------------
[05/29 12:58:40     17s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:58:40     17s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:58:40     17s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:58:40     17s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:58:40     17s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:58:40     17s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:58:40     17s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:58:40     17s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:58:40     17s] (I)       ===========================================================================
[05/29 12:58:40     17s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Num PG vias on layer 1 : 0
[05/29 12:58:40     17s] (I)       Num PG vias on layer 2 : 0
[05/29 12:58:40     17s] (I)       Num PG vias on layer 3 : 0
[05/29 12:58:40     17s] [NR-eGR] Read 56 PG shapes
[05/29 12:58:40     17s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:58:40     17s] [NR-eGR] #Instance Blockages : 0
[05/29 12:58:40     17s] [NR-eGR] #PG Blockages       : 56
[05/29 12:58:40     17s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:58:40     17s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:58:40     17s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:58:40     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:58:40     17s] (I)       readDataFromPlaceDB
[05/29 12:58:40     17s] (I)       Read net information..
[05/29 12:58:40     17s] [NR-eGR] Read numTotalNets=706  numIgnoredNets=0
[05/29 12:58:40     17s] (I)       Read testcase time = 0.000 seconds
[05/29 12:58:40     17s] 
[05/29 12:58:40     17s] (I)       early_global_route_priority property id does not exist.
[05/29 12:58:40     17s] (I)       Start initializing grid graph
[05/29 12:58:40     17s] (I)       End initializing grid graph
[05/29 12:58:40     17s] (I)       Model blockages into capacity
[05/29 12:58:40     17s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:58:40     17s] (I)       Started Modeling ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Started Modeling Layer 1 ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Started Modeling Layer 2 ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:58:40     17s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Started Modeling Layer 3 ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:58:40     17s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Number of ignored nets = 0
[05/29 12:58:40     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:58:40     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:58:40     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:58:40     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:58:40     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:58:40     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1010.4 MB
[05/29 12:58:40     17s] (I)       Ndr track 0 does not exist
[05/29 12:58:40     17s] (I)       Layer1  viaCost=200.00
[05/29 12:58:40     17s] (I)       Layer2  viaCost=100.00
[05/29 12:58:40     17s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:58:40     17s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:58:40     17s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:58:40     17s] (I)       Site width          :   400  (dbu)
[05/29 12:58:40     17s] (I)       Row height          :  3600  (dbu)
[05/29 12:58:40     17s] (I)       GCell width         :  7200  (dbu)
[05/29 12:58:40     17s] (I)       GCell height        :  7200  (dbu)
[05/29 12:58:40     17s] (I)       Grid                :    36    10     3
[05/29 12:58:40     17s] (I)       Layer numbers       :     1     2     3
[05/29 12:58:40     17s] (I)       Vertical capacity   :     0  7200     0
[05/29 12:58:40     17s] (I)       Horizontal capacity :     0     0  7200
[05/29 12:58:40     17s] (I)       Default wire width  :   160   200   200
[05/29 12:58:40     17s] (I)       Default wire space  :   160   200   200
[05/29 12:58:40     17s] (I)       Default wire pitch  :   320   400   400
[05/29 12:58:40     17s] (I)       Default pitch size  :   320   400   400
[05/29 12:58:40     17s] (I)       First track coord   :     0   200   200
[05/29 12:58:40     17s] (I)       Num tracks per GCell: 22.50 18.00 18.00
[05/29 12:58:40     17s] (I)       Total num of tracks :     0   642   177
[05/29 12:58:40     17s] (I)       Num of masks        :     1     1     1
[05/29 12:58:40     17s] (I)       Num of trim masks   :     0     0     0
[05/29 12:58:40     17s] (I)       --------------------------------------------------------
[05/29 12:58:40     17s] 
[05/29 12:58:40     17s] [NR-eGR] ============ Routing rule table ============
[05/29 12:58:40     17s] [NR-eGR] Rule id: 0  Nets: 706 
[05/29 12:58:40     17s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:58:40     17s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:58:40     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:40     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:40     17s] [NR-eGR] ========================================
[05/29 12:58:40     17s] [NR-eGR] 
[05/29 12:58:40     17s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:58:40     17s] (I)       blocked tracks on layer2 : = 320 / 6420 (4.98%)
[05/29 12:58:40     17s] (I)       blocked tracks on layer3 : = 1136 / 6372 (17.83%)
[05/29 12:58:40     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 1010.4 MB
[05/29 12:58:40     17s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       ============= Initialization =============
[05/29 12:58:40     17s] (I)       numLocalWires=799  numGlobalNetBranches=255  numLocalNetBranches=147
[05/29 12:58:40     17s] (I)       totalPins=2099  totalGlobalPin=1566 (74.61%)
[05/29 12:58:40     17s] (I)       Started Build MST ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Generate topology with single threads
[05/29 12:58:40     17s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       total 2D Cap : 11353 = (5240 H, 6113 V)
[05/29 12:58:40     17s] (I)       ============  Phase 1a Route ============
[05/29 12:58:40     17s] (I)       Started Phase 1a ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 12:58:40     17s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1010.43 MB )
[05/29 12:58:40     17s] (I)       Usage: 1752 = (1193 H, 559 V) = (22.77% H, 9.14% V) = (8.590e+03um H, 4.025e+03um V)
[05/29 12:58:40     17s] (I)       
[05/29 12:58:40     17s] (I)       ============  Phase 1b Route ============
[05/29 12:58:40     17s] (I)       Usage: 1752 = (1193 H, 559 V) = (22.77% H, 9.14% V) = (8.590e+03um H, 4.025e+03um V)
[05/29 12:58:40     17s] (I)       
[05/29 12:58:40     17s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/29 12:58:40     17s] 
[05/29 12:58:40     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:58:40     17s] Finished Early Global Route rough congestion estimation: mem = 1011.4M
[05/29 12:58:40     17s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.010, MEM:1011.4M
[05/29 12:58:40     17s] earlyGlobalRoute rough estimation gcell size 2 row height
[05/29 12:58:40     17s] OPERPROF: Starting CDPad at level 1, MEM:1011.4M
[05/29 12:58:40     17s] CDPadU 0.786 -> 0.787. R=0.623, N=687
[05/29 12:58:40     17s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.006, MEM:1011.4M
[05/29 12:58:40     17s] OPERPROF: Starting npMain at level 1, MEM:1011.4M
[05/29 12:58:40     17s] OPERPROF:   Starting npPlace at level 2, MEM:1011.4M
[05/29 12:58:40     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.002, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.007, MEM:1012.4M
[05/29 12:58:40     17s] Global placement CDP skipped at cutLevel 7.
[05/29 12:58:40     17s] Iteration 10: Total net bbox = 1.117e+04 (8.28e+03 2.89e+03)
[05/29 12:58:40     17s]               Est.  stn bbox = 1.275e+04 (9.47e+03 3.27e+03)
[05/29 12:58:40     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.4M
[05/29 12:58:40     17s] [adp] clock
[05/29 12:58:40     17s] [adp] weight, nr nets, wire length
[05/29 12:58:40     17s] [adp]      0        1  274.681000
[05/29 12:58:40     17s] [adp] data
[05/29 12:58:40     17s] [adp] weight, nr nets, wire length
[05/29 12:58:40     17s] [adp]      0      705  10896.994000
[05/29 12:58:40     17s] [adp] 0.000000|0.000000|0.000000
[05/29 12:58:40     17s] Iteration 11: Total net bbox = 1.117e+04 (8.28e+03 2.89e+03)
[05/29 12:58:40     17s]               Est.  stn bbox = 1.275e+04 (9.47e+03 3.27e+03)
[05/29 12:58:40     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.4M
[05/29 12:58:40     17s] *** cost = 1.117e+04 (8.28e+03 2.89e+03) (cpu for global=0:00:00.7) real=0:00:02.0***
[05/29 12:58:40     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[05/29 12:58:40     17s] Solver runtime cpu: 0:00:00.7 real: 0:00:00.7
[05/29 12:58:40     17s] Core Placement runtime cpu: 0:00:00.7 real: 0:00:02.0
[05/29 12:58:40     17s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 12:58:40     17s] Type 'man IMPSP-9025' for more detail.
[05/29 12:58:40     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1012.4M
[05/29 12:58:40     17s] #spOpts: N=130 mergeVia=F 
[05/29 12:58:40     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1012.4M
[05/29 12:58:40     17s] Core basic site is IBM13SITE
[05/29 12:58:40     17s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:40     17s] SiteArray: use 49,152 bytes
[05/29 12:58:40     17s] SiteArray: current memory after site array memory allocation 1012.4M
[05/29 12:58:40     17s] SiteArray: FP blocked sites are writable
[05/29 12:58:40     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:40     17s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.037, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:       Starting CMU at level 4, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:1012.4M
[05/29 12:58:40     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1012.4MB).
[05/29 12:58:40     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1012.4M
[05/29 12:58:40     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.1
[05/29 12:58:40     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1012.4M
[05/29 12:58:40     17s] *** Starting refinePlace (0:00:17.5 mem=1012.4M) ***
[05/29 12:58:40     17s] Total net bbox length = 1.117e+04 (8.281e+03 2.891e+03) (ext = 5.573e+02)
[05/29 12:58:40     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:40     17s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1012.4M
[05/29 12:58:40     17s] Starting refinePlace ...
[05/29 12:58:40     17s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:58:40     17s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:58:40     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1012.4MB) @(0:00:17.6 - 0:00:17.6).
[05/29 12:58:40     17s] Move report: preRPlace moves 687 insts, mean move: 0.72 um, max move: 3.98 um
[05/29 12:58:40     17s] 	Max move on inst (U285): (116.31, 21.26) --> (114.40, 19.20)
[05/29 12:58:40     17s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[05/29 12:58:40     17s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 12:58:40     17s] Placement tweakage begins.
[05/29 12:58:40     17s] wire length = 1.348e+04
[05/29 12:58:40     17s] wire length = 1.309e+04
[05/29 12:58:40     17s] Placement tweakage ends.
[05/29 12:58:40     17s] Move report: tweak moves 132 insts, mean move: 5.49 um, max move: 21.60 um
[05/29 12:58:40     17s] 	Max move on inst (U783): (191.20, 33.60) --> (169.60, 33.60)
[05/29 12:58:40     17s] 
[05/29 12:58:40     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:58:40     17s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:40     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1012.4MB) @(0:00:17.6 - 0:00:17.6).
[05/29 12:58:40     17s] Move report: Detail placement moves 687 insts, mean move: 1.68 um, max move: 22.64 um
[05/29 12:58:40     17s] 	Max move on inst (U783): (191.12, 32.48) --> (169.60, 33.60)
[05/29 12:58:40     17s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1012.4MB
[05/29 12:58:40     17s] Statistics of distance of Instance movement in refine placement:
[05/29 12:58:40     17s]   maximum (X+Y) =        22.64 um
[05/29 12:58:40     17s]   inst (U783) with max move: (191.123, 32.481) -> (169.6, 33.6)
[05/29 12:58:40     17s]   mean    (X+Y) =         1.68 um
[05/29 12:58:40     17s] Summary Report:
[05/29 12:58:40     17s] Instances move: 687 (out of 687 movable)
[05/29 12:58:40     17s] Instances flipped: 0
[05/29 12:58:40     17s] Mean displacement: 1.68 um
[05/29 12:58:40     17s] Max displacement: 22.64 um (Instance: U783) (191.123, 32.481) -> (169.6, 33.6)
[05/29 12:58:40     17s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX1TS
[05/29 12:58:40     17s] Total instances moved : 687
[05/29 12:58:40     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.063, MEM:1012.4M
[05/29 12:58:40     17s] Total net bbox length = 1.099e+04 (8.057e+03 2.930e+03) (ext = 5.628e+02)
[05/29 12:58:40     17s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1012.4MB
[05/29 12:58:40     17s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1012.4MB) @(0:00:17.5 - 0:00:17.6).
[05/29 12:58:40     17s] *** Finished refinePlace (0:00:17.6 mem=1012.4M) ***
[05/29 12:58:40     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.1
[05/29 12:58:40     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.066, MEM:1012.4M
[05/29 12:58:40     17s] *** End of Placement (cpu=0:00:04.2, real=0:00:05.0, mem=1012.4M) ***
[05/29 12:58:40     17s] #spOpts: N=130 mergeVia=F 
[05/29 12:58:40     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1012.4M
[05/29 12:58:40     17s] Core basic site is IBM13SITE
[05/29 12:58:40     17s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:40     17s] SiteArray: use 49,152 bytes
[05/29 12:58:40     17s] SiteArray: current memory after site array memory allocation 1012.4M
[05/29 12:58:40     17s] SiteArray: FP blocked sites are writable
[05/29 12:58:40     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:40     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1012.4M
[05/29 12:58:40     17s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1012.4M
[05/29 12:58:40     17s] default core: bins with density > 0.750 =  0.00 % ( 0 / 14 )
[05/29 12:58:40     17s] Density distribution unevenness ratio = 5.072%
[05/29 12:58:40     17s] *** Free Virtual Timing Model ...(mem=1012.4M)
[05/29 12:58:40     17s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 12:58:40     17s] Set Using Default Delay Limit as 101.
[05/29 12:58:40     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 12:58:40     17s] Set Default Net Delay as 0 ps.
[05/29 12:58:40     17s] Set Default Net Load as 0 pF. 
[05/29 12:58:40     17s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 12:58:40     17s] Effort level <high> specified for reg2reg_tmp.765 path_group
[05/29 12:58:40     17s] #################################################################################
[05/29 12:58:40     17s] # Design Stage: PreRoute
[05/29 12:58:40     17s] # Design Name: mult8x8
[05/29 12:58:40     17s] # Design Mode: 130nm
[05/29 12:58:40     17s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:58:40     17s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:58:40     17s] # Signoff Settings: SI Off 
[05/29 12:58:40     17s] #################################################################################
[05/29 12:58:40     17s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:58:40     17s] Calculate delays in Single mode...
[05/29 12:58:40     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1026.6M, InitMEM = 1026.6M)
[05/29 12:58:40     17s] Start delay calculation (fullDC) (1 T). (MEM=1026.59)
[05/29 12:58:40     17s] End AAE Lib Interpolated Model. (MEM=1026.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:40     17s] Total number of fetched objects 707
[05/29 12:58:40     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:40     17s] End delay calculation. (MEM=1106.29 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:58:40     17s] End delay calculation (fullDC). (MEM=1106.29 CPU=0:00:00.2 REAL=0:00:00.0)
[05/29 12:58:40     17s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1106.3M) ***
[05/29 12:58:40     17s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 12:58:40     18s] Set Using Default Delay Limit as 1000.
[05/29 12:58:40     18s] Set Default Net Delay as 1000 ps.
[05/29 12:58:40     18s] Set Default Net Load as 0.5 pF. 
[05/29 12:58:40     18s] 
[05/29 12:58:40     18s] Starting congestion repair ...
[05/29 12:58:40     18s] User Input Parameters:
[05/29 12:58:40     18s] - Congestion Driven    : On
[05/29 12:58:40     18s] - Timing Driven        : Off
[05/29 12:58:40     18s] - Area-Violation Based : On
[05/29 12:58:40     18s] - Start Rollback Level : -5
[05/29 12:58:40     18s] - Legalized            : On
[05/29 12:58:40     18s] - Window Based         : Off
[05/29 12:58:40     18s] - eDen incr mode       : Off
[05/29 12:58:40     18s] 
[05/29 12:58:40     18s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1092.1M
[05/29 12:58:40     18s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1092.1M
[05/29 12:58:40     18s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1092.1M
[05/29 12:58:40     18s] Starting Early Global Route congestion estimation: mem = 1092.1M
[05/29 12:58:40     18s] (I)       Started Loading and Dumping File ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Reading DB...
[05/29 12:58:40     18s] (I)       Read data from FE... (mem=1092.1M)
[05/29 12:58:40     18s] (I)       Read nodes and places... (mem=1092.1M)
[05/29 12:58:40     18s] (I)       Done Read nodes and places (cpu=0.010s, mem=1092.1M)
[05/29 12:58:40     18s] (I)       Read nets... (mem=1092.1M)
[05/29 12:58:40     18s] (I)       Done Read nets (cpu=0.000s, mem=1092.1M)
[05/29 12:58:40     18s] (I)       Done Read data from FE (cpu=0.010s, mem=1092.1M)
[05/29 12:58:40     18s] (I)       before initializing RouteDB syMemory usage = 1092.1 MB
[05/29 12:58:40     18s] (I)       Honor MSV route constraint: false
[05/29 12:58:40     18s] (I)       Maximum routing layer  : 3
[05/29 12:58:40     18s] (I)       Minimum routing layer  : 2
[05/29 12:58:40     18s] (I)       Supply scale factor H  : 1.00
[05/29 12:58:40     18s] (I)       Supply scale factor V  : 1.00
[05/29 12:58:40     18s] (I)       Number of tracks used by clock wire: 0
[05/29 12:58:40     18s] (I)       Reverse direction      : 
[05/29 12:58:40     18s] (I)       Honor partition pin guides: true
[05/29 12:58:40     18s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:58:40     18s] (I)       Route secondary PG pins: false
[05/29 12:58:40     18s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:58:40     18s] (I)                              : true
[05/29 12:58:40     18s] (I)                              : true
[05/29 12:58:40     18s] (I)                              : true
[05/29 12:58:40     18s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:58:40     18s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     18s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     18s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:58:40     18s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:58:40     18s] (I)       build grid graph
[05/29 12:58:40     18s] (I)       build grid graph start
[05/29 12:58:40     18s] [NR-eGR] Track table information for default rule: 
[05/29 12:58:40     18s] [NR-eGR] M1 has no routable track
[05/29 12:58:40     18s] [NR-eGR] M2 has single uniform track structure
[05/29 12:58:40     18s] [NR-eGR] M3 has single uniform track structure
[05/29 12:58:40     18s] (I)       build grid graph end
[05/29 12:58:40     18s] (I)       ===========================================================================
[05/29 12:58:40     18s] (I)       == Report All Rule Vias ==
[05/29 12:58:40     18s] (I)       ===========================================================================
[05/29 12:58:40     18s] (I)        Via Rule : (Default)
[05/29 12:58:40     18s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:58:40     18s] (I)       ---------------------------------------------------------------------------
[05/29 12:58:40     18s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:58:40     18s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:58:40     18s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:58:40     18s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:58:40     18s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:58:40     18s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:58:40     18s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:58:40     18s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:58:40     18s] (I)       ===========================================================================
[05/29 12:58:40     18s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Num PG vias on layer 1 : 0
[05/29 12:58:40     18s] (I)       Num PG vias on layer 2 : 0
[05/29 12:58:40     18s] (I)       Num PG vias on layer 3 : 0
[05/29 12:58:40     18s] [NR-eGR] Read 56 PG shapes
[05/29 12:58:40     18s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:58:40     18s] [NR-eGR] #Instance Blockages : 0
[05/29 12:58:40     18s] [NR-eGR] #PG Blockages       : 56
[05/29 12:58:40     18s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:58:40     18s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:58:40     18s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:58:40     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:58:40     18s] (I)       readDataFromPlaceDB
[05/29 12:58:40     18s] (I)       Read net information..
[05/29 12:58:40     18s] [NR-eGR] Read numTotalNets=706  numIgnoredNets=0
[05/29 12:58:40     18s] (I)       Read testcase time = 0.000 seconds
[05/29 12:58:40     18s] 
[05/29 12:58:40     18s] (I)       early_global_route_priority property id does not exist.
[05/29 12:58:40     18s] (I)       Start initializing grid graph
[05/29 12:58:40     18s] (I)       End initializing grid graph
[05/29 12:58:40     18s] (I)       Model blockages into capacity
[05/29 12:58:40     18s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:58:40     18s] (I)       Started Modeling ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Started Modeling Layer 1 ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Started Modeling Layer 2 ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:58:40     18s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Started Modeling Layer 3 ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:58:40     18s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Number of ignored nets = 0
[05/29 12:58:40     18s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:58:40     18s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:58:40     18s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:58:40     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:58:40     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:58:40     18s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1092.1 MB
[05/29 12:58:40     18s] (I)       Ndr track 0 does not exist
[05/29 12:58:40     18s] (I)       Layer1  viaCost=200.00
[05/29 12:58:40     18s] (I)       Layer2  viaCost=100.00
[05/29 12:58:40     18s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:58:40     18s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:58:40     18s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:58:40     18s] (I)       Site width          :   400  (dbu)
[05/29 12:58:40     18s] (I)       Row height          :  3600  (dbu)
[05/29 12:58:40     18s] (I)       GCell width         :  3600  (dbu)
[05/29 12:58:40     18s] (I)       GCell height        :  3600  (dbu)
[05/29 12:58:40     18s] (I)       Grid                :    71    20     3
[05/29 12:58:40     18s] (I)       Layer numbers       :     1     2     3
[05/29 12:58:40     18s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:58:40     18s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:58:40     18s] (I)       Default wire width  :   160   200   200
[05/29 12:58:40     18s] (I)       Default wire space  :   160   200   200
[05/29 12:58:40     18s] (I)       Default wire pitch  :   320   400   400
[05/29 12:58:40     18s] (I)       Default pitch size  :   320   400   400
[05/29 12:58:40     18s] (I)       First track coord   :     0   200   200
[05/29 12:58:40     18s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:58:40     18s] (I)       Total num of tracks :     0   642   177
[05/29 12:58:40     18s] (I)       Num of masks        :     1     1     1
[05/29 12:58:40     18s] (I)       Num of trim masks   :     0     0     0
[05/29 12:58:40     18s] (I)       --------------------------------------------------------
[05/29 12:58:40     18s] 
[05/29 12:58:40     18s] [NR-eGR] ============ Routing rule table ============
[05/29 12:58:40     18s] [NR-eGR] Rule id: 0  Nets: 706 
[05/29 12:58:40     18s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:58:40     18s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:58:40     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:40     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:40     18s] [NR-eGR] ========================================
[05/29 12:58:40     18s] [NR-eGR] 
[05/29 12:58:40     18s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:58:40     18s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:58:40     18s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:58:40     18s] (I)       After initializing earlyGlobalRoute syMemory usage = 1092.1 MB
[05/29 12:58:40     18s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Started Global Routing ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       ============= Initialization =============
[05/29 12:58:40     18s] (I)       totalPins=2099  totalGlobalPin=2006 (95.57%)
[05/29 12:58:40     18s] (I)       Started Build MST ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Generate topology with single threads
[05/29 12:58:40     18s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:58:40     18s] [NR-eGR] Layer group 1: route 706 net(s) in layer range [2, 3]
[05/29 12:58:40     18s] (I)       ============  Phase 1a Route ============
[05/29 12:58:40     18s] (I)       Started Phase 1a ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Usage: 3423 = (2357 H, 1066 V) = (22.84% H, 8.71% V) = (8.485e+03um H, 3.838e+03um V)
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] (I)       ============  Phase 1b Route ============
[05/29 12:58:40     18s] (I)       Usage: 3423 = (2357 H, 1066 V) = (22.84% H, 8.71% V) = (8.485e+03um H, 3.838e+03um V)
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232280e+04um
[05/29 12:58:40     18s] (I)       ============  Phase 1c Route ============
[05/29 12:58:40     18s] (I)       Usage: 3423 = (2357 H, 1066 V) = (22.84% H, 8.71% V) = (8.485e+03um H, 3.838e+03um V)
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] (I)       ============  Phase 1d Route ============
[05/29 12:58:40     18s] (I)       Usage: 3423 = (2357 H, 1066 V) = (22.84% H, 8.71% V) = (8.485e+03um H, 3.838e+03um V)
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] (I)       ============  Phase 1e Route ============
[05/29 12:58:40     18s] (I)       Started Phase 1e ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Usage: 3423 = (2357 H, 1066 V) = (22.84% H, 8.71% V) = (8.485e+03um H, 3.838e+03um V)
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.232280e+04um
[05/29 12:58:40     18s] [NR-eGR] 
[05/29 12:58:40     18s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:58:40     18s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       ============  Phase 1l Route ============
[05/29 12:58:40     18s] (I)       
[05/29 12:58:40     18s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:58:40     18s] [NR-eGR]                        OverCon            
[05/29 12:58:40     18s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:58:40     18s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:58:40     18s] [NR-eGR] ----------------------------------------------
[05/29 12:58:40     18s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:40     18s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:40     18s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:40     18s] [NR-eGR] ----------------------------------------------
[05/29 12:58:40     18s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:58:40     18s] [NR-eGR] 
[05/29 12:58:40     18s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:58:40     18s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:58:40     18s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:58:40     18s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1092.1M
[05/29 12:58:40     18s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1092.1M
[05/29 12:58:40     18s] OPERPROF: Starting HotSpotCal at level 1, MEM:1092.1M
[05/29 12:58:40     18s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:40     18s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:58:40     18s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:40     18s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:58:40     18s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:40     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:58:40     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:58:40     18s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1092.1M
[05/29 12:58:40     18s] 
[05/29 12:58:40     18s] === incrementalPlace Internal Loop 1 ===
[05/29 12:58:40     18s] Skipped repairing congestion.
[05/29 12:58:40     18s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1092.1M
[05/29 12:58:40     18s] Starting Early Global Route wiring: mem = 1092.1M
[05/29 12:58:40     18s] (I)       ============= track Assignment ============
[05/29 12:58:40     18s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Started Greedy Track Assignment ( Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:58:40     18s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] (I)       Run Multi-thread track assignment
[05/29 12:58:40     18s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1092.09 MB )
[05/29 12:58:40     18s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:40     18s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2065
[05/29 12:58:40     18s] [NR-eGR]     M2  (2V) length: 4.327200e+03um, number of vias: 2743
[05/29 12:58:40     18s] [NR-eGR]     M3  (3H) length: 8.723200e+03um, number of vias: 0
[05/29 12:58:40     18s] [NR-eGR] Total length: 1.305040e+04um, number of vias: 4808
[05/29 12:58:40     18s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:40     18s] [NR-eGR] Total eGR-routed clock nets wire length: 1.086000e+03um 
[05/29 12:58:40     18s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:40     18s] Early Global Route wiring runtime: 0.01 seconds, mem = 1092.1M
[05/29 12:58:40     18s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.008, MEM:1092.1M
[05/29 12:58:40     18s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/29 12:58:40     18s] *** Finishing placeDesign default flow ***
[05/29 12:58:40     18s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 1029.1M **
[05/29 12:58:41     18s] 
[05/29 12:58:41     18s] *** Summary of all messages that are not suppressed in this session:
[05/29 12:58:41     18s] Severity  ID               Count  Summary                                  
[05/29 12:58:41     18s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/29 12:58:41     18s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 12:58:41     18s] *** Message Summary: 3 warning(s), 0 error(s)
[05/29 12:58:41     18s] 
[05/29 12:58:41     18s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/29 12:58:41     18s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/29 12:58:41     18s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/29 12:58:41     18s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/29 12:58:41     18s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/29 12:58:41     18s] 0 new gnd-pin connection was made to global net 'VSS'.
[05/29 12:58:41     18s] <CMD> redraw
[05/29 12:58:41     18s] <CMD> checkPlace
[05/29 12:58:41     18s] OPERPROF: Starting checkPlace at level 1, MEM:1029.1M
[05/29 12:58:41     18s] #spOpts: N=130 
[05/29 12:58:41     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1029.1M
[05/29 12:58:41     18s] Core basic site is IBM13SITE
[05/29 12:58:41     18s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:41     18s] SiteArray: use 49,152 bytes
[05/29 12:58:41     18s] SiteArray: current memory after site array memory allocation 1029.1M
[05/29 12:58:41     18s] SiteArray: FP blocked sites are writable
[05/29 12:58:41     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:41     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1029.1M
[05/29 12:58:41     18s] Begin checking placement ... (start mem=1029.1M, init mem=1029.1M)
[05/29 12:58:41     18s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] *info: Placed = 687           
[05/29 12:58:41     18s] *info: Unplaced = 0           
[05/29 12:58:41     18s] Placement Density:61.56%(7978/12960)
[05/29 12:58:41     18s] Placement Density (including fixed std cells):61.56%(7978/12960)
[05/29 12:58:41     18s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1029.1M)
[05/29 12:58:41     18s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.045, MEM:1029.1M
[05/29 12:58:41     18s] <CMD> buildTimingGraph
[05/29 12:58:41     18s] ###########################
[05/29 12:58:41     18s] ###
[05/29 12:58:41     18s] ### PreCTS Optimization ...
[05/29 12:58:41     18s] ###
[05/29 12:58:41     18s] ###########################
[05/29 12:58:41     18s] <CMD> optDesign -preCTS
[05/29 12:58:41     18s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.1M, totSessionCpu=0:00:18 **
[05/29 12:58:41     18s] Executing: place_opt_design -opt
[05/29 12:58:41     18s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/29 12:58:41     18s] *** Starting GigaPlace ***
[05/29 12:58:41     18s] **INFO: user set placement options
[05/29 12:58:41     18s] setPlaceMode -place_global_cong_effort high -timingDriven true
[05/29 12:58:41     18s] **INFO: user set opt options
[05/29 12:58:41     18s] setOptMode -effort high -fixFanoutLoad true -moveInst true -reclaimArea true
[05/29 12:58:41     18s] #optDebug: fT-E <X 2 3 1 0>
[05/29 12:58:41     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1029.1M
[05/29 12:58:41     18s] #spOpts: N=130 
[05/29 12:58:41     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1029.1M
[05/29 12:58:41     18s] Core basic site is IBM13SITE
[05/29 12:58:41     18s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:41     18s] SiteArray: use 49,152 bytes
[05/29 12:58:41     18s] SiteArray: current memory after site array memory allocation 1029.1M
[05/29 12:58:41     18s] SiteArray: FP blocked sites are writable
[05/29 12:58:41     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:41     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Starting CMU at level 3, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1029.1M
[05/29 12:58:41     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1029.1MB).
[05/29 12:58:41     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1029.1M
[05/29 12:58:41     18s] VSMManager cleared!
[05/29 12:58:41     18s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.4M, totSessionCpu=0:00:18 **
[05/29 12:58:41     18s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/29 12:58:41     18s] GigaOpt running with 1 threads.
[05/29 12:58:41     18s] Info: 1 threads available for lower-level modules during optimization.
[05/29 12:58:41     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1029.1M
[05/29 12:58:41     18s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:41     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1029.1M
[05/29 12:58:41     18s] Core basic site is IBM13SITE
[05/29 12:58:41     18s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:41     18s] SiteArray: use 49,152 bytes
[05/29 12:58:41     18s] SiteArray: current memory after site array memory allocation 1029.1M
[05/29 12:58:41     18s] SiteArray: FP blocked sites are writable
[05/29 12:58:41     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:41     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Starting CMU at level 3, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1029.1M
[05/29 12:58:41     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1029.1M
[05/29 12:58:41     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1029.1MB).
[05/29 12:58:41     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1029.1M
[05/29 12:58:41     18s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:58:41     18s] Summary for sequential cells identification: 
[05/29 12:58:41     18s]   Identified SBFF number: 120
[05/29 12:58:41     18s]   Identified MBFF number: 0
[05/29 12:58:41     18s]   Identified SB Latch number: 0
[05/29 12:58:41     18s]   Identified MB Latch number: 0
[05/29 12:58:41     18s]   Not identified SBFF number: 0
[05/29 12:58:41     18s]   Not identified MBFF number: 0
[05/29 12:58:41     18s]   Not identified SB Latch number: 0
[05/29 12:58:41     18s]   Not identified MB Latch number: 0
[05/29 12:58:41     18s]   Number of sequential cells which are not FFs: 34
[05/29 12:58:41     18s]  Visiting view : typical
[05/29 12:58:41     18s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:41     18s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:41     18s]  Visiting view : typical
[05/29 12:58:41     18s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:41     18s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:41     18s]  Setting StdDelay to 55.60
[05/29 12:58:41     18s] Creating Cell Server, finished. 
[05/29 12:58:41     18s] 
[05/29 12:58:41     18s] LayerId::1 widthSet size::1
[05/29 12:58:41     18s] LayerId::2 widthSet size::1
[05/29 12:58:41     18s] LayerId::3 widthSet size::1
[05/29 12:58:41     18s] LayerId::4 widthSet size::1
[05/29 12:58:41     18s] LayerId::5 widthSet size::1
[05/29 12:58:41     18s] LayerId::6 widthSet size::1
[05/29 12:58:41     18s] LayerId::7 widthSet size::1
[05/29 12:58:41     18s] LayerId::8 widthSet size::1
[05/29 12:58:41     18s] Updating RC grid for preRoute extraction ...
[05/29 12:58:41     18s] Initializing multi-corner resistance tables ...
[05/29 12:58:41     18s] 
[05/29 12:58:41     18s] Creating Lib Analyzer ...
[05/29 12:58:41     18s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:41     18s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:41     18s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:41     18s] 
[05/29 12:58:41     18s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:19.0 mem=1037.1M
[05/29 12:58:41     18s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:19.0 mem=1037.1M
[05/29 12:58:41     18s] Creating Lib Analyzer, finished. 
[05/29 12:58:41     18s] #optDebug: fT-S <1 2 3 1 0>
[05/29 12:58:41     18s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/29 12:58:41     18s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/29 12:58:41     19s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 736.1M, totSessionCpu=0:00:19 **
[05/29 12:58:41     19s] *** optDesign -preCTS ***
[05/29 12:58:41     19s] DRC Margin: user margin 0.0; extra margin 0.2
[05/29 12:58:41     19s] Setup Target Slack: user slack 0; extra slack 0.0
[05/29 12:58:41     19s] Hold Target Slack: user slack 0
[05/29 12:58:41     19s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/29 12:58:41     19s] Type 'man IMPOPT-3195' for more detail.
[05/29 12:58:41     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1035.1M
[05/29 12:58:42     19s] Deleting Cell Server ...
[05/29 12:58:42     19s] Deleting Lib Analyzer.
[05/29 12:58:42     19s] Multi-VT timing optimization disabled based on library information.
[05/29 12:58:42     19s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:58:42     19s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:58:42     19s] Summary for sequential cells identification: 
[05/29 12:58:42     19s]   Identified SBFF number: 120
[05/29 12:58:42     19s]   Identified MBFF number: 0
[05/29 12:58:42     19s]   Identified SB Latch number: 0
[05/29 12:58:42     19s]   Identified MB Latch number: 0
[05/29 12:58:42     19s]   Not identified SBFF number: 0
[05/29 12:58:42     19s]   Not identified MBFF number: 0
[05/29 12:58:42     19s]   Not identified SB Latch number: 0
[05/29 12:58:42     19s]   Not identified MB Latch number: 0
[05/29 12:58:42     19s]   Number of sequential cells which are not FFs: 34
[05/29 12:58:42     19s]  Visiting view : typical
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:42     19s]  Visiting view : typical
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:42     19s]  Setting StdDelay to 55.60
[05/29 12:58:42     19s] Creating Cell Server, finished. 
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] Deleting Cell Server ...
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] Creating Lib Analyzer ...
[05/29 12:58:42     19s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:58:42     19s] Summary for sequential cells identification: 
[05/29 12:58:42     19s]   Identified SBFF number: 120
[05/29 12:58:42     19s]   Identified MBFF number: 0
[05/29 12:58:42     19s]   Identified SB Latch number: 0
[05/29 12:58:42     19s]   Identified MB Latch number: 0
[05/29 12:58:42     19s]   Not identified SBFF number: 0
[05/29 12:58:42     19s]   Not identified MBFF number: 0
[05/29 12:58:42     19s]   Not identified SB Latch number: 0
[05/29 12:58:42     19s]   Not identified MB Latch number: 0
[05/29 12:58:42     19s]   Number of sequential cells which are not FFs: 34
[05/29 12:58:42     19s]  Visiting view : typical
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:42     19s]  Visiting view : typical
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:58:42     19s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:58:42     19s]  Setting StdDelay to 55.60
[05/29 12:58:42     19s] Creating Cell Server, finished. 
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:42     19s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:42     19s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:19.7 mem=1035.1M
[05/29 12:58:42     19s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:19.8 mem=1035.1M
[05/29 12:58:42     19s] Creating Lib Analyzer, finished. 
[05/29 12:58:42     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.8 mem=1035.1M
[05/29 12:58:42     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.8 mem=1035.1M
[05/29 12:58:42     19s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Loading and Dumping File ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Reading DB...
[05/29 12:58:42     19s] (I)       Read data from FE... (mem=1035.1M)
[05/29 12:58:42     19s] (I)       Read nodes and places... (mem=1035.1M)
[05/29 12:58:42     19s] (I)       Done Read nodes and places (cpu=0.000s, mem=1035.1M)
[05/29 12:58:42     19s] (I)       Read nets... (mem=1035.1M)
[05/29 12:58:42     19s] (I)       Done Read nets (cpu=0.000s, mem=1035.1M)
[05/29 12:58:42     19s] (I)       Done Read data from FE (cpu=0.000s, mem=1035.1M)
[05/29 12:58:42     19s] (I)       before initializing RouteDB syMemory usage = 1035.1 MB
[05/29 12:58:42     19s] (I)       Honor MSV route constraint: false
[05/29 12:58:42     19s] (I)       Maximum routing layer  : 3
[05/29 12:58:42     19s] (I)       Minimum routing layer  : 2
[05/29 12:58:42     19s] (I)       Supply scale factor H  : 1.00
[05/29 12:58:42     19s] (I)       Supply scale factor V  : 1.00
[05/29 12:58:42     19s] (I)       Number of tracks used by clock wire: 0
[05/29 12:58:42     19s] (I)       Reverse direction      : 
[05/29 12:58:42     19s] (I)       Honor partition pin guides: true
[05/29 12:58:42     19s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:58:42     19s] (I)       Route secondary PG pins: false
[05/29 12:58:42     19s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:58:42     19s] (I)                              : true
[05/29 12:58:42     19s] (I)                              : 10
[05/29 12:58:42     19s] (I)       source-to-sink ratio   : 0.30
[05/29 12:58:42     19s] (I)                              : true
[05/29 12:58:42     19s] (I)                              : true
[05/29 12:58:42     19s] (I)                              : true
[05/29 12:58:42     19s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:58:42     19s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:58:42     19s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:58:42     19s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:58:42     19s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:58:42     19s] (I)       build grid graph
[05/29 12:58:42     19s] (I)       build grid graph start
[05/29 12:58:42     19s] [NR-eGR] Track table information for default rule: 
[05/29 12:58:42     19s] [NR-eGR] M1 has no routable track
[05/29 12:58:42     19s] [NR-eGR] M2 has single uniform track structure
[05/29 12:58:42     19s] [NR-eGR] M3 has single uniform track structure
[05/29 12:58:42     19s] (I)       build grid graph end
[05/29 12:58:42     19s] (I)       ===========================================================================
[05/29 12:58:42     19s] (I)       == Report All Rule Vias ==
[05/29 12:58:42     19s] (I)       ===========================================================================
[05/29 12:58:42     19s] (I)        Via Rule : (Default)
[05/29 12:58:42     19s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:58:42     19s] (I)       ---------------------------------------------------------------------------
[05/29 12:58:42     19s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:58:42     19s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:58:42     19s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:58:42     19s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:58:42     19s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:58:42     19s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:58:42     19s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:58:42     19s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:58:42     19s] (I)       ===========================================================================
[05/29 12:58:42     19s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Num PG vias on layer 1 : 0
[05/29 12:58:42     19s] (I)       Num PG vias on layer 2 : 0
[05/29 12:58:42     19s] (I)       Num PG vias on layer 3 : 0
[05/29 12:58:42     19s] [NR-eGR] Read 56 PG shapes
[05/29 12:58:42     19s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:58:42     19s] [NR-eGR] #Instance Blockages : 0
[05/29 12:58:42     19s] [NR-eGR] #PG Blockages       : 56
[05/29 12:58:42     19s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:58:42     19s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:58:42     19s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:58:42     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:58:42     19s] (I)       readDataFromPlaceDB
[05/29 12:58:42     19s] (I)       Read net information..
[05/29 12:58:42     19s] [NR-eGR] Read numTotalNets=706  numIgnoredNets=0
[05/29 12:58:42     19s] (I)       Read testcase time = 0.000 seconds
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] (I)       early_global_route_priority property id does not exist.
[05/29 12:58:42     19s] (I)       Start initializing grid graph
[05/29 12:58:42     19s] (I)       End initializing grid graph
[05/29 12:58:42     19s] (I)       Model blockages into capacity
[05/29 12:58:42     19s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:58:42     19s] (I)       Started Modeling ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Modeling Layer 1 ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Modeling Layer 2 ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:58:42     19s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Modeling Layer 3 ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:58:42     19s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Number of ignored nets = 0
[05/29 12:58:42     19s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:58:42     19s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:58:42     19s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:58:42     19s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:58:42     19s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:58:42     19s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1035.1 MB
[05/29 12:58:42     19s] (I)       Ndr track 0 does not exist
[05/29 12:58:42     19s] (I)       Layer1  viaCost=200.00
[05/29 12:58:42     19s] (I)       Layer2  viaCost=100.00
[05/29 12:58:42     19s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:58:42     19s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:58:42     19s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:58:42     19s] (I)       Site width          :   400  (dbu)
[05/29 12:58:42     19s] (I)       Row height          :  3600  (dbu)
[05/29 12:58:42     19s] (I)       GCell width         :  3600  (dbu)
[05/29 12:58:42     19s] (I)       GCell height        :  3600  (dbu)
[05/29 12:58:42     19s] (I)       Grid                :    71    20     3
[05/29 12:58:42     19s] (I)       Layer numbers       :     1     2     3
[05/29 12:58:42     19s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:58:42     19s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:58:42     19s] (I)       Default wire width  :   160   200   200
[05/29 12:58:42     19s] (I)       Default wire space  :   160   200   200
[05/29 12:58:42     19s] (I)       Default wire pitch  :   320   400   400
[05/29 12:58:42     19s] (I)       Default pitch size  :   320   400   400
[05/29 12:58:42     19s] (I)       First track coord   :     0   200   200
[05/29 12:58:42     19s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:58:42     19s] (I)       Total num of tracks :     0   642   177
[05/29 12:58:42     19s] (I)       Num of masks        :     1     1     1
[05/29 12:58:42     19s] (I)       Num of trim masks   :     0     0     0
[05/29 12:58:42     19s] (I)       --------------------------------------------------------
[05/29 12:58:42     19s] 
[05/29 12:58:42     19s] [NR-eGR] ============ Routing rule table ============
[05/29 12:58:42     19s] [NR-eGR] Rule id: 0  Nets: 706 
[05/29 12:58:42     19s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:58:42     19s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:58:42     19s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:42     19s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:42     19s] [NR-eGR] ========================================
[05/29 12:58:42     19s] [NR-eGR] 
[05/29 12:58:42     19s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:58:42     19s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:58:42     19s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:58:42     19s] (I)       After initializing earlyGlobalRoute syMemory usage = 1035.1 MB
[05/29 12:58:42     19s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Global Routing ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       ============= Initialization =============
[05/29 12:58:42     19s] (I)       totalPins=2099  totalGlobalPin=2006 (95.57%)
[05/29 12:58:42     19s] (I)       Started Build MST ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Generate topology with single threads
[05/29 12:58:42     19s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:58:42     19s] (I)       #blocked areas for congestion spreading : 0
[05/29 12:58:42     19s] [NR-eGR] Layer group 1: route 706 net(s) in layer range [2, 3]
[05/29 12:58:42     19s] (I)       ============  Phase 1a Route ============
[05/29 12:58:42     19s] (I)       Started Phase 1a ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Usage: 3449 = (2388 H, 1061 V) = (23.14% H, 8.67% V) = (8.597e+03um H, 3.820e+03um V)
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] (I)       ============  Phase 1b Route ============
[05/29 12:58:42     19s] (I)       Usage: 3449 = (2388 H, 1061 V) = (23.14% H, 8.67% V) = (8.597e+03um H, 3.820e+03um V)
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.241640e+04um
[05/29 12:58:42     19s] (I)       ============  Phase 1c Route ============
[05/29 12:58:42     19s] (I)       Usage: 3449 = (2388 H, 1061 V) = (23.14% H, 8.67% V) = (8.597e+03um H, 3.820e+03um V)
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] (I)       ============  Phase 1d Route ============
[05/29 12:58:42     19s] (I)       Usage: 3449 = (2388 H, 1061 V) = (23.14% H, 8.67% V) = (8.597e+03um H, 3.820e+03um V)
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] (I)       ============  Phase 1e Route ============
[05/29 12:58:42     19s] (I)       Started Phase 1e ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Usage: 3449 = (2388 H, 1061 V) = (23.14% H, 8.67% V) = (8.597e+03um H, 3.820e+03um V)
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.241640e+04um
[05/29 12:58:42     19s] [NR-eGR] 
[05/29 12:58:42     19s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:58:42     19s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       ============  Phase 1l Route ============
[05/29 12:58:42     19s] (I)       
[05/29 12:58:42     19s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:58:42     19s] [NR-eGR]                        OverCon            
[05/29 12:58:42     19s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:58:42     19s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:58:42     19s] [NR-eGR] ----------------------------------------------
[05/29 12:58:42     19s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:42     19s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:42     19s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:42     19s] [NR-eGR] ----------------------------------------------
[05/29 12:58:42     19s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:58:42     19s] [NR-eGR] 
[05/29 12:58:42     19s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:58:42     19s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:58:42     19s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:58:42     19s] (I)       ============= track Assignment ============
[05/29 12:58:42     19s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Started Greedy Track Assignment ( Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:58:42     19s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] (I)       Run Multi-thread track assignment
[05/29 12:58:42     19s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:42     19s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2065
[05/29 12:58:42     19s] [NR-eGR]     M2  (2V) length: 4.333600e+03um, number of vias: 2765
[05/29 12:58:42     19s] [NR-eGR]     M3  (3H) length: 8.859200e+03um, number of vias: 0
[05/29 12:58:42     19s] [NR-eGR] Total length: 1.319280e+04um, number of vias: 4830
[05/29 12:58:42     19s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:42     19s] [NR-eGR] Total eGR-routed clock nets wire length: 1.152800e+03um 
[05/29 12:58:42     19s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:42     19s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1035.10 MB )
[05/29 12:58:42     19s] Extraction called for design 'mult8x8' of instances=687 and nets=708 using extraction engine 'preRoute' .
[05/29 12:58:42     19s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:58:42     19s] RC Extraction called in multi-corner(1) mode.
[05/29 12:58:42     19s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:58:42     19s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:58:42     19s] RCMode: PreRoute
[05/29 12:58:42     19s]       RC Corner Indexes            0   
[05/29 12:58:42     19s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:58:42     19s] Resistance Scaling Factor    : 1.00000 
[05/29 12:58:42     19s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:58:42     19s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:58:42     19s] Shrink Factor                : 1.00000
[05/29 12:58:42     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:58:42     19s] LayerId::1 widthSet size::1
[05/29 12:58:42     19s] LayerId::2 widthSet size::1
[05/29 12:58:42     19s] LayerId::3 widthSet size::1
[05/29 12:58:42     19s] LayerId::4 widthSet size::1
[05/29 12:58:42     19s] LayerId::5 widthSet size::1
[05/29 12:58:42     19s] LayerId::6 widthSet size::1
[05/29 12:58:42     19s] LayerId::7 widthSet size::1
[05/29 12:58:42     19s] LayerId::8 widthSet size::1
[05/29 12:58:42     19s] Updating RC grid for preRoute extraction ...
[05/29 12:58:42     19s] Initializing multi-corner resistance tables ...
[05/29 12:58:42     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1035.102M)
[05/29 12:58:42     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.039, MEM:1035.1M
[05/29 12:58:42     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1035.1M
[05/29 12:58:42     19s] Starting delay calculation for Setup views
[05/29 12:58:42     19s] #################################################################################
[05/29 12:58:42     19s] # Design Stage: PreRoute
[05/29 12:58:42     19s] # Design Name: mult8x8
[05/29 12:58:42     19s] # Design Mode: 130nm
[05/29 12:58:42     19s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:58:42     19s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:58:42     19s] # Signoff Settings: SI Off 
[05/29 12:58:42     19s] #################################################################################
[05/29 12:58:42     19s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:58:42     19s] Calculate delays in Single mode...
[05/29 12:58:42     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1056.1M, InitMEM = 1056.1M)
[05/29 12:58:42     19s] Start delay calculation (fullDC) (1 T). (MEM=1056.13)
[05/29 12:58:43     20s] End AAE Lib Interpolated Model. (MEM=1056.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:43     20s] Total number of fetched objects 707
[05/29 12:58:43     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:43     20s] End delay calculation. (MEM=1103.83 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:58:43     20s] End delay calculation (fullDC). (MEM=1103.83 CPU=0:00:00.3 REAL=0:00:01.0)
[05/29 12:58:43     20s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1103.8M) ***
[05/29 12:58:43     20s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:20.1 mem=1103.8M)
[05/29 12:58:43     20s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.951  |
|           TNS (ns):|-310.572 |
|    Violating Paths:|   155   |
|          All Paths:|   168   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.170   |      2 (2)       |
|   max_tran     |      2 (93)      |   -2.327   |      2 (93)      |
|   max_fanout   |     16 (16)      |    -47     |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.556%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 774.8M, totSessionCpu=0:00:20 **
[05/29 12:58:43     20s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/29 12:58:43     20s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:43     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.1 mem=1056.8M
[05/29 12:58:43     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1056.8M
[05/29 12:58:43     20s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:43     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:     Starting CMU at level 3, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1056.8M
[05/29 12:58:43     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1056.8MB).
[05/29 12:58:43     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1056.8M
[05/29 12:58:43     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.2 mem=1056.8M
[05/29 12:58:43     20s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:43     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.2 mem=1056.8M
[05/29 12:58:43     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1056.8M
[05/29 12:58:43     20s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:43     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:     Starting CMU at level 3, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1056.8M
[05/29 12:58:43     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1056.8M
[05/29 12:58:43     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1056.8MB).
[05/29 12:58:43     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1056.8M
[05/29 12:58:43     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.2 mem=1056.8M
[05/29 12:58:43     20s] *** Starting optimizing excluded clock nets MEM= 1056.8M) ***
[05/29 12:58:43     20s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1056.8M) ***
[05/29 12:58:43     20s] The useful skew maximum allowed delay is: 0.3
[05/29 12:58:43     20s] Deleting Lib Analyzer.
[05/29 12:58:43     20s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:43     20s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:43     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.3 mem=1058.8M
[05/29 12:58:43     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.3 mem=1058.8M
[05/29 12:58:43     20s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 12:58:43     20s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (218.5), totSession cpu/real = 0:00:20.3/0:00:31.5 (0.6), mem = 1058.8M
[05/29 12:58:43     20s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.1
[05/29 12:58:43     20s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:43     20s] ### Creating PhyDesignMc. totSessionCpu=0:00:20.3 mem=1066.8M
[05/29 12:58:43     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1066.8M
[05/29 12:58:43     20s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:43     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1066.8M
[05/29 12:58:43     20s] OPERPROF:     Starting CMU at level 3, MEM:1066.8M
[05/29 12:58:43     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1066.8M
[05/29 12:58:43     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1066.8M
[05/29 12:58:43     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1066.8MB).
[05/29 12:58:43     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1066.8M
[05/29 12:58:43     20s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:20.3 mem=1066.8M
[05/29 12:58:43     20s] 
[05/29 12:58:43     20s] Footprint cell information for calculating maxBufDist
[05/29 12:58:43     20s] *info: There are 16 candidate Buffer cells
[05/29 12:58:43     20s] *info: There are 17 candidate Inverter cells
[05/29 12:58:43     20s] 
[05/29 12:58:43     20s] 
[05/29 12:58:43     20s] Creating Lib Analyzer ...
[05/29 12:58:43     20s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:43     20s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:43     20s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:43     20s] 
[05/29 12:58:44     21s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:21.1 mem=1110.6M
[05/29 12:58:44     21s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:21.1 mem=1110.6M
[05/29 12:58:44     21s] Creating Lib Analyzer, finished. 
[05/29 12:58:44     21s] 
[05/29 12:58:44     21s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:58:44     21s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1129.7M
[05/29 12:58:44     21s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1129.7M
[05/29 12:58:44     21s] 
[05/29 12:58:44     21s] Netlist preparation processing... 
[05/29 12:58:44     21s] Removed 0 instance
[05/29 12:58:44     21s] *info: Marking 0 isolation instances dont touch
[05/29 12:58:44     21s] *info: Marking 0 level shifter instances dont touch
[05/29 12:58:44     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.1
[05/29 12:58:44     21s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:21.5/0:00:32.7 (0.7), mem = 1110.6M
[05/29 12:58:44     21s] Deleting Lib Analyzer.
[05/29 12:58:44     21s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/29 12:58:44     21s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:44     21s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:44     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.5 mem=1081.6M
[05/29 12:58:44     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.5 mem=1081.6M
[05/29 12:58:44     21s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 12:58:44     21s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:44     21s] ### Creating PhyDesignMc. totSessionCpu=0:00:21.5 mem=1100.7M
[05/29 12:58:44     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1100.7M
[05/29 12:58:44     21s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:44     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1100.7M
[05/29 12:58:44     21s] OPERPROF:     Starting CMU at level 3, MEM:1100.7M
[05/29 12:58:44     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1100.7M
[05/29 12:58:44     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1100.7M
[05/29 12:58:44     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1100.7MB).
[05/29 12:58:44     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1100.7M
[05/29 12:58:44     21s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:21.5 mem=1100.7M
[05/29 12:58:44     21s] Begin: Area Reclaim Optimization
[05/29 12:58:44     21s] 
[05/29 12:58:44     21s] Creating Lib Analyzer ...
[05/29 12:58:44     21s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:44     21s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:44     21s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:44     21s] 
[05/29 12:58:45     22s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:22.1 mem=1116.7M
[05/29 12:58:45     22s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:22.1 mem=1116.7M
[05/29 12:58:45     22s] Creating Lib Analyzer, finished. 
[05/29 12:58:45     22s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:22.1/0:00:33.4 (0.7), mem = 1116.7M
[05/29 12:58:45     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.2
[05/29 12:58:45     22s] 
[05/29 12:58:45     22s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:58:45     22s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1116.7M
[05/29 12:58:45     22s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1116.7M
[05/29 12:58:45     22s] Reclaim Optimization WNS Slack -2.951  TNS Slack -310.571 Density 61.56
[05/29 12:58:45     22s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:45     22s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:58:45     22s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:45     22s] |    61.56%|        -|  -2.951|-310.571|   0:00:00.0| 1116.7M|
[05/29 12:58:45     22s] |    61.56%|        0|  -2.951|-310.571|   0:00:00.0| 1135.8M|
[05/29 12:58:45     22s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:58:45     22s] |    61.56%|        0|  -2.951|-310.571|   0:00:00.0| 1135.8M|
[05/29 12:58:45     22s] |    61.13%|       15|  -2.822|-302.515|   0:00:00.0| 1162.8M|
[05/29 12:58:45     22s] |    61.13%|        0|  -2.822|-302.515|   0:00:00.0| 1162.8M|
[05/29 12:58:45     22s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:45     22s] Reclaim Optimization End WNS Slack -2.822  TNS Slack -302.515 Density 61.13
[05/29 12:58:45     22s] 
[05/29 12:58:45     22s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 15 **
[05/29 12:58:45     22s] --------------------------------------------------------------
[05/29 12:58:45     22s] |                                   | Total     | Sequential |
[05/29 12:58:45     22s] --------------------------------------------------------------
[05/29 12:58:45     22s] | Num insts resized                 |      15  |       3    |
[05/29 12:58:45     22s] | Num insts undone                  |       0  |       0    |
[05/29 12:58:45     22s] | Num insts Downsized               |      15  |       3    |
[05/29 12:58:45     22s] | Num insts Samesized               |       0  |       0    |
[05/29 12:58:45     22s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:58:45     22s] | Num multiple commits+uncommits    |       0  |       -    |
[05/29 12:58:45     22s] --------------------------------------------------------------
[05/29 12:58:45     22s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[05/29 12:58:45     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.2
[05/29 12:58:45     22s] *** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:22.6/0:00:33.8 (0.7), mem = 1162.8M
[05/29 12:58:45     22s] Executing incremental physical updates
[05/29 12:58:45     22s] Executing incremental physical updates
[05/29 12:58:45     22s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1087.75M, totSessionCpu=0:00:23).
[05/29 12:58:45     22s] Deleting Lib Analyzer.
[05/29 12:58:45     22s] Begin: GigaOpt high fanout net optimization
[05/29 12:58:45     22s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/29 12:58:45     22s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:45     22s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:45     22s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:22.6/0:00:33.9 (0.7), mem = 1087.8M
[05/29 12:58:45     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.3
[05/29 12:58:45     22s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:45     22s] ### Creating PhyDesignMc. totSessionCpu=0:00:22.6 mem=1087.8M
[05/29 12:58:45     22s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:58:45     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1087.8M
[05/29 12:58:45     22s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:45     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1087.8M
[05/29 12:58:45     22s] OPERPROF:     Starting CMU at level 3, MEM:1087.8M
[05/29 12:58:45     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1087.8M
[05/29 12:58:45     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1087.8M
[05/29 12:58:45     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.8MB).
[05/29 12:58:45     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1087.8M
[05/29 12:58:45     22s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:22.7 mem=1087.8M
[05/29 12:58:45     22s] 
[05/29 12:58:45     22s] Creating Lib Analyzer ...
[05/29 12:58:45     22s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:45     22s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:45     22s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:45     22s] 
[05/29 12:58:46     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.3 mem=1087.8M
[05/29 12:58:46     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.3 mem=1087.8M
[05/29 12:58:46     23s] Creating Lib Analyzer, finished. 
[05/29 12:58:46     23s] 
[05/29 12:58:46     23s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:58:47     24s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:47     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.3
[05/29 12:58:47     24s] *** DrvOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:24.3/0:00:35.5 (0.7), mem = 1087.8M
[05/29 12:58:47     24s] End: GigaOpt high fanout net optimization
[05/29 12:58:47     24s] Begin: GigaOpt DRV Optimization
[05/29 12:58:47     24s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/29 12:58:47     24s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:47     24s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:47     24s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:24.3/0:00:35.5 (0.7), mem = 1087.8M
[05/29 12:58:47     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.4
[05/29 12:58:47     24s] PhyDesignGrid: maxLocalDensity 3.00
[05/29 12:58:47     24s] ### Creating PhyDesignMc. totSessionCpu=0:00:24.3 mem=1087.8M
[05/29 12:58:47     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1087.8M
[05/29 12:58:47     24s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:47     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1087.8M
[05/29 12:58:47     24s] OPERPROF:     Starting CMU at level 3, MEM:1087.8M
[05/29 12:58:47     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1087.8M
[05/29 12:58:47     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1087.8M
[05/29 12:58:47     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.8MB).
[05/29 12:58:47     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1087.8M
[05/29 12:58:47     24s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:24.3 mem=1087.8M
[05/29 12:58:47     24s] 
[05/29 12:58:47     24s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:58:48     25s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1106.8M
[05/29 12:58:48     25s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1106.8M
[05/29 12:58:48     25s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:48     25s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/29 12:58:48     25s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:48     25s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 12:58:48     25s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:48     25s] Info: violation cost 343.123871 (cap = 42.492149, tran = 266.131714, len = 0.000000, fanout load = 34.500000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:48     25s] |     3|    95|    -2.49|     3|     3|    -0.17|    16|    16|     0|     0|    -2.82|  -302.51|       0|       0|       0|  61.13|          |         |
[05/29 12:58:48     25s] Info: violation cost 0.839905 (cap = 0.839905, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:48     25s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -1.14|   -50.35|      39|      29|       1|  65.46| 0:00:00.0|  1145.0M|
[05/29 12:58:48     25s] Info: violation cost 0.133155 (cap = 0.133155, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:48     25s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -1.25|   -58.74|       2|       0|       0|  65.61| 0:00:00.0|  1145.0M|
[05/29 12:58:48     25s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] ###############################################################################
[05/29 12:58:48     25s] #
[05/29 12:58:48     25s] #  Large fanout net report:  
[05/29 12:58:48     25s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/29 12:58:48     25s] #     - current density: 65.61
[05/29 12:58:48     25s] #
[05/29 12:58:48     25s] #  List of high fanout nets:
[05/29 12:58:48     25s] #
[05/29 12:58:48     25s] ###############################################################################
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] =======================================================================
[05/29 12:58:48     25s]                 Reasons for remaining drv violations
[05/29 12:58:48     25s] =======================================================================
[05/29 12:58:48     25s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1145.0M) ***
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.4
[05/29 12:58:48     25s] *** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:25.4/0:00:36.6 (0.7), mem = 1125.9M
[05/29 12:58:48     25s] End: GigaOpt DRV Optimization
[05/29 12:58:48     25s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/29 12:58:48     25s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 810.7M, totSessionCpu=0:00:25 **
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] Active setup views:
[05/29 12:58:48     25s]  typical
[05/29 12:58:48     25s]   Dominating endpoints: 0
[05/29 12:58:48     25s]   Dominating TNS: -0.000
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] Deleting Lib Analyzer.
[05/29 12:58:48     25s] Begin: GigaOpt Global Optimization
[05/29 12:58:48     25s] *info: use new DP (enabled)
[05/29 12:58:48     25s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/29 12:58:48     25s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:48     25s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:48     25s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:25.4/0:00:36.7 (0.7), mem = 1087.9M
[05/29 12:58:48     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.5
[05/29 12:58:48     25s] PhyDesignGrid: maxLocalDensity 1.20
[05/29 12:58:48     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.4 mem=1087.9M
[05/29 12:58:48     25s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:58:48     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1087.9M
[05/29 12:58:48     25s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:48     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1087.9M
[05/29 12:58:48     25s] OPERPROF:     Starting CMU at level 3, MEM:1087.9M
[05/29 12:58:48     25s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1087.9M
[05/29 12:58:48     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1087.9M
[05/29 12:58:48     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.9MB).
[05/29 12:58:48     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1087.9M
[05/29 12:58:48     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.5 mem=1087.9M
[05/29 12:58:48     25s] 
[05/29 12:58:48     25s] Creating Lib Analyzer ...
[05/29 12:58:48     25s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:48     25s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:48     25s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:48     25s] 
[05/29 12:58:49     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.1 mem=1087.9M
[05/29 12:58:49     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.1 mem=1087.9M
[05/29 12:58:49     26s] Creating Lib Analyzer, finished. 
[05/29 12:58:49     26s] 
[05/29 12:58:49     26s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:58:51     28s] *info: 1 clock net excluded
[05/29 12:58:51     28s] *info: 2 special nets excluded.
[05/29 12:58:51     28s] *info: 1 ideal net excluded from IPO operation.
[05/29 12:58:51     28s] *info: 2 no-driver nets excluded.
[05/29 12:58:52     29s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1107.0M
[05/29 12:58:52     29s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1107.0M
[05/29 12:58:52     29s] ** GigaOpt Global Opt WNS Slack -1.253  TNS Slack -58.743 
[05/29 12:58:52     29s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:58:52     29s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:58:52     29s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:58:52     29s] |  -1.253| -58.743|    65.61%|   0:00:00.0| 1123.0M|   typical|  default| pip_pp_reg_0__0_/D     |
[05/29 12:58:53     30s] |  -0.457| -17.366|    64.44%|   0:00:01.0| 1162.6M|   typical|  default| pip_sum3_reg_4_/D      |
[05/29 12:58:53     30s] |  -0.457| -17.366|    64.44%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_4_/D      |
[05/29 12:58:53     30s] |  -0.457| -17.366|    64.44%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_4_/D      |
[05/29 12:58:53     30s] |  -0.365|  -7.721|    66.69%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum_sum1_reg_9_/D  |
[05/29 12:58:53     30s] |  -0.332|  -6.381|    66.94%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum_sum1_reg_11_/D |
[05/29 12:58:53     30s] |  -0.332|  -6.381|    66.94%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum_sum1_reg_11_/D |
[05/29 12:58:53     30s] |  -0.332|  -6.381|    66.94%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum_sum1_reg_11_/D |
[05/29 12:58:53     30s] |  -0.289|  -3.697|    68.11%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_6_/S0     |
[05/29 12:58:53     30s] |  -0.289|  -3.346|    68.16%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_6_/S0     |
[05/29 12:58:53     30s] |  -0.289|  -3.346|    68.16%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_6_/S0     |
[05/29 12:58:53     30s] |  -0.289|  -3.346|    68.16%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_6_/S0     |
[05/29 12:58:53     30s] |  -0.243|  -1.434|    69.18%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_7_/D      |
[05/29 12:58:53     30s] |  -0.243|  -1.434|    69.18%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_7_/D      |
[05/29 12:58:53     30s] |  -0.243|  -1.434|    69.18%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_7_/D      |
[05/29 12:58:53     30s] |  -0.243|  -1.434|    69.18%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_7_/D      |
[05/29 12:58:53     30s] |  -0.160|  -0.951|    69.79%|   0:00:00.0| 1162.6M|   typical|  default| pip_sum3_reg_8_/D      |
[05/29 12:58:53     30s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:58:53     30s] 
[05/29 12:58:53     30s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1162.6M) ***
[05/29 12:58:53     30s] 
[05/29 12:58:53     30s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1162.6M) ***
[05/29 12:58:53     30s] ** GigaOpt Global Opt End WNS Slack -0.160  TNS Slack -0.951 
[05/29 12:58:53     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.5
[05/29 12:58:53     30s] *** SetupOpt [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:00:30.7/0:00:41.9 (0.7), mem = 1127.6M
[05/29 12:58:53     30s] End: GigaOpt Global Optimization
[05/29 12:58:53     30s] *** Timing NOT met, worst failing slack is -0.160
[05/29 12:58:53     30s] *** Check timing (0:00:00.0)
[05/29 12:58:53     30s] Deleting Lib Analyzer.
[05/29 12:58:53     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/29 12:58:53     30s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:53     30s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:53     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.7 mem=1087.6M
[05/29 12:58:53     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.7 mem=1087.6M
[05/29 12:58:53     30s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 12:58:53     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1087.6M
[05/29 12:58:53     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1087.6M
[05/29 12:58:53     30s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:58:53     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.7 mem=1106.6M
[05/29 12:58:53     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1106.6M
[05/29 12:58:53     30s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:53     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1106.6M
[05/29 12:58:53     30s] OPERPROF:     Starting CMU at level 3, MEM:1106.6M
[05/29 12:58:53     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1106.6M
[05/29 12:58:53     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1106.6M
[05/29 12:58:53     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1106.6MB).
[05/29 12:58:53     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1106.6M
[05/29 12:58:53     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.8 mem=1106.6M
[05/29 12:58:53     30s] Begin: Area Reclaim Optimization
[05/29 12:58:53     30s] 
[05/29 12:58:53     30s] Creating Lib Analyzer ...
[05/29 12:58:53     30s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:53     30s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:53     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:53     30s] 
[05/29 12:58:54     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.4 mem=1124.7M
[05/29 12:58:54     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.4 mem=1124.7M
[05/29 12:58:54     31s] Creating Lib Analyzer, finished. 
[05/29 12:58:54     31s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:31.4/0:00:42.6 (0.7), mem = 1124.7M
[05/29 12:58:54     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.6
[05/29 12:58:54     31s] 
[05/29 12:58:54     31s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:58:54     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1124.7M
[05/29 12:58:54     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1124.7M
[05/29 12:58:54     31s] Reclaim Optimization WNS Slack -0.160  TNS Slack -0.951 Density 69.79
[05/29 12:58:54     31s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:54     31s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:58:54     31s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:54     31s] |    69.79%|        -|  -0.160|  -0.951|   0:00:00.0| 1124.7M|
[05/29 12:58:54     31s] |    69.79%|        0|  -0.160|  -0.951|   0:00:00.0| 1143.7M|
[05/29 12:58:54     31s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:58:54     31s] |    69.79%|        0|  -0.160|  -0.951|   0:00:00.0| 1143.7M|
[05/29 12:58:54     31s] |    69.30%|        7|  -0.160|  -0.951|   0:00:00.0| 1162.8M|
[05/29 12:58:55     31s] |    67.52%|       79|  -0.160|  -0.904|   0:00:01.0| 1162.8M|
[05/29 12:58:55     31s] |    67.48%|        2|  -0.160|  -0.904|   0:00:00.0| 1162.8M|
[05/29 12:58:55     31s] |    67.48%|        0|  -0.160|  -0.904|   0:00:00.0| 1162.8M|
[05/29 12:58:55     31s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:58:55     31s] |    67.48%|        0|  -0.160|  -0.904|   0:00:00.0| 1162.8M|
[05/29 12:58:55     31s] +----------+---------+--------+--------+------------+--------+
[05/29 12:58:55     31s] Reclaim Optimization End WNS Slack -0.160  TNS Slack -0.904 Density 67.48
[05/29 12:58:55     31s] 
[05/29 12:58:55     31s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 6 Resize = 79 **
[05/29 12:58:55     31s] --------------------------------------------------------------
[05/29 12:58:55     31s] |                                   | Total     | Sequential |
[05/29 12:58:55     31s] --------------------------------------------------------------
[05/29 12:58:55     31s] | Num insts resized                 |      77  |      11    |
[05/29 12:58:55     31s] | Num insts undone                  |       2  |       2    |
[05/29 12:58:55     31s] | Num insts Downsized               |      77  |      11    |
[05/29 12:58:55     31s] | Num insts Samesized               |       0  |       0    |
[05/29 12:58:55     31s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:58:55     31s] | Num multiple commits+uncommits    |       2  |       -    |
[05/29 12:58:55     31s] --------------------------------------------------------------
[05/29 12:58:55     31s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:02.0) **
[05/29 12:58:55     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.6
[05/29 12:58:55     31s] *** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:32.0/0:00:43.2 (0.7), mem = 1162.8M
[05/29 12:58:55     31s] Executing incremental physical updates
[05/29 12:58:55     31s] Executing incremental physical updates
[05/29 12:58:55     31s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1089.73M, totSessionCpu=0:00:32).
[05/29 12:58:55     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1089.7M
[05/29 12:58:55     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1089.7M
[05/29 12:58:55     32s] **INFO: Flow update: Design is easy to close.
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] *** Start incrementalPlace ***
[05/29 12:58:55     32s] User Input Parameters:
[05/29 12:58:55     32s] - Congestion Driven    : On
[05/29 12:58:55     32s] - Timing Driven        : On
[05/29 12:58:55     32s] - Area-Violation Based : On
[05/29 12:58:55     32s] - Start Rollback Level : -5
[05/29 12:58:55     32s] - Legalized            : On
[05/29 12:58:55     32s] - Window Based         : Off
[05/29 12:58:55     32s] - eDen incr mode       : Off
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] Effort level <high> specified for reg2reg path_group
[05/29 12:58:55     32s] No Views given, use default active views for adaptive view pruning
[05/29 12:58:55     32s] SKP will enable view:
[05/29 12:58:55     32s]   typical
[05/29 12:58:55     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1091.7M
[05/29 12:58:55     32s] Starting Early Global Route congestion estimation: mem = 1091.7M
[05/29 12:58:55     32s] (I)       Started Loading and Dumping File ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Reading DB...
[05/29 12:58:55     32s] (I)       Read data from FE... (mem=1091.7M)
[05/29 12:58:55     32s] (I)       Read nodes and places... (mem=1091.7M)
[05/29 12:58:55     32s] (I)       Done Read nodes and places (cpu=0.000s, mem=1091.7M)
[05/29 12:58:55     32s] (I)       Read nets... (mem=1091.7M)
[05/29 12:58:55     32s] (I)       Done Read nets (cpu=0.000s, mem=1091.7M)
[05/29 12:58:55     32s] (I)       Done Read data from FE (cpu=0.000s, mem=1091.7M)
[05/29 12:58:55     32s] (I)       before initializing RouteDB syMemory usage = 1091.7 MB
[05/29 12:58:55     32s] (I)       Honor MSV route constraint: false
[05/29 12:58:55     32s] (I)       Maximum routing layer  : 3
[05/29 12:58:55     32s] (I)       Minimum routing layer  : 2
[05/29 12:58:55     32s] (I)       Supply scale factor H  : 1.00
[05/29 12:58:55     32s] (I)       Supply scale factor V  : 1.00
[05/29 12:58:55     32s] (I)       Number of tracks used by clock wire: 0
[05/29 12:58:55     32s] (I)       Reverse direction      : 
[05/29 12:58:55     32s] (I)       Honor partition pin guides: true
[05/29 12:58:55     32s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:58:55     32s] (I)       Route secondary PG pins: false
[05/29 12:58:55     32s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:58:55     32s] (I)                              : true
[05/29 12:58:55     32s] (I)                              : true
[05/29 12:58:55     32s] (I)                              : true
[05/29 12:58:55     32s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:58:55     32s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:58:55     32s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:58:55     32s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:58:55     32s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:58:55     32s] (I)       build grid graph
[05/29 12:58:55     32s] (I)       build grid graph start
[05/29 12:58:55     32s] [NR-eGR] Track table information for default rule: 
[05/29 12:58:55     32s] [NR-eGR] M1 has no routable track
[05/29 12:58:55     32s] [NR-eGR] M2 has single uniform track structure
[05/29 12:58:55     32s] [NR-eGR] M3 has single uniform track structure
[05/29 12:58:55     32s] (I)       build grid graph end
[05/29 12:58:55     32s] (I)       ===========================================================================
[05/29 12:58:55     32s] (I)       == Report All Rule Vias ==
[05/29 12:58:55     32s] (I)       ===========================================================================
[05/29 12:58:55     32s] (I)        Via Rule : (Default)
[05/29 12:58:55     32s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:58:55     32s] (I)       ---------------------------------------------------------------------------
[05/29 12:58:55     32s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:58:55     32s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:58:55     32s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:58:55     32s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:58:55     32s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:58:55     32s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:58:55     32s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:58:55     32s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:58:55     32s] (I)       ===========================================================================
[05/29 12:58:55     32s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Num PG vias on layer 1 : 0
[05/29 12:58:55     32s] (I)       Num PG vias on layer 2 : 0
[05/29 12:58:55     32s] (I)       Num PG vias on layer 3 : 0
[05/29 12:58:55     32s] [NR-eGR] Read 56 PG shapes
[05/29 12:58:55     32s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:58:55     32s] [NR-eGR] #Instance Blockages : 0
[05/29 12:58:55     32s] [NR-eGR] #PG Blockages       : 56
[05/29 12:58:55     32s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:58:55     32s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:58:55     32s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:58:55     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:58:55     32s] (I)       readDataFromPlaceDB
[05/29 12:58:55     32s] (I)       Read net information..
[05/29 12:58:55     32s] [NR-eGR] Read numTotalNets=757  numIgnoredNets=0
[05/29 12:58:55     32s] (I)       Read testcase time = 0.000 seconds
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] (I)       early_global_route_priority property id does not exist.
[05/29 12:58:55     32s] (I)       Start initializing grid graph
[05/29 12:58:55     32s] (I)       End initializing grid graph
[05/29 12:58:55     32s] (I)       Model blockages into capacity
[05/29 12:58:55     32s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:58:55     32s] (I)       Started Modeling ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Started Modeling Layer 1 ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Started Modeling Layer 2 ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:58:55     32s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Started Modeling Layer 3 ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:58:55     32s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Number of ignored nets = 0
[05/29 12:58:55     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:58:55     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:58:55     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:58:55     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:58:55     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:58:55     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1091.7 MB
[05/29 12:58:55     32s] (I)       Ndr track 0 does not exist
[05/29 12:58:55     32s] (I)       Layer1  viaCost=200.00
[05/29 12:58:55     32s] (I)       Layer2  viaCost=100.00
[05/29 12:58:55     32s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:58:55     32s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:58:55     32s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:58:55     32s] (I)       Site width          :   400  (dbu)
[05/29 12:58:55     32s] (I)       Row height          :  3600  (dbu)
[05/29 12:58:55     32s] (I)       GCell width         :  3600  (dbu)
[05/29 12:58:55     32s] (I)       GCell height        :  3600  (dbu)
[05/29 12:58:55     32s] (I)       Grid                :    71    20     3
[05/29 12:58:55     32s] (I)       Layer numbers       :     1     2     3
[05/29 12:58:55     32s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:58:55     32s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:58:55     32s] (I)       Default wire width  :   160   200   200
[05/29 12:58:55     32s] (I)       Default wire space  :   160   200   200
[05/29 12:58:55     32s] (I)       Default wire pitch  :   320   400   400
[05/29 12:58:55     32s] (I)       Default pitch size  :   320   400   400
[05/29 12:58:55     32s] (I)       First track coord   :     0   200   200
[05/29 12:58:55     32s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:58:55     32s] (I)       Total num of tracks :     0   642   177
[05/29 12:58:55     32s] (I)       Num of masks        :     1     1     1
[05/29 12:58:55     32s] (I)       Num of trim masks   :     0     0     0
[05/29 12:58:55     32s] (I)       --------------------------------------------------------
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] [NR-eGR] ============ Routing rule table ============
[05/29 12:58:55     32s] [NR-eGR] Rule id: 0  Nets: 757 
[05/29 12:58:55     32s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:58:55     32s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:58:55     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:55     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:55     32s] [NR-eGR] ========================================
[05/29 12:58:55     32s] [NR-eGR] 
[05/29 12:58:55     32s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:58:55     32s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:58:55     32s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:58:55     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 1091.7 MB
[05/29 12:58:55     32s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Started Global Routing ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       ============= Initialization =============
[05/29 12:58:55     32s] (I)       totalPins=2201  totalGlobalPin=2070 (94.05%)
[05/29 12:58:55     32s] (I)       Started Build MST ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Generate topology with single threads
[05/29 12:58:55     32s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:58:55     32s] [NR-eGR] Layer group 1: route 757 net(s) in layer range [2, 3]
[05/29 12:58:55     32s] (I)       ============  Phase 1a Route ============
[05/29 12:58:55     32s] (I)       Started Phase 1a ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Usage: 3537 = (2432 H, 1105 V) = (23.57% H, 9.03% V) = (8.755e+03um H, 3.978e+03um V)
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] (I)       ============  Phase 1b Route ============
[05/29 12:58:55     32s] (I)       Usage: 3537 = (2432 H, 1105 V) = (23.57% H, 9.03% V) = (8.755e+03um H, 3.978e+03um V)
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.273320e+04um
[05/29 12:58:55     32s] (I)       ============  Phase 1c Route ============
[05/29 12:58:55     32s] (I)       Usage: 3537 = (2432 H, 1105 V) = (23.57% H, 9.03% V) = (8.755e+03um H, 3.978e+03um V)
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] (I)       ============  Phase 1d Route ============
[05/29 12:58:55     32s] (I)       Usage: 3537 = (2432 H, 1105 V) = (23.57% H, 9.03% V) = (8.755e+03um H, 3.978e+03um V)
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] (I)       ============  Phase 1e Route ============
[05/29 12:58:55     32s] (I)       Started Phase 1e ( Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Usage: 3537 = (2432 H, 1105 V) = (23.57% H, 9.03% V) = (8.755e+03um H, 3.978e+03um V)
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.273320e+04um
[05/29 12:58:55     32s] [NR-eGR] 
[05/29 12:58:55     32s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:58:55     32s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       ============  Phase 1l Route ============
[05/29 12:58:55     32s] (I)       
[05/29 12:58:55     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:58:55     32s] [NR-eGR]                        OverCon            
[05/29 12:58:55     32s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:58:55     32s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:58:55     32s] [NR-eGR] ----------------------------------------------
[05/29 12:58:55     32s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:55     32s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:55     32s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:55     32s] [NR-eGR] ----------------------------------------------
[05/29 12:58:55     32s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:58:55     32s] [NR-eGR] 
[05/29 12:58:55     32s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1091.73 MB )
[05/29 12:58:55     32s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:58:55     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:58:55     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:58:55     32s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1091.7M
[05/29 12:58:55     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.008, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1091.7M
[05/29 12:58:55     32s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:55     32s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:58:55     32s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:55     32s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:58:55     32s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:55     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:58:55     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:58:55     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1091.7M
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] === incrementalPlace Internal Loop 1 ===
[05/29 12:58:55     32s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[05/29 12:58:55     32s] OPERPROF: Starting IPInitSPData at level 1, MEM:1091.7M
[05/29 12:58:55     32s] #spOpts: N=130 minPadR=1.1 
[05/29 12:58:55     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:   Starting post-place ADS at level 2, MEM:1091.7M
[05/29 12:58:55     32s] ADSU 0.675 -> 0.675
[05/29 12:58:55     32s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:   Starting spMPad at level 2, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:     Starting spContextMPad at level 3, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1091.7M
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] [spp] 0
[05/29 12:58:55     32s] [adp] 0:1:1:3
[05/29 12:58:55     32s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1091.7M
[05/29 12:58:55     32s] SP #FI/SF FL/PI 0/0 738/0
[05/29 12:58:55     32s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.043, MEM:1091.7M
[05/29 12:58:55     32s] PP off. flexM 0
[05/29 12:58:55     32s] OPERPROF: Starting CDPad at level 1, MEM:1091.7M
[05/29 12:58:55     32s] 3DP is on.
[05/29 12:58:55     32s] design sh 0.129.
[05/29 12:58:55     32s] CDPadU 0.884 -> 0.762. R=0.675, N=738
[05/29 12:58:55     32s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.014, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF: Starting InitSKP at level 1, MEM:1091.7M
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/29 12:58:55     32s] OPERPROF: Finished InitSKP at level 1, CPU:0.060, REAL:0.059, MEM:1091.7M
[05/29 12:58:55     32s] NP #FI/FS/SF FL/PI: 0/0/0 738/0
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] 
[05/29 12:58:55     32s] AB Est...
[05/29 12:58:55     32s] OPERPROF: Starting npPlace at level 1, MEM:1091.7M
[05/29 12:58:55     32s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.001, MEM:1091.7M
[05/29 12:58:55     32s] Iteration  4: Skipped, with CDP Off
[05/29 12:58:55     32s] OPERPROF: Starting npPlace at level 1, MEM:1091.7M
[05/29 12:58:55     32s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[05/29 12:58:55     32s] No instances found in the vector
[05/29 12:58:55     32s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1091.7M, DRC: 0)
[05/29 12:58:55     32s] 0 (out of 0) MH cells were successfully legalized.
[05/29 12:58:55     32s] Iteration  5: Total net bbox = 9.740e+03 (9.00e+03 7.40e+02)
[05/29 12:58:55     32s]               Est.  stn bbox = 1.047e+04 (9.61e+03 8.61e+02)
[05/29 12:58:55     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1073.5M
[05/29 12:58:55     32s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.086, MEM:1073.5M
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] NP #FI/FS/SF FL/PI: 0/0/0 738/0
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] OPERPROF: Starting npPlace at level 1, MEM:1073.5M
[05/29 12:58:55     32s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[05/29 12:58:55     32s] No instances found in the vector
[05/29 12:58:55     32s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5M, DRC: 0)
[05/29 12:58:55     32s] 0 (out of 0) MH cells were successfully legalized.
[05/29 12:58:55     32s] Iteration  6: Total net bbox = 1.037e+04 (8.63e+03 1.74e+03)
[05/29 12:58:55     32s]               Est.  stn bbox = 1.119e+04 (9.26e+03 1.93e+03)
[05/29 12:58:55     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1073.5M
[05/29 12:58:55     32s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.119, MEM:1073.5M
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] NP #FI/FS/SF FL/PI: 0/0/0 738/0
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] OPERPROF: Starting npPlace at level 1, MEM:1073.5M
[05/29 12:58:55     32s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/29 12:58:55     32s] No instances found in the vector
[05/29 12:58:55     32s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5M, DRC: 0)
[05/29 12:58:55     32s] 0 (out of 0) MH cells were successfully legalized.
[05/29 12:58:55     32s] Iteration  7: Total net bbox = 1.091e+04 (8.54e+03 2.37e+03)
[05/29 12:58:55     32s]               Est.  stn bbox = 1.173e+04 (9.15e+03 2.58e+03)
[05/29 12:58:55     32s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1073.5M
[05/29 12:58:55     32s] OPERPROF: Finished npPlace at level 1, CPU:0.170, REAL:0.173, MEM:1073.5M
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] NP #FI/FS/SF FL/PI: 0/0/0 738/0
[05/29 12:58:55     32s] no activity file in design. spp won't run.
[05/29 12:58:55     32s] OPERPROF: Starting npPlace at level 1, MEM:1073.5M
[05/29 12:58:55     32s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/29 12:58:55     32s] No instances found in the vector
[05/29 12:58:55     32s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5M, DRC: 0)
[05/29 12:58:55     32s] 0 (out of 0) MH cells were successfully legalized.
[05/29 12:58:56     33s] Iteration  8: Total net bbox = 1.179e+04 (8.96e+03 2.83e+03)
[05/29 12:58:56     33s]               Est.  stn bbox = 1.261e+04 (9.56e+03 3.05e+03)
[05/29 12:58:56     33s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.406, MEM:1073.5M
[05/29 12:58:56     33s] no activity file in design. spp won't run.
[05/29 12:58:56     33s] NP #FI/FS/SF FL/PI: 0/0/0 738/0
[05/29 12:58:56     33s] no activity file in design. spp won't run.
[05/29 12:58:56     33s] OPERPROF: Starting npPlace at level 1, MEM:1073.5M
[05/29 12:58:56     33s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/29 12:58:56     33s] No instances found in the vector
[05/29 12:58:56     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5M, DRC: 0)
[05/29 12:58:56     33s] 0 (out of 0) MH cells were successfully legalized.
[05/29 12:58:56     33s] Iteration  9: Total net bbox = 1.252e+04 (9.11e+03 3.40e+03)
[05/29 12:58:56     33s]               Est.  stn bbox = 1.335e+04 (9.72e+03 3.64e+03)
[05/29 12:58:56     33s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.176, MEM:1073.5M
[05/29 12:58:56     33s] Move report: Timing Driven Placement moves 738 insts, mean move: 15.12 um, max move: 87.52 um
[05/29 12:58:56     33s] 	Max move on inst (FE_OFC13_FE_DBTN1_msb34_1): (122.80, 55.20) --> (50.91, 39.57)
[05/29 12:58:56     33s] no activity file in design. spp won't run.
[05/29 12:58:56     33s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1073.5M
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] Finished Incremental Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1073.5M)
[05/29 12:58:56     33s] CongRepair sets shifter mode to gplace
[05/29 12:58:56     33s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1073.5M
[05/29 12:58:56     33s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:56     33s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1073.5M
[05/29 12:58:56     33s] Core basic site is IBM13SITE
[05/29 12:58:56     33s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:56     33s] SiteArray: use 49,152 bytes
[05/29 12:58:56     33s] SiteArray: current memory after site array memory allocation 1073.5M
[05/29 12:58:56     33s] SiteArray: FP blocked sites are writable
[05/29 12:58:56     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:56     33s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.037, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:         Starting CMU at level 5, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:1073.5M
[05/29 12:58:56     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5MB).
[05/29 12:58:56     33s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.041, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.041, MEM:1073.5M
[05/29 12:58:56     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.2
[05/29 12:58:56     33s] OPERPROF:   Starting RefinePlace at level 2, MEM:1073.5M
[05/29 12:58:56     33s] *** Starting refinePlace (0:00:33.3 mem=1073.5M) ***
[05/29 12:58:56     33s] Total net bbox length = 1.204e+04 (8.521e+03 3.519e+03) (ext = 5.981e+02)
[05/29 12:58:56     33s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:56     33s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1073.5M
[05/29 12:58:56     33s] Starting refinePlace ...
[05/29 12:58:56     33s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:58:56     33s]    Spread Effort: high, pre-route mode, useDDP on.
[05/29 12:58:56     33s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5MB) @(0:00:33.3 - 0:00:33.3).
[05/29 12:58:56     33s] Move report: preRPlace moves 738 insts, mean move: 0.88 um, max move: 5.83 um
[05/29 12:58:56     33s] 	Max move on inst (U319): (67.57, 28.54) --> (66.80, 33.60)
[05/29 12:58:56     33s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[05/29 12:58:56     33s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 12:58:56     33s] Placement tweakage begins.
[05/29 12:58:56     33s] wire length = 1.342e+04
[05/29 12:58:56     33s] wire length = 1.300e+04
[05/29 12:58:56     33s] Placement tweakage ends.
[05/29 12:58:56     33s] Move report: tweak moves 114 insts, mean move: 3.45 um, max move: 11.60 um
[05/29 12:58:56     33s] 	Max move on inst (U315): (99.60, 37.20) --> (88.00, 37.20)
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:58:56     33s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:56     33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5MB) @(0:00:33.4 - 0:00:33.4).
[05/29 12:58:56     33s] Move report: Detail placement moves 738 insts, mean move: 1.34 um, max move: 12.28 um
[05/29 12:58:56     33s] 	Max move on inst (U304): (67.79, 43.11) --> (56.80, 44.40)
[05/29 12:58:56     33s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1073.5MB
[05/29 12:58:56     33s] Statistics of distance of Instance movement in refine placement:
[05/29 12:58:56     33s]   maximum (X+Y) =        12.28 um
[05/29 12:58:56     33s]   inst (U304) with max move: (67.791, 43.112) -> (56.8, 44.4)
[05/29 12:58:56     33s]   mean    (X+Y) =         1.34 um
[05/29 12:58:56     33s] Summary Report:
[05/29 12:58:56     33s] Instances move: 738 (out of 738 movable)
[05/29 12:58:56     33s] Instances flipped: 0
[05/29 12:58:56     33s] Mean displacement: 1.34 um
[05/29 12:58:56     33s] Max displacement: 12.28 um (Instance: U304) (67.791, 43.112) -> (56.8, 44.4)
[05/29 12:58:56     33s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[05/29 12:58:56     33s] Total instances moved : 738
[05/29 12:58:56     33s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.053, MEM:1073.5M
[05/29 12:58:56     33s] Total net bbox length = 1.187e+04 (8.171e+03 3.695e+03) (ext = 5.980e+02)
[05/29 12:58:56     33s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1073.5MB
[05/29 12:58:56     33s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1073.5MB) @(0:00:33.3 - 0:00:33.4).
[05/29 12:58:56     33s] *** Finished refinePlace (0:00:33.4 mem=1073.5M) ***
[05/29 12:58:56     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.2
[05/29 12:58:56     33s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.057, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.100, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1073.5M
[05/29 12:58:56     33s] Starting Early Global Route congestion estimation: mem = 1073.5M
[05/29 12:58:56     33s] (I)       Started Loading and Dumping File ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Reading DB...
[05/29 12:58:56     33s] (I)       Read data from FE... (mem=1073.5M)
[05/29 12:58:56     33s] (I)       Read nodes and places... (mem=1073.5M)
[05/29 12:58:56     33s] (I)       Done Read nodes and places (cpu=0.000s, mem=1073.5M)
[05/29 12:58:56     33s] (I)       Read nets... (mem=1073.5M)
[05/29 12:58:56     33s] (I)       Done Read nets (cpu=0.000s, mem=1073.5M)
[05/29 12:58:56     33s] (I)       Done Read data from FE (cpu=0.000s, mem=1073.5M)
[05/29 12:58:56     33s] (I)       before initializing RouteDB syMemory usage = 1073.5 MB
[05/29 12:58:56     33s] (I)       Honor MSV route constraint: false
[05/29 12:58:56     33s] (I)       Maximum routing layer  : 3
[05/29 12:58:56     33s] (I)       Minimum routing layer  : 2
[05/29 12:58:56     33s] (I)       Supply scale factor H  : 1.00
[05/29 12:58:56     33s] (I)       Supply scale factor V  : 1.00
[05/29 12:58:56     33s] (I)       Number of tracks used by clock wire: 0
[05/29 12:58:56     33s] (I)       Reverse direction      : 
[05/29 12:58:56     33s] (I)       Honor partition pin guides: true
[05/29 12:58:56     33s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:58:56     33s] (I)       Route secondary PG pins: false
[05/29 12:58:56     33s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:58:56     33s] (I)                              : true
[05/29 12:58:56     33s] (I)                              : true
[05/29 12:58:56     33s] (I)                              : true
[05/29 12:58:56     33s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:58:56     33s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:58:56     33s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:58:56     33s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:58:56     33s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:58:56     33s] (I)       build grid graph
[05/29 12:58:56     33s] (I)       build grid graph start
[05/29 12:58:56     33s] [NR-eGR] Track table information for default rule: 
[05/29 12:58:56     33s] [NR-eGR] M1 has no routable track
[05/29 12:58:56     33s] [NR-eGR] M2 has single uniform track structure
[05/29 12:58:56     33s] [NR-eGR] M3 has single uniform track structure
[05/29 12:58:56     33s] (I)       build grid graph end
[05/29 12:58:56     33s] (I)       ===========================================================================
[05/29 12:58:56     33s] (I)       == Report All Rule Vias ==
[05/29 12:58:56     33s] (I)       ===========================================================================
[05/29 12:58:56     33s] (I)        Via Rule : (Default)
[05/29 12:58:56     33s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:58:56     33s] (I)       ---------------------------------------------------------------------------
[05/29 12:58:56     33s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:58:56     33s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:58:56     33s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:58:56     33s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:58:56     33s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:58:56     33s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:58:56     33s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:58:56     33s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:58:56     33s] (I)       ===========================================================================
[05/29 12:58:56     33s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Num PG vias on layer 1 : 0
[05/29 12:58:56     33s] (I)       Num PG vias on layer 2 : 0
[05/29 12:58:56     33s] (I)       Num PG vias on layer 3 : 0
[05/29 12:58:56     33s] [NR-eGR] Read 56 PG shapes
[05/29 12:58:56     33s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:58:56     33s] [NR-eGR] #Instance Blockages : 0
[05/29 12:58:56     33s] [NR-eGR] #PG Blockages       : 56
[05/29 12:58:56     33s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:58:56     33s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:58:56     33s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:58:56     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:58:56     33s] (I)       readDataFromPlaceDB
[05/29 12:58:56     33s] (I)       Read net information..
[05/29 12:58:56     33s] [NR-eGR] Read numTotalNets=757  numIgnoredNets=0
[05/29 12:58:56     33s] (I)       Read testcase time = 0.000 seconds
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] (I)       early_global_route_priority property id does not exist.
[05/29 12:58:56     33s] (I)       Start initializing grid graph
[05/29 12:58:56     33s] (I)       End initializing grid graph
[05/29 12:58:56     33s] (I)       Model blockages into capacity
[05/29 12:58:56     33s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:58:56     33s] (I)       Started Modeling ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Started Modeling Layer 1 ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Started Modeling Layer 2 ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:58:56     33s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Started Modeling Layer 3 ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:58:56     33s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Number of ignored nets = 0
[05/29 12:58:56     33s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:58:56     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:58:56     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:58:56     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:58:56     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:58:56     33s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1073.5 MB
[05/29 12:58:56     33s] (I)       Ndr track 0 does not exist
[05/29 12:58:56     33s] (I)       Layer1  viaCost=200.00
[05/29 12:58:56     33s] (I)       Layer2  viaCost=100.00
[05/29 12:58:56     33s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:58:56     33s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:58:56     33s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:58:56     33s] (I)       Site width          :   400  (dbu)
[05/29 12:58:56     33s] (I)       Row height          :  3600  (dbu)
[05/29 12:58:56     33s] (I)       GCell width         :  3600  (dbu)
[05/29 12:58:56     33s] (I)       GCell height        :  3600  (dbu)
[05/29 12:58:56     33s] (I)       Grid                :    71    20     3
[05/29 12:58:56     33s] (I)       Layer numbers       :     1     2     3
[05/29 12:58:56     33s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:58:56     33s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:58:56     33s] (I)       Default wire width  :   160   200   200
[05/29 12:58:56     33s] (I)       Default wire space  :   160   200   200
[05/29 12:58:56     33s] (I)       Default wire pitch  :   320   400   400
[05/29 12:58:56     33s] (I)       Default pitch size  :   320   400   400
[05/29 12:58:56     33s] (I)       First track coord   :     0   200   200
[05/29 12:58:56     33s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:58:56     33s] (I)       Total num of tracks :     0   642   177
[05/29 12:58:56     33s] (I)       Num of masks        :     1     1     1
[05/29 12:58:56     33s] (I)       Num of trim masks   :     0     0     0
[05/29 12:58:56     33s] (I)       --------------------------------------------------------
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] [NR-eGR] ============ Routing rule table ============
[05/29 12:58:56     33s] [NR-eGR] Rule id: 0  Nets: 757 
[05/29 12:58:56     33s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:58:56     33s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:58:56     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:56     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:58:56     33s] [NR-eGR] ========================================
[05/29 12:58:56     33s] [NR-eGR] 
[05/29 12:58:56     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:58:56     33s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:58:56     33s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:58:56     33s] (I)       After initializing earlyGlobalRoute syMemory usage = 1073.5 MB
[05/29 12:58:56     33s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Started Global Routing ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       ============= Initialization =============
[05/29 12:58:56     33s] (I)       totalPins=2201  totalGlobalPin=2066 (93.87%)
[05/29 12:58:56     33s] (I)       Started Build MST ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Generate topology with single threads
[05/29 12:58:56     33s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:58:56     33s] [NR-eGR] Layer group 1: route 757 net(s) in layer range [2, 3]
[05/29 12:58:56     33s] (I)       ============  Phase 1a Route ============
[05/29 12:58:56     33s] (I)       Started Phase 1a ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Usage: 3465 = (2345 H, 1120 V) = (22.73% H, 9.15% V) = (8.442e+03um H, 4.032e+03um V)
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] (I)       ============  Phase 1b Route ============
[05/29 12:58:56     33s] (I)       Usage: 3465 = (2345 H, 1120 V) = (22.73% H, 9.15% V) = (8.442e+03um H, 4.032e+03um V)
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.247400e+04um
[05/29 12:58:56     33s] (I)       ============  Phase 1c Route ============
[05/29 12:58:56     33s] (I)       Usage: 3465 = (2345 H, 1120 V) = (22.73% H, 9.15% V) = (8.442e+03um H, 4.032e+03um V)
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] (I)       ============  Phase 1d Route ============
[05/29 12:58:56     33s] (I)       Usage: 3465 = (2345 H, 1120 V) = (22.73% H, 9.15% V) = (8.442e+03um H, 4.032e+03um V)
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] (I)       ============  Phase 1e Route ============
[05/29 12:58:56     33s] (I)       Started Phase 1e ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Usage: 3465 = (2345 H, 1120 V) = (22.73% H, 9.15% V) = (8.442e+03um H, 4.032e+03um V)
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.247400e+04um
[05/29 12:58:56     33s] [NR-eGR] 
[05/29 12:58:56     33s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:58:56     33s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       ============  Phase 1l Route ============
[05/29 12:58:56     33s] (I)       
[05/29 12:58:56     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:58:56     33s] [NR-eGR]                        OverCon            
[05/29 12:58:56     33s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:58:56     33s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:58:56     33s] [NR-eGR] ----------------------------------------------
[05/29 12:58:56     33s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:56     33s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:56     33s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:58:56     33s] [NR-eGR] ----------------------------------------------
[05/29 12:58:56     33s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:58:56     33s] [NR-eGR] 
[05/29 12:58:56     33s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:58:56     33s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:58:56     33s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:58:56     33s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.000, REAL:0.008, MEM:1073.5M
[05/29 12:58:56     33s] OPERPROF: Starting HotSpotCal at level 1, MEM:1073.5M
[05/29 12:58:56     33s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:56     33s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:58:56     33s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:56     33s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:58:56     33s] [hotspot] +------------+---------------+---------------+
[05/29 12:58:56     33s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:58:56     33s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:58:56     33s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] === incrementalPlace Internal Loop 2 ===
[05/29 12:58:56     33s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1073.5M
[05/29 12:58:56     33s] Starting Early Global Route wiring: mem = 1073.5M
[05/29 12:58:56     33s] (I)       ============= track Assignment ============
[05/29 12:58:56     33s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Started Greedy Track Assignment ( Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:58:56     33s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] (I)       Run Multi-thread track assignment
[05/29 12:58:56     33s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1073.52 MB )
[05/29 12:58:56     33s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:56     33s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2167
[05/29 12:58:56     33s] [NR-eGR]     M2  (2V) length: 4.599600e+03um, number of vias: 2808
[05/29 12:58:56     33s] [NR-eGR]     M3  (3H) length: 8.569600e+03um, number of vias: 0
[05/29 12:58:56     33s] [NR-eGR] Total length: 1.316920e+04um, number of vias: 4975
[05/29 12:58:56     33s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:56     33s] [NR-eGR] Total eGR-routed clock nets wire length: 9.836000e+02um 
[05/29 12:58:56     33s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:58:56     33s] Early Global Route wiring runtime: 0.01 seconds, mem = 1073.5M
[05/29 12:58:56     33s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.008, MEM:1073.5M
[05/29 12:58:56     33s] 0 delay mode for cte disabled.
[05/29 12:58:56     33s] SKP cleared!
[05/29 12:58:56     33s] 
[05/29 12:58:56     33s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
[05/29 12:58:56     33s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 12:58:56     33s] Type 'man IMPSP-9025' for more detail.
[05/29 12:58:56     33s] Start to check current routing status for nets...
[05/29 12:58:56     33s] All nets are already routed correctly.
[05/29 12:58:56     33s] End to check current routing status for nets (mem=1041.5M)
[05/29 12:58:56     33s] Extraction called for design 'mult8x8' of instances=738 and nets=759 using extraction engine 'preRoute' .
[05/29 12:58:56     33s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:58:56     33s] RC Extraction called in multi-corner(1) mode.
[05/29 12:58:56     33s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:58:56     33s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:58:56     33s] RCMode: PreRoute
[05/29 12:58:56     33s]       RC Corner Indexes            0   
[05/29 12:58:56     33s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:58:56     33s] Resistance Scaling Factor    : 1.00000 
[05/29 12:58:56     33s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:58:56     33s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:58:56     33s] Shrink Factor                : 1.00000
[05/29 12:58:56     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:58:56     33s] LayerId::1 widthSet size::1
[05/29 12:58:56     33s] LayerId::2 widthSet size::1
[05/29 12:58:56     33s] LayerId::3 widthSet size::1
[05/29 12:58:56     33s] LayerId::4 widthSet size::1
[05/29 12:58:56     33s] LayerId::5 widthSet size::1
[05/29 12:58:56     33s] LayerId::6 widthSet size::1
[05/29 12:58:56     33s] LayerId::7 widthSet size::1
[05/29 12:58:56     33s] LayerId::8 widthSet size::1
[05/29 12:58:56     33s] Updating RC grid for preRoute extraction ...
[05/29 12:58:56     33s] Initializing multi-corner resistance tables ...
[05/29 12:58:56     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1041.473M)
[05/29 12:58:56     33s] Compute RC Scale Done ...
[05/29 12:58:56     33s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 791.1M, totSessionCpu=0:00:34 **
[05/29 12:58:56     33s] #################################################################################
[05/29 12:58:56     33s] # Design Stage: PreRoute
[05/29 12:58:56     33s] # Design Name: mult8x8
[05/29 12:58:56     33s] # Design Mode: 130nm
[05/29 12:58:56     33s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:58:56     33s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:58:56     33s] # Signoff Settings: SI Off 
[05/29 12:58:56     33s] #################################################################################
[05/29 12:58:56     33s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:58:56     33s] Calculate delays in Single mode...
[05/29 12:58:56     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1051.2M, InitMEM = 1051.2M)
[05/29 12:58:56     33s] Start delay calculation (fullDC) (1 T). (MEM=1051.19)
[05/29 12:58:56     33s] End AAE Lib Interpolated Model. (MEM=1051.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:56     33s] Total number of fetched objects 758
[05/29 12:58:56     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:58:56     33s] End delay calculation. (MEM=1098.89 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:58:56     33s] End delay calculation (fullDC). (MEM=1098.89 CPU=0:00:00.2 REAL=0:00:00.0)
[05/29 12:58:56     33s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1098.9M) ***
[05/29 12:58:57     33s] Deleting Lib Analyzer.
[05/29 12:58:57     33s] Begin: GigaOpt DRV Optimization
[05/29 12:58:57     33s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/29 12:58:57     33s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:57     33s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:57     33s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:33.9/0:00:45.2 (0.7), mem = 1098.9M
[05/29 12:58:57     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.7
[05/29 12:58:57     33s] PhyDesignGrid: maxLocalDensity 3.00
[05/29 12:58:57     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.9 mem=1098.9M
[05/29 12:58:57     33s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:58:57     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1098.9M
[05/29 12:58:57     33s] #spOpts: N=130 minPadR=1.1 
[05/29 12:58:57     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1098.9M
[05/29 12:58:57     33s] Core basic site is IBM13SITE
[05/29 12:58:57     33s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:58:57     33s] SiteArray: use 49,152 bytes
[05/29 12:58:57     33s] SiteArray: current memory after site array memory allocation 1098.9M
[05/29 12:58:57     33s] SiteArray: FP blocked sites are writable
[05/29 12:58:57     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:58:57     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:     Starting CMU at level 3, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1098.9M
[05/29 12:58:57     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1098.9M
[05/29 12:58:57     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1098.9MB).
[05/29 12:58:57     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1098.9M
[05/29 12:58:57     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.9 mem=1098.9M
[05/29 12:58:57     33s] 
[05/29 12:58:57     33s] Creating Lib Analyzer ...
[05/29 12:58:57     33s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:57     33s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:57     33s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:57     33s] 
[05/29 12:58:57     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.5 mem=1098.9M
[05/29 12:58:57     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.5 mem=1098.9M
[05/29 12:58:57     34s] Creating Lib Analyzer, finished. 
[05/29 12:58:57     34s] 
[05/29 12:58:57     34s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:58:57     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.5 mem=1098.9M
[05/29 12:58:57     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.5 mem=1098.9M
[05/29 12:58:58     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1118.0M
[05/29 12:58:58     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1118.0M
[05/29 12:58:58     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:58     35s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/29 12:58:58     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:58     35s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 12:58:58     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:58     35s] Info: violation cost 10.900903 (cap = 0.642202, tran = 0.758701, len = 0.000000, fanout load = 9.500000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:58     35s] |     1|     2|    -0.31|     1|     1|    -0.00|     9|     9|     0|     0|    -0.24|    -1.51|       0|       0|       0|  67.48|          |         |
[05/29 12:58:58     35s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 1.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:58     35s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.27|    -7.58|      17|       3|       5|  68.88| 0:00:00.0|  1126.0M|
[05/29 12:58:58     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:58     35s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|   -11.53|       2|       0|       0|  68.88| 0:00:00.0|  1126.0M|
[05/29 12:58:58     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:58:58     35s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|   -11.53|       0|       0|       0|  68.88| 0:00:00.0|  1126.0M|
[05/29 12:58:58     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:58:58     35s] 
[05/29 12:58:58     35s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1126.0M) ***
[05/29 12:58:58     35s] 
[05/29 12:58:58     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:       Starting CMU at level 4, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1142.0M
[05/29 12:58:58     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.3
[05/29 12:58:58     35s] OPERPROF: Starting RefinePlace at level 1, MEM:1142.0M
[05/29 12:58:58     35s] *** Starting refinePlace (0:00:35.7 mem=1142.0M) ***
[05/29 12:58:58     35s] Total net bbox length = 1.200e+04 (8.222e+03 3.781e+03) (ext = 5.980e+02)
[05/29 12:58:58     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:58     35s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1142.0M
[05/29 12:58:58     35s] Starting refinePlace ...
[05/29 12:58:58     35s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:58:58     35s]    Spread Effort: high, pre-route mode, useDDP on.
[05/29 12:58:58     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1142.0MB) @(0:00:35.7 - 0:00:35.7).
[05/29 12:58:58     35s] Move report: preRPlace moves 75 insts, mean move: 1.09 um, max move: 4.40 um
[05/29 12:58:58     35s] 	Max move on inst (U228): (20.80, 22.80) --> (21.60, 19.20)
[05/29 12:58:58     35s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TS
[05/29 12:58:58     35s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 12:58:58     35s] 
[05/29 12:58:58     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:58:58     35s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:58:58     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1142.0MB) @(0:00:35.7 - 0:00:35.7).
[05/29 12:58:58     35s] Move report: Detail placement moves 75 insts, mean move: 1.09 um, max move: 4.40 um
[05/29 12:58:58     35s] 	Max move on inst (U228): (20.80, 22.80) --> (21.60, 19.20)
[05/29 12:58:58     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1142.0MB
[05/29 12:58:58     35s] Statistics of distance of Instance movement in refine placement:
[05/29 12:58:58     35s]   maximum (X+Y) =         4.40 um
[05/29 12:58:58     35s]   inst (U228) with max move: (20.8, 22.8) -> (21.6, 19.2)
[05/29 12:58:58     35s]   mean    (X+Y) =         1.09 um
[05/29 12:58:58     35s] Summary Report:
[05/29 12:58:58     35s] Instances move: 75 (out of 760 movable)
[05/29 12:58:58     35s] Instances flipped: 0
[05/29 12:58:58     35s] Mean displacement: 1.09 um
[05/29 12:58:58     35s] Max displacement: 4.40 um (Instance: U228) (20.8, 22.8) -> (21.6, 19.2)
[05/29 12:58:58     35s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TS
[05/29 12:58:58     35s] Total instances moved : 75
[05/29 12:58:58     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.015, MEM:1142.0M
[05/29 12:58:58     35s] Total net bbox length = 1.204e+04 (8.259e+03 3.781e+03) (ext = 5.936e+02)
[05/29 12:58:58     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1142.0MB
[05/29 12:58:58     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1142.0MB) @(0:00:35.7 - 0:00:35.7).
[05/29 12:58:58     35s] *** Finished refinePlace (0:00:35.7 mem=1142.0M) ***
[05/29 12:58:58     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.3
[05/29 12:58:58     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:1142.0M
[05/29 12:58:58     35s] *** maximum move = 4.40 um ***
[05/29 12:58:58     35s] *** Finished re-routing un-routed nets (1142.0M) ***
[05/29 12:58:58     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Starting CMU at level 3, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1142.0M
[05/29 12:58:58     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1142.0M
[05/29 12:58:58     35s] 
[05/29 12:58:58     35s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1142.0M) ***
[05/29 12:58:58     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.7
[05/29 12:58:58     35s] *** DrvOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:35.8/0:00:47.1 (0.8), mem = 1106.9M
[05/29 12:58:58     35s] End: GigaOpt DRV Optimization
[05/29 12:58:58     35s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/29 12:58:58     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1057.9M
[05/29 12:58:59     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1057.9M
[05/29 12:58:59     35s] 
------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=1057.9M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.319  | -0.159  | -0.319  |
|           TNS (ns):| -11.527 | -1.077  | -10.450 |
|    Violating Paths:|   82    |   18    |   64    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.267%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 820.7M, totSessionCpu=0:00:36 **
[05/29 12:58:59     35s] *** Timing NOT met, worst failing slack is -0.319
[05/29 12:58:59     35s] *** Check timing (0:00:00.0)
[05/29 12:58:59     35s] Deleting Lib Analyzer.
[05/29 12:58:59     35s] Begin: GigaOpt Optimization in WNS mode
[05/29 12:58:59     35s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/29 12:58:59     35s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:58:59     35s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:58:59     35s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:35.9/0:00:47.2 (0.8), mem = 1057.9M
[05/29 12:58:59     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.8
[05/29 12:58:59     35s] PhyDesignGrid: maxLocalDensity 1.00
[05/29 12:58:59     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.9 mem=1057.9M
[05/29 12:58:59     35s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:58:59     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1057.9M
[05/29 12:58:59     35s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:58:59     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1057.9M
[05/29 12:58:59     35s] OPERPROF:     Starting CMU at level 3, MEM:1057.9M
[05/29 12:58:59     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1057.9M
[05/29 12:58:59     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1057.9M
[05/29 12:58:59     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1057.9MB).
[05/29 12:58:59     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1057.9M
[05/29 12:58:59     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.9 mem=1057.9M
[05/29 12:58:59     35s] 
[05/29 12:58:59     35s] Creating Lib Analyzer ...
[05/29 12:58:59     35s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:58:59     35s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:58:59     35s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:58:59     35s] 
[05/29 12:58:59     36s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:36.5 mem=1057.9M
[05/29 12:58:59     36s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:36.5 mem=1057.9M
[05/29 12:58:59     36s] Creating Lib Analyzer, finished. 
[05/29 12:58:59     36s] 
[05/29 12:58:59     36s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:58:59     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.5 mem=1057.9M
[05/29 12:58:59     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.5 mem=1057.9M
[05/29 12:59:02     39s] *info: 1 clock net excluded
[05/29 12:59:02     39s] *info: 2 special nets excluded.
[05/29 12:59:02     39s] *info: 1 ideal net excluded from IPO operation.
[05/29 12:59:02     39s] *info: 2 no-driver nets excluded.
[05/29 12:59:03     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.765.1
[05/29 12:59:03     40s] PathGroup :  reg2reg  TargetSlack : 0.0556 
[05/29 12:59:03     40s] ** GigaOpt Optimizer WNS Slack -0.319 TNS Slack -11.527 Density 69.27
[05/29 12:59:03     40s] Optimizer WNS Pass 0
[05/29 12:59:03     40s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.319 TNS -10.450; reg2reg* WNS -0.159 TNS -1.077; HEPG WNS -0.159 TNS -1.077; all paths WNS -0.319 TNS -11.527
[05/29 12:59:03     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1077.0M
[05/29 12:59:03     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1077.0M
[05/29 12:59:03     40s] Active Path Group: reg2reg  
[05/29 12:59:03     40s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:03     40s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:03     40s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:03     40s] |  -0.159|   -0.319|  -1.077|  -11.527|    69.27%|   0:00:00.0| 1093.0M|   typical|  reg2reg| pip_sum_sum1_reg_5_/D  |
[05/29 12:59:03     40s] |  -0.123|   -0.319|  -0.875|  -11.387|    69.58%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum_reg_9_/D   |
[05/29 12:59:03     40s] |  -0.098|   -0.319|  -0.844|  -11.355|    69.66%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum_reg_7_/S0  |
[05/29 12:59:03     40s] |  -0.083|   -0.319|  -0.544|  -11.085|    70.23%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum3_reg_7_/D      |
[05/29 12:59:03     40s] |  -0.048|   -0.319|  -0.265|  -10.730|    70.36%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum1_reg_5_/D  |
[05/29 12:59:03     40s] |  -0.017|   -0.319|  -0.063|  -10.566|    70.74%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum1_reg_8_/D      |
[05/29 12:59:04     40s] |   0.003|   -0.319|   0.000|  -10.524|    71.06%|   0:00:01.0| 1131.2M|   typical|  reg2reg| pip_sum1_reg_8_/D      |
[05/29 12:59:04     41s] |   0.030|   -0.319|   0.000|  -10.513|    71.63%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum1_reg_8_/D      |
[05/29 12:59:04     41s] |   0.042|   -0.319|   0.000|  -10.636|    72.57%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_reg_8_/D       |
[05/29 12:59:04     41s] |   0.063|   -0.303|   0.000|  -10.584|    72.82%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_reg_7_/D       |
[05/29 12:59:04     41s] |   0.063|   -0.303|   0.000|  -10.584|    72.82%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_reg_7_/D       |
[05/29 12:59:04     41s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:04     41s] 
[05/29 12:59:04     41s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1131.2M) ***
[05/29 12:59:04     41s] Active Path Group: default 
[05/29 12:59:04     41s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:04     41s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:04     41s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:04     41s] |  -0.303|   -0.303| -10.584|  -10.584|    72.82%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp_reg_0__0_/D     |
[05/29 12:59:04     41s] |  -0.216|   -0.216|  -4.385|   -4.385|    72.84%|   0:00:00.0| 1131.2M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:04     41s] |  -0.156|   -0.156|  -2.493|   -2.493|    72.90%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp1_reg_1__7_/D    |
[05/29 12:59:04     41s] |  -0.124|   -0.124|  -1.632|   -1.632|    72.98%|   0:00:00.0| 1131.2M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:04     41s] |  -0.089|   -0.089|  -1.199|   -1.199|    73.04%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp2_reg_1__2_/D    |
[05/29 12:59:04     41s] |  -0.053|   -0.053|  -0.530|   -0.530|    73.12%|   0:00:00.0| 1131.2M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:04     41s] |  -0.025|   -0.025|  -0.185|   -0.185|    73.19%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp1_reg_1__7_/D    |
[05/29 12:59:04     41s] |  -0.010|   -0.010|  -0.021|   -0.021|    73.36%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp3_reg_1__7_/D    |
[05/29 12:59:04     41s] |   0.013|    0.013|   0.000|    0.000|    73.57%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp3_reg_0__7_/D    |
[05/29 12:59:04     41s] |   0.025|    0.025|   0.000|    0.000|    73.91%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp3_reg_0__7_/D    |
[05/29 12:59:04     41s] |   0.051|    0.051|   0.000|    0.000|    74.44%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp1_reg_1__7_/D    |
[05/29 12:59:05     41s] |   0.083|    0.063|   0.000|    0.000|    74.52%|   0:00:01.0| 1131.2M|        NA|       NA| NA                     |
[05/29 12:59:05     41s] |   0.083|    0.063|   0.000|    0.000|    74.52%|   0:00:00.0| 1131.2M|   typical|       NA| NA                     |
[05/29 12:59:05     41s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:05     41s] 
[05/29 12:59:05     41s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1131.2M) ***
[05/29 12:59:05     41s] 
[05/29 12:59:05     41s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1131.2M) ***
[05/29 12:59:05     41s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.087 TNS 0.000; reg2reg* WNS 0.063 TNS 0.000; HEPG WNS 0.063 TNS 0.000; all paths WNS 0.063 TNS 0.000
[05/29 12:59:05     41s] ** GigaOpt Optimizer WNS Slack 0.063 TNS Slack 0.000 Density 74.52
[05/29 12:59:05     41s] Placement Snapshot: Density distribution:
[05/29 12:59:05     41s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:05     41s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:05     41s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:05     41s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:05     41s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:05     41s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:05     41s] [0.70 - 0.75]: 1 (7.14%)
[05/29 12:59:05     41s] [0.65 - 0.70]: 1 (7.14%)
[05/29 12:59:05     41s] [0.60 - 0.65]: 0 (0.00%)
[05/29 12:59:05     41s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:05     41s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:05     41s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:05     41s] [0.40 - 0.45]: 0 (0.00%)
[05/29 12:59:05     41s] [0.35 - 0.40]: 0 (0.00%)
[05/29 12:59:05     41s] [0.30 - 0.35]: 4 (28.57%)
[05/29 12:59:05     41s] [0.25 - 0.30]: 4 (28.57%)
[05/29 12:59:05     41s] [0.20 - 0.25]: 3 (21.43%)
[05/29 12:59:05     41s] [0.15 - 0.20]: 1 (7.14%)
[05/29 12:59:05     41s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:05     41s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:05     41s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:05     41s] Begin: Area Reclaim Optimization
[05/29 12:59:05     41s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:41.8/0:00:53.2 (0.8), mem = 1131.2M
[05/29 12:59:05     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.52
[05/29 12:59:05     42s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:05     42s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:59:05     42s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:05     42s] |    74.52%|        -|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:05     42s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:05     42s] |    74.21%|        5|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:05     42s] |    70.47%|      116|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:05     42s] |    70.40%|        4|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:05     42s] |    70.40%|        0|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:05     42s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:05     42s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.40
[05/29 12:59:05     42s] 
[05/29 12:59:05     42s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 116 **
[05/29 12:59:05     42s] --------------------------------------------------------------
[05/29 12:59:05     42s] |                                   | Total     | Sequential |
[05/29 12:59:05     42s] --------------------------------------------------------------
[05/29 12:59:05     42s] | Num insts resized                 |     113  |      20    |
[05/29 12:59:05     42s] | Num insts undone                  |       4  |       4    |
[05/29 12:59:05     42s] | Num insts Downsized               |     113  |      20    |
[05/29 12:59:05     42s] | Num insts Samesized               |       0  |       0    |
[05/29 12:59:05     42s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:59:05     42s] | Num multiple commits+uncommits    |       3  |       -    |
[05/29 12:59:05     42s] --------------------------------------------------------------
[05/29 12:59:05     42s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:00.0) **
[05/29 12:59:05     42s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:42.5/0:00:53.9 (0.8), mem = 1131.2M
[05/29 12:59:05     42s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1131.18M, totSessionCpu=0:00:43).
[05/29 12:59:05     42s] Placement Snapshot: Density distribution:
[05/29 12:59:05     42s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:05     42s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:05     42s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:05     42s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:05     42s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:05     42s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:05     42s] [0.70 - 0.75]: 1 (7.14%)
[05/29 12:59:05     42s] [0.65 - 0.70]: 1 (7.14%)
[05/29 12:59:05     42s] [0.60 - 0.65]: 0 (0.00%)
[05/29 12:59:05     42s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:05     42s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:05     42s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:05     42s] [0.40 - 0.45]: 1 (7.14%)
[05/29 12:59:05     42s] [0.35 - 0.40]: 2 (14.29%)
[05/29 12:59:05     42s] [0.30 - 0.35]: 4 (28.57%)
[05/29 12:59:05     42s] [0.25 - 0.30]: 4 (28.57%)
[05/29 12:59:05     42s] [0.20 - 0.25]: 1 (7.14%)
[05/29 12:59:05     42s] [0.15 - 0.20]: 0 (0.00%)
[05/29 12:59:05     42s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:05     42s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:05     42s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.765.1
[05/29 12:59:05     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:       Starting CMU at level 4, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:1131.2M
[05/29 12:59:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.4
[05/29 12:59:05     42s] OPERPROF: Starting RefinePlace at level 1, MEM:1131.2M
[05/29 12:59:05     42s] *** Starting refinePlace (0:00:42.5 mem=1131.2M) ***
[05/29 12:59:05     42s] Total net bbox length = 1.213e+04 (8.342e+03 3.784e+03) (ext = 5.948e+02)
[05/29 12:59:05     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:05     42s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] default core: bins with density > 0.750 = 42.86 % ( 6 / 14 )
[05/29 12:59:05     42s] Density distribution unevenness ratio = 5.928%
[05/29 12:59:05     42s] RPlace IncrNP Skipped
[05/29 12:59:05     42s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:42.6 - 0:00:42.6).
[05/29 12:59:05     42s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.001, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1131.2M
[05/29 12:59:05     42s] Starting refinePlace ...
[05/29 12:59:05     42s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:05     42s]    Spread Effort: high, pre-route mode, useDDP on.
[05/29 12:59:05     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:42.6 - 0:00:42.6).
[05/29 12:59:05     42s] Move report: preRPlace moves 115 insts, mean move: 1.01 um, max move: 4.40 um
[05/29 12:59:05     42s] 	Max move on inst (FE_OFC106_n246): (27.20, 22.80) --> (28.00, 19.20)
[05/29 12:59:05     42s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX6TS
[05/29 12:59:05     42s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 12:59:05     42s] 
[05/29 12:59:05     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:05     42s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:05     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:42.6 - 0:00:42.6).
[05/29 12:59:05     42s] Move report: Detail placement moves 115 insts, mean move: 1.01 um, max move: 4.40 um
[05/29 12:59:05     42s] 	Max move on inst (FE_OFC106_n246): (27.20, 22.80) --> (28.00, 19.20)
[05/29 12:59:05     42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
[05/29 12:59:05     42s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:05     42s]   maximum (X+Y) =         4.40 um
[05/29 12:59:05     42s]   inst (FE_OFC106_n246) with max move: (27.2, 22.8) -> (28, 19.2)
[05/29 12:59:05     42s]   mean    (X+Y) =         1.01 um
[05/29 12:59:05     42s] Summary Report:
[05/29 12:59:05     42s] Instances move: 115 (out of 766 movable)
[05/29 12:59:05     42s] Instances flipped: 0
[05/29 12:59:05     42s] Mean displacement: 1.01 um
[05/29 12:59:05     42s] Max displacement: 4.40 um (Instance: FE_OFC106_n246) (27.2, 22.8) -> (28, 19.2)
[05/29 12:59:05     42s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX6TS
[05/29 12:59:05     42s] Total instances moved : 115
[05/29 12:59:05     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.016, MEM:1131.2M
[05/29 12:59:05     42s] Total net bbox length = 1.218e+04 (8.374e+03 3.806e+03) (ext = 5.988e+02)
[05/29 12:59:05     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
[05/29 12:59:05     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:42.5 - 0:00:42.6).
[05/29 12:59:05     42s] *** Finished refinePlace (0:00:42.6 mem=1131.2M) ***
[05/29 12:59:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.4
[05/29 12:59:05     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:1131.2M
[05/29 12:59:05     42s] *** maximum move = 4.40 um ***
[05/29 12:59:05     42s] *** Finished re-routing un-routed nets (1131.2M) ***
[05/29 12:59:05     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Starting CMU at level 3, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1131.2M
[05/29 12:59:05     42s] 
[05/29 12:59:05     42s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1131.2M) ***
[05/29 12:59:05     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.765.1
[05/29 12:59:05     42s] ** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 70.59
[05/29 12:59:05     42s] Skipped Place ECO bump recovery (WNS opt)
[05/29 12:59:05     42s] Optimizer WNS Pass 1
[05/29 12:59:05     42s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.002 TNS 0.000; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS 0.002 TNS 0.000
[05/29 12:59:05     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1131.2M
[05/29 12:59:05     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:05     42s] Active Path Group: reg2reg  
[05/29 12:59:05     42s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:05     42s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:05     42s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:05     42s] |   0.002|    0.002|   0.000|    0.000|    70.59%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum3_reg_7_/D      |
[05/29 12:59:06     43s] |   0.016|    0.002|   0.000|    0.000|    71.41%|   0:00:01.0| 1131.2M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:06     43s] |   0.029|    0.002|   0.000|    0.000|    71.93%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum1_reg_5_/D  |
[05/29 12:59:06     43s] |   0.055|    0.002|   0.000|    0.000|    72.23%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum1_reg_10_/D |
[05/29 12:59:06     43s] |   0.069|    0.002|   0.000|    0.000|    72.76%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum2_reg_6_/D      |
[05/29 12:59:06     43s] |   0.069|    0.002|   0.000|    0.000|    72.76%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum2_reg_6_/D      |
[05/29 12:59:06     43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:06     43s] 
[05/29 12:59:06     43s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1131.2M) ***
[05/29 12:59:06     43s] Active Path Group: default 
[05/29 12:59:06     43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:06     43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:06     43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:06     43s] |   0.002|    0.002|   0.000|    0.000|    72.76%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp1_reg_0__2_/D    |
[05/29 12:59:06     43s] |   0.028|    0.028|   0.000|    0.000|    73.06%|   0:00:00.0| 1131.2M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:06     43s] |   0.047|    0.047|   0.000|    0.000|    73.47%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp2_reg_1__3_/D    |
[05/29 12:59:06     43s] |   0.060|    0.060|   0.000|    0.000|    73.51%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp3_reg_0__0_/D    |
[05/29 12:59:06     43s] |   0.060|    0.060|   0.000|    0.000|    73.51%|   0:00:00.0| 1131.2M|   typical|  default| pip_pp3_reg_0__0_/D    |
[05/29 12:59:06     43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:06     43s] 
[05/29 12:59:06     43s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1131.2M) ***
[05/29 12:59:06     43s] 
[05/29 12:59:06     43s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=1131.2M) ***
[05/29 12:59:06     43s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.060 TNS 0.000; reg2reg* WNS 0.069 TNS 0.000; HEPG WNS 0.069 TNS 0.000; all paths WNS 0.060 TNS 0.000
[05/29 12:59:06     43s] ** GigaOpt Optimizer WNS Slack 0.060 TNS Slack 0.000 Density 73.51
[05/29 12:59:06     43s] Placement Snapshot: Density distribution:
[05/29 12:59:06     43s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:06     43s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:06     43s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:06     43s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:06     43s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:06     43s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:06     43s] [0.70 - 0.75]: 0 (0.00%)
[05/29 12:59:06     43s] [0.65 - 0.70]: 2 (14.29%)
[05/29 12:59:06     43s] [0.60 - 0.65]: 0 (0.00%)
[05/29 12:59:06     43s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:06     43s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:06     43s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:06     43s] [0.40 - 0.45]: 1 (7.14%)
[05/29 12:59:06     43s] [0.35 - 0.40]: 1 (7.14%)
[05/29 12:59:06     43s] [0.30 - 0.35]: 1 (7.14%)
[05/29 12:59:06     43s] [0.25 - 0.30]: 5 (35.71%)
[05/29 12:59:06     43s] [0.20 - 0.25]: 3 (21.43%)
[05/29 12:59:06     43s] [0.15 - 0.20]: 1 (7.14%)
[05/29 12:59:06     43s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:06     43s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:06     43s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:06     43s] Begin: Area Reclaim Optimization
[05/29 12:59:06     43s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.5/0:00:54.9 (0.8), mem = 1131.2M
[05/29 12:59:07     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1131.2M
[05/29 12:59:07     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     43s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.51
[05/29 12:59:07     43s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:07     43s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:59:07     43s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:07     43s] |    73.51%|        -|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:07     43s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:07     43s] |    73.42%|        2|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:07     44s] |    70.10%|       99|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:07     44s] |    70.04%|        4|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:07     44s] |    70.04%|        0|   0.000|   0.000|   0:00:00.0| 1131.2M|
[05/29 12:59:07     44s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:07     44s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.04
[05/29 12:59:07     44s] 
[05/29 12:59:07     44s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 103 **
[05/29 12:59:07     44s] --------------------------------------------------------------
[05/29 12:59:07     44s] |                                   | Total     | Sequential |
[05/29 12:59:07     44s] --------------------------------------------------------------
[05/29 12:59:07     44s] | Num insts resized                 |      99  |      26    |
[05/29 12:59:07     44s] | Num insts undone                  |       0  |       0    |
[05/29 12:59:07     44s] | Num insts Downsized               |      99  |      26    |
[05/29 12:59:07     44s] | Num insts Samesized               |       0  |       0    |
[05/29 12:59:07     44s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:59:07     44s] | Num multiple commits+uncommits    |       4  |       -    |
[05/29 12:59:07     44s] --------------------------------------------------------------
[05/29 12:59:07     44s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[05/29 12:59:07     44s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:44.1/0:00:55.6 (0.8), mem = 1131.2M
[05/29 12:59:07     44s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1131.18M, totSessionCpu=0:00:44).
[05/29 12:59:07     44s] Placement Snapshot: Density distribution:
[05/29 12:59:07     44s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:07     44s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:07     44s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:07     44s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:07     44s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:07     44s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:07     44s] [0.70 - 0.75]: 1 (7.14%)
[05/29 12:59:07     44s] [0.65 - 0.70]: 1 (7.14%)
[05/29 12:59:07     44s] [0.60 - 0.65]: 0 (0.00%)
[05/29 12:59:07     44s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:07     44s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:07     44s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:07     44s] [0.40 - 0.45]: 1 (7.14%)
[05/29 12:59:07     44s] [0.35 - 0.40]: 1 (7.14%)
[05/29 12:59:07     44s] [0.30 - 0.35]: 4 (28.57%)
[05/29 12:59:07     44s] [0.25 - 0.30]: 5 (35.71%)
[05/29 12:59:07     44s] [0.20 - 0.25]: 1 (7.14%)
[05/29 12:59:07     44s] [0.15 - 0.20]: 0 (0.00%)
[05/29 12:59:07     44s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:07     44s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:07     44s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:07     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.765.2
[05/29 12:59:07     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:       Starting CMU at level 4, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:1131.2M
[05/29 12:59:07     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.5
[05/29 12:59:07     44s] OPERPROF: Starting RefinePlace at level 1, MEM:1131.2M
[05/29 12:59:07     44s] *** Starting refinePlace (0:00:44.2 mem=1131.2M) ***
[05/29 12:59:07     44s] Total net bbox length = 1.219e+04 (8.376e+03 3.814e+03) (ext = 5.992e+02)
[05/29 12:59:07     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:07     44s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] default core: bins with density > 0.750 = 35.71 % ( 5 / 14 )
[05/29 12:59:07     44s] Density distribution unevenness ratio = 5.742%
[05/29 12:59:07     44s] RPlace IncrNP Skipped
[05/29 12:59:07     44s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:44.2 - 0:00:44.2).
[05/29 12:59:07     44s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.001, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1131.2M
[05/29 12:59:07     44s] Starting refinePlace ...
[05/29 12:59:07     44s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:07     44s]    Spread Effort: high, pre-route mode, useDDP on.
[05/29 12:59:07     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:44.2 - 0:00:44.2).
[05/29 12:59:07     44s] Move report: preRPlace moves 36 insts, mean move: 0.74 um, max move: 2.40 um
[05/29 12:59:07     44s] 	Max move on inst (U224): (225.20, 55.20) --> (227.60, 55.20)
[05/29 12:59:07     44s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[05/29 12:59:07     44s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 12:59:07     44s] 
[05/29 12:59:07     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:07     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:07     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:44.2 - 0:00:44.2).
[05/29 12:59:07     44s] Move report: Detail placement moves 36 insts, mean move: 0.74 um, max move: 2.40 um
[05/29 12:59:07     44s] 	Max move on inst (U224): (225.20, 55.20) --> (227.60, 55.20)
[05/29 12:59:07     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
[05/29 12:59:07     44s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:07     44s]   maximum (X+Y) =         2.40 um
[05/29 12:59:07     44s]   inst (U224) with max move: (225.2, 55.2) -> (227.6, 55.2)
[05/29 12:59:07     44s]   mean    (X+Y) =         0.74 um
[05/29 12:59:07     44s] Summary Report:
[05/29 12:59:07     44s] Instances move: 36 (out of 767 movable)
[05/29 12:59:07     44s] Instances flipped: 0
[05/29 12:59:07     44s] Mean displacement: 0.74 um
[05/29 12:59:07     44s] Max displacement: 2.40 um (Instance: U224) (225.2, 55.2) -> (227.6, 55.2)
[05/29 12:59:07     44s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[05/29 12:59:07     44s] Total instances moved : 36
[05/29 12:59:07     44s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.016, MEM:1131.2M
[05/29 12:59:07     44s] Total net bbox length = 1.219e+04 (8.378e+03 3.814e+03) (ext = 5.992e+02)
[05/29 12:59:07     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
[05/29 12:59:07     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1131.2MB) @(0:00:44.2 - 0:00:44.2).
[05/29 12:59:07     44s] *** Finished refinePlace (0:00:44.2 mem=1131.2M) ***
[05/29 12:59:07     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.5
[05/29 12:59:07     44s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.021, MEM:1131.2M
[05/29 12:59:07     44s] *** maximum move = 2.40 um ***
[05/29 12:59:07     44s] *** Finished re-routing un-routed nets (1131.2M) ***
[05/29 12:59:07     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Starting CMU at level 3, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.041, MEM:1131.2M
[05/29 12:59:07     44s] 
[05/29 12:59:07     44s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1131.2M) ***
[05/29 12:59:07     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.765.2
[05/29 12:59:07     44s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 70.04
[05/29 12:59:07     44s] Recovering Place ECO bump
[05/29 12:59:07     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1131.2M
[05/29 12:59:07     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1131.2M
[05/29 12:59:07     44s] Active Path Group: reg2reg  
[05/29 12:59:07     44s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:07     44s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:07     44s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:07     44s] |   0.001|    0.001|   0.000|    0.000|    70.04%|   0:00:00.0| 1131.2M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:07     44s] |   0.007|   -0.148|   0.000|   -0.148|    70.51%|   0:00:00.0| 1135.7M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:08     44s] INFO (IMPSP-237): Unable to unplace pip_sum3_reg_4_ - no resize TGrid at inst's location.
[05/29 12:59:08     44s] |   0.034|   -0.148|   0.000|   -0.148|    70.91%|   0:00:01.0| 1135.7M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:08     45s] INFO (IMPSP-237): Unable to unplace FE_OFC13_FE_DBTN1_msb34_1 - no resize TGrid at inst's location.
[05/29 12:59:08     45s] |   0.051|   -0.148|   0.000|   -0.148|    71.58%|   0:00:00.0| 1135.7M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:08     45s] |   0.063|   -0.148|   0.000|   -0.148|    72.02%|   0:00:00.0| 1135.7M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:08     45s] |   0.063|   -0.148|   0.000|   -0.148|    72.02%|   0:00:00.0| 1135.7M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:08     45s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:08     45s] 
[05/29 12:59:08     45s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1135.7M) ***
[05/29 12:59:08     45s] Active Path Group: default 
[05/29 12:59:08     45s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:08     45s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:08     45s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:08     45s] |  -0.148|   -0.148|  -0.148|   -0.148|    72.02%|   0:00:00.0| 1135.7M|   typical|  default| pip_sum3_reg_9_/D      |
[05/29 12:59:09     45s] |   0.004|    0.004|   0.000|    0.000|    71.93%|   0:00:01.0| 1135.7M|   typical|  default| result[11]             |
[05/29 12:59:09     45s] |   0.031|    0.031|   0.000|    0.000|    72.13%|   0:00:00.0| 1135.7M|   typical|  default| pip_pp_reg_0__2_/D     |
[05/29 12:59:09     45s] |   0.042|    0.042|   0.000|    0.000|    72.32%|   0:00:00.0| 1135.7M|   typical|  default| result[15]             |
[05/29 12:59:09     45s] |   0.070|    0.063|   0.000|    0.000|    72.39%|   0:00:00.0| 1135.7M|   typical|  default| pip_sum3_reg_8_/D      |
[05/29 12:59:09     45s] |   0.070|    0.063|   0.000|    0.000|    72.39%|   0:00:00.0| 1135.7M|   typical|  default| pip_sum3_reg_8_/D      |
[05/29 12:59:09     45s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:09     45s] 
[05/29 12:59:09     45s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1135.7M) ***
[05/29 12:59:09     45s] 
[05/29 12:59:09     45s] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1135.7M) ***
[05/29 12:59:09     45s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1135.7M
[05/29 12:59:09     45s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1135.7M
[05/29 12:59:09     45s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:       Starting CMU at level 4, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1135.7M
[05/29 12:59:09     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.6
[05/29 12:59:09     46s] OPERPROF: Starting RefinePlace at level 1, MEM:1135.7M
[05/29 12:59:09     46s] *** Starting refinePlace (0:00:46.0 mem=1135.7M) ***
[05/29 12:59:09     46s] Total net bbox length = 1.233e+04 (8.504e+03 3.826e+03) (ext = 5.992e+02)
[05/29 12:59:09     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:09     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1135.7M
[05/29 12:59:09     46s] Starting refinePlace ...
[05/29 12:59:09     46s] 
[05/29 12:59:09     46s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:09     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:09     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1135.7MB) @(0:00:46.0 - 0:00:46.0).
[05/29 12:59:09     46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:09     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1135.7MB
[05/29 12:59:09     46s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:09     46s]   maximum (X+Y) =         0.00 um
[05/29 12:59:09     46s]   mean    (X+Y) =         0.00 um
[05/29 12:59:09     46s] Summary Report:
[05/29 12:59:09     46s] Instances move: 0 (out of 770 movable)
[05/29 12:59:09     46s] Instances flipped: 0
[05/29 12:59:09     46s] Mean displacement: 0.00 um
[05/29 12:59:09     46s] Max displacement: 0.00 um 
[05/29 12:59:09     46s] Total instances moved : 0
[05/29 12:59:09     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1135.7M
[05/29 12:59:09     46s] Total net bbox length = 1.233e+04 (8.504e+03 3.826e+03) (ext = 5.992e+02)
[05/29 12:59:09     46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1135.7MB
[05/29 12:59:09     46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1135.7MB) @(0:00:46.0 - 0:00:46.0).
[05/29 12:59:09     46s] *** Finished refinePlace (0:00:46.0 mem=1135.7M) ***
[05/29 12:59:09     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.6
[05/29 12:59:09     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1135.7M
[05/29 12:59:09     46s] *** maximum move = 0.00 um ***
[05/29 12:59:09     46s] *** Finished re-routing un-routed nets (1135.7M) ***
[05/29 12:59:09     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:     Starting CMU at level 3, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1135.7M
[05/29 12:59:09     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1135.7M
[05/29 12:59:09     46s] 
[05/29 12:59:09     46s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1135.7M) ***
[05/29 12:59:09     46s] ** GigaOpt Optimizer WNS Slack 0.063 TNS Slack 0.000 Density 72.61
[05/29 12:59:09     46s] 
[05/29 12:59:09     46s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1135.7M) ***
[05/29 12:59:09     46s] 
[05/29 12:59:09     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.765.1
[05/29 12:59:09     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.8
[05/29 12:59:09     46s] *** SetupOpt [finish] : cpu/real = 0:00:10.2/0:00:10.3 (1.0), totSession cpu/real = 0:00:46.1/0:00:57.5 (0.8), mem = 1100.7M
[05/29 12:59:09     46s] End: GigaOpt Optimization in WNS mode
[05/29 12:59:09     46s] *** Timing Is met
[05/29 12:59:09     46s] *** Check timing (0:00:00.0)
[05/29 12:59:09     46s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/29 12:59:09     46s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:09     46s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:09     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.1 mem=1057.7M
[05/29 12:59:09     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.1 mem=1057.7M
[05/29 12:59:09     46s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:09     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=1076.7M
[05/29 12:59:09     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1076.7M
[05/29 12:59:09     46s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[05/29 12:59:09     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1076.7M
[05/29 12:59:09     46s] OPERPROF:     Starting CMU at level 3, MEM:1076.7M
[05/29 12:59:09     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1076.7M
[05/29 12:59:09     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1076.7M
[05/29 12:59:09     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1076.7MB).
[05/29 12:59:09     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1076.7M
[05/29 12:59:09     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.2 mem=1076.7M
[05/29 12:59:09     46s] Begin: Area Reclaim Optimization
[05/29 12:59:09     46s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.2/0:00:57.6 (0.8), mem = 1076.7M
[05/29 12:59:09     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.9
[05/29 12:59:09     46s] 
[05/29 12:59:09     46s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:59:09     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.2 mem=1076.7M
[05/29 12:59:09     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.2 mem=1076.7M
[05/29 12:59:09     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1076.7M
[05/29 12:59:09     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1076.7M
[05/29 12:59:09     46s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.61
[05/29 12:59:09     46s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:09     46s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:59:09     46s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:09     46s] |    72.61%|        -|   0.000|   0.000|   0:00:00.0| 1076.7M|
[05/29 12:59:09     46s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:09     46s] |    72.61%|        0|   0.000|   0.000|   0:00:00.0| 1076.7M|
[05/29 12:59:09     46s] |    72.43%|        4|   0.000|   0.000|   0:00:00.0| 1114.9M|
[05/29 12:59:10     46s] |    68.31%|      114|   0.000|   0.000|   0:00:01.0| 1114.9M|
[05/29 12:59:10     46s] |    68.02%|       12|   0.000|   0.000|   0:00:00.0| 1114.9M|
[05/29 12:59:10     46s] |    68.02%|        0|   0.000|   0.000|   0:00:00.0| 1114.9M|
[05/29 12:59:10     46s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:10     46s] |    68.02%|        0|   0.000|   0.000|   0:00:00.0| 1114.9M|
[05/29 12:59:10     46s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:10     46s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.02
[05/29 12:59:10     46s] 
[05/29 12:59:10     46s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 113 **
[05/29 12:59:10     46s] --------------------------------------------------------------
[05/29 12:59:10     46s] |                                   | Total     | Sequential |
[05/29 12:59:10     46s] --------------------------------------------------------------
[05/29 12:59:10     46s] | Num insts resized                 |     105  |      54    |
[05/29 12:59:10     46s] | Num insts undone                  |      13  |      13    |
[05/29 12:59:10     46s] | Num insts Downsized               |     105  |      54    |
[05/29 12:59:10     46s] | Num insts Samesized               |       0  |       0    |
[05/29 12:59:10     46s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:59:10     46s] | Num multiple commits+uncommits    |       8  |       -    |
[05/29 12:59:10     46s] --------------------------------------------------------------
[05/29 12:59:10     46s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[05/29 12:59:10     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:       Starting CMU at level 4, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1130.9M
[05/29 12:59:10     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.7
[05/29 12:59:10     46s] OPERPROF: Starting RefinePlace at level 1, MEM:1130.9M
[05/29 12:59:10     46s] *** Starting refinePlace (0:00:46.9 mem=1130.9M) ***
[05/29 12:59:10     46s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:10     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:10     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1130.9M
[05/29 12:59:10     46s] Starting refinePlace ...
[05/29 12:59:10     46s] 
[05/29 12:59:10     46s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:10     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:10     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1130.9MB) @(0:00:46.9 - 0:00:47.0).
[05/29 12:59:10     46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:10     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1130.9MB
[05/29 12:59:10     46s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:10     46s]   maximum (X+Y) =         0.00 um
[05/29 12:59:10     46s]   mean    (X+Y) =         0.00 um
[05/29 12:59:10     46s] Summary Report:
[05/29 12:59:10     46s] Instances move: 0 (out of 766 movable)
[05/29 12:59:10     46s] Instances flipped: 0
[05/29 12:59:10     46s] Mean displacement: 0.00 um
[05/29 12:59:10     46s] Max displacement: 0.00 um 
[05/29 12:59:10     46s] Total instances moved : 0
[05/29 12:59:10     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1130.9M
[05/29 12:59:10     46s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:10     46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1130.9MB
[05/29 12:59:10     46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1130.9MB) @(0:00:46.9 - 0:00:47.0).
[05/29 12:59:10     46s] *** Finished refinePlace (0:00:47.0 mem=1130.9M) ***
[05/29 12:59:10     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.7
[05/29 12:59:10     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.015, MEM:1130.9M
[05/29 12:59:10     46s] *** maximum move = 0.00 um ***
[05/29 12:59:10     46s] *** Finished re-routing un-routed nets (1130.9M) ***
[05/29 12:59:10     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1130.9M
[05/29 12:59:10     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF:     Starting CMU at level 3, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1130.9M
[05/29 12:59:10     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1130.9M
[05/29 12:59:10     47s] 
[05/29 12:59:10     47s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1130.9M) ***
[05/29 12:59:10     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.9
[05/29 12:59:10     47s] *** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:47.0/0:00:58.4 (0.8), mem = 1130.9M
[05/29 12:59:10     47s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1057.81M, totSessionCpu=0:00:47).
[05/29 12:59:10     47s] 
[05/29 12:59:10     47s] Active setup views:
[05/29 12:59:10     47s]  typical
[05/29 12:59:10     47s]   Dominating endpoints: 0
[05/29 12:59:10     47s]   Dominating TNS: -0.000
[05/29 12:59:10     47s] 
[05/29 12:59:10     47s] Extraction called for design 'mult8x8' of instances=766 and nets=787 using extraction engine 'preRoute' .
[05/29 12:59:10     47s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:10     47s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:10     47s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:10     47s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:10     47s] RCMode: PreRoute
[05/29 12:59:10     47s]       RC Corner Indexes            0   
[05/29 12:59:10     47s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:10     47s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:10     47s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:10     47s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:10     47s] Shrink Factor                : 1.00000
[05/29 12:59:10     47s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:10     47s] LayerId::1 widthSet size::1
[05/29 12:59:10     47s] LayerId::2 widthSet size::1
[05/29 12:59:10     47s] LayerId::3 widthSet size::1
[05/29 12:59:10     47s] LayerId::4 widthSet size::1
[05/29 12:59:10     47s] LayerId::5 widthSet size::1
[05/29 12:59:10     47s] LayerId::6 widthSet size::1
[05/29 12:59:10     47s] LayerId::7 widthSet size::1
[05/29 12:59:10     47s] LayerId::8 widthSet size::1
[05/29 12:59:10     47s] Initializing multi-corner resistance tables ...
[05/29 12:59:10     47s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1043.605M)
[05/29 12:59:10     47s] Skewing Data Summary (End_of_FINAL)
[05/29 12:59:10     47s] --------------------------------------------------
[05/29 12:59:10     47s]  Total skewed count:0
[05/29 12:59:10     47s] --------------------------------------------------
[05/29 12:59:10     47s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Started Loading and Dumping File ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Reading DB...
[05/29 12:59:10     47s] (I)       Read data from FE... (mem=1043.6M)
[05/29 12:59:10     47s] (I)       Read nodes and places... (mem=1043.6M)
[05/29 12:59:10     47s] (I)       Done Read nodes and places (cpu=0.010s, mem=1043.6M)
[05/29 12:59:10     47s] (I)       Read nets... (mem=1043.6M)
[05/29 12:59:10     47s] (I)       Done Read nets (cpu=0.000s, mem=1043.6M)
[05/29 12:59:10     47s] (I)       Done Read data from FE (cpu=0.010s, mem=1043.6M)
[05/29 12:59:10     47s] (I)       before initializing RouteDB syMemory usage = 1043.6 MB
[05/29 12:59:10     47s] (I)                              : false
[05/29 12:59:10     47s] (I)       Honor MSV route constraint: false
[05/29 12:59:10     47s] (I)       Maximum routing layer  : 3
[05/29 12:59:10     47s] (I)       Minimum routing layer  : 2
[05/29 12:59:10     47s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:10     47s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:10     47s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:10     47s] (I)       Reverse direction      : 
[05/29 12:59:10     47s] (I)       Honor partition pin guides: true
[05/29 12:59:10     47s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:10     47s] (I)       Route secondary PG pins: false
[05/29 12:59:10     47s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:10     47s] (I)                              : true
[05/29 12:59:10     47s] (I)                              : true
[05/29 12:59:10     47s] (I)                              : true
[05/29 12:59:10     47s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:10     47s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:10     47s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:10     47s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:10     47s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:10     47s] (I)       build grid graph
[05/29 12:59:10     47s] (I)       build grid graph start
[05/29 12:59:10     47s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:10     47s] [NR-eGR] M1 has no routable track
[05/29 12:59:10     47s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:10     47s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:10     47s] (I)       build grid graph end
[05/29 12:59:10     47s] (I)       ===========================================================================
[05/29 12:59:10     47s] (I)       == Report All Rule Vias ==
[05/29 12:59:10     47s] (I)       ===========================================================================
[05/29 12:59:10     47s] (I)        Via Rule : (Default)
[05/29 12:59:10     47s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:10     47s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:10     47s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:10     47s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:10     47s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:10     47s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:10     47s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:10     47s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:10     47s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:10     47s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:10     47s] (I)       ===========================================================================
[05/29 12:59:10     47s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:10     47s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:10     47s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:10     47s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:10     47s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:10     47s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:10     47s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:10     47s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:10     47s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:10     47s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:10     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:59:10     47s] (I)       readDataFromPlaceDB
[05/29 12:59:10     47s] (I)       Read net information..
[05/29 12:59:10     47s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=0
[05/29 12:59:10     47s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:10     47s] 
[05/29 12:59:10     47s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:10     47s] (I)       Start initializing grid graph
[05/29 12:59:10     47s] (I)       End initializing grid graph
[05/29 12:59:10     47s] (I)       Model blockages into capacity
[05/29 12:59:10     47s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:59:10     47s] (I)       Started Modeling ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Started Modeling Layer 1 ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Started Modeling Layer 2 ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:59:10     47s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Started Modeling Layer 3 ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:59:10     47s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Number of ignored nets = 0
[05/29 12:59:10     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:10     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:10     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:10     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:10     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:59:10     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1043.6 MB
[05/29 12:59:10     47s] (I)       Ndr track 0 does not exist
[05/29 12:59:10     47s] (I)       Layer1  viaCost=200.00
[05/29 12:59:10     47s] (I)       Layer2  viaCost=100.00
[05/29 12:59:10     47s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:10     47s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:10     47s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:10     47s] (I)       Site width          :   400  (dbu)
[05/29 12:59:10     47s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:10     47s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:10     47s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:10     47s] (I)       Grid                :    71    20     3
[05/29 12:59:10     47s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:10     47s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:10     47s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:10     47s] (I)       Default wire width  :   160   200   200
[05/29 12:59:10     47s] (I)       Default wire space  :   160   200   200
[05/29 12:59:10     47s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:10     47s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:10     47s] (I)       First track coord   :     0   200   200
[05/29 12:59:10     47s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:10     47s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:10     47s] (I)       Num of masks        :     1     1     1
[05/29 12:59:10     47s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:10     47s] (I)       --------------------------------------------------------
[05/29 12:59:10     47s] 
[05/29 12:59:10     47s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:10     47s] [NR-eGR] Rule id: 0  Nets: 785 
[05/29 12:59:10     47s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:10     47s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:10     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:10     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:10     47s] [NR-eGR] ========================================
[05/29 12:59:10     47s] [NR-eGR] 
[05/29 12:59:10     47s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:10     47s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:10     47s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:10     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1043.6 MB
[05/29 12:59:10     47s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Started Global Routing ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       ============= Initialization =============
[05/29 12:59:10     47s] (I)       totalPins=2264  totalGlobalPin=2122 (93.73%)
[05/29 12:59:10     47s] (I)       Started Build MST ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Generate topology with single threads
[05/29 12:59:10     47s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:10     47s] [NR-eGR] Layer group 1: route 785 net(s) in layer range [2, 3]
[05/29 12:59:10     47s] (I)       ============  Phase 1a Route ============
[05/29 12:59:10     47s] (I)       Started Phase 1a ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] (I)       ============  Phase 1b Route ============
[05/29 12:59:10     47s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.289160e+04um
[05/29 12:59:10     47s] (I)       ============  Phase 1c Route ============
[05/29 12:59:10     47s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] (I)       ============  Phase 1d Route ============
[05/29 12:59:10     47s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] (I)       ============  Phase 1e Route ============
[05/29 12:59:10     47s] (I)       Started Phase 1e ( Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.289160e+04um
[05/29 12:59:10     47s] [NR-eGR] 
[05/29 12:59:10     47s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:10     47s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       ============  Phase 1l Route ============
[05/29 12:59:10     47s] (I)       
[05/29 12:59:10     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:10     47s] [NR-eGR]                        OverCon            
[05/29 12:59:10     47s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:10     47s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:10     47s] [NR-eGR] ----------------------------------------------
[05/29 12:59:10     47s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:10     47s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:10     47s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:10     47s] [NR-eGR] ----------------------------------------------
[05/29 12:59:10     47s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:10     47s] [NR-eGR] 
[05/29 12:59:10     47s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:10     47s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:10     47s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:10     47s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1043.61 MB )
[05/29 12:59:10     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1043.6M
[05/29 12:59:10     47s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:10     47s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:59:10     47s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:10     47s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:59:10     47s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:10     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:59:10     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:59:10     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1043.6M
[05/29 12:59:10     47s] Starting delay calculation for Setup views
[05/29 12:59:10     47s] #################################################################################
[05/29 12:59:10     47s] # Design Stage: PreRoute
[05/29 12:59:10     47s] # Design Name: mult8x8
[05/29 12:59:10     47s] # Design Mode: 130nm
[05/29 12:59:10     47s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:59:10     47s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:59:10     47s] # Signoff Settings: SI Off 
[05/29 12:59:10     47s] #################################################################################
[05/29 12:59:10     47s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:10     47s] Calculate delays in Single mode...
[05/29 12:59:10     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1049.8M, InitMEM = 1049.8M)
[05/29 12:59:10     47s] Start delay calculation (fullDC) (1 T). (MEM=1049.81)
[05/29 12:59:10     47s] End AAE Lib Interpolated Model. (MEM=1049.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:10     47s] Total number of fetched objects 786
[05/29 12:59:10     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:10     47s] End delay calculation. (MEM=1097.5 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:10     47s] End delay calculation (fullDC). (MEM=1097.5 CPU=0:00:00.2 REAL=0:00:00.0)
[05/29 12:59:10     47s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1097.5M) ***
[05/29 12:59:10     47s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:47.4 mem=1097.5M)
[05/29 12:59:10     47s] Reported timing to dir ./timingReports
[05/29 12:59:10     47s] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 831.2M, totSessionCpu=0:00:47 **
[05/29 12:59:10     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1050.5M
[05/29 12:59:10     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1050.5M
[05/29 12:59:11     47s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.022%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 832.7M, totSessionCpu=0:00:48 **
[05/29 12:59:11     47s] Deleting Cell Server ...
[05/29 12:59:11     47s] Deleting Lib Analyzer.
[05/29 12:59:11     47s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/29 12:59:11     47s] Type 'man IMPOPT-3195' for more detail.
[05/29 12:59:11     47s] *** Finished optDesign ***
[05/29 12:59:11     47s] 
[05/29 12:59:11     47s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.6 real=0:00:32.1)
[05/29 12:59:11     47s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[05/29 12:59:11     47s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:03.3 real=0:00:03.3)
[05/29 12:59:11     47s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[05/29 12:59:11     47s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[05/29 12:59:11     47s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.2 real=0:00:10.3)
[05/29 12:59:11     47s] #optDebug: fT-R <0 2 3 1 0>
[05/29 12:59:11     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:59:11     47s] Info: pop threads available for lower-level modules during optimization.
[05/29 12:59:11     47s] clean pInstBBox. size 0
[05/29 12:59:11     47s] #optDebug: fT-D <X 1 0 0 0>
[05/29 12:59:11     47s] VSMManager cleared!
[05/29 12:59:11     47s] **place_opt_design ... cpu = 0:00:29, real = 0:00:30, mem = 1022.5M **
[05/29 12:59:11     47s] *** Finished GigaPlace ***
[05/29 12:59:11     47s] 
[05/29 12:59:11     47s] *** Summary of all messages that are not suppressed in this session:
[05/29 12:59:11     47s] Severity  ID               Count  Summary                                  
[05/29 12:59:11     47s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/29 12:59:11     47s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 12:59:11     47s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/29 12:59:11     47s] *** Message Summary: 6 warning(s), 0 error(s)
[05/29 12:59:11     47s] 
[05/29 12:59:11     47s] <CMD> redraw
[05/29 12:59:11     47s] <CMD> saveDesign mult8x8.placed.enc
[05/29 12:59:12     47s] #% Begin save design ... (date=05/29 12:59:11, mem=802.8M)
[05/29 12:59:12     47s] % Begin Save ccopt configuration ... (date=05/29 12:59:12, mem=802.8M)
[05/29 12:59:12     47s] % End Save ccopt configuration ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.1M, current mem=803.1M)
[05/29 12:59:12     47s] % Begin Save netlist data ... (date=05/29 12:59:12, mem=803.1M)
[05/29 12:59:12     47s] Writing Binary DB to mult8x8.placed.enc.dat/mult8x8.v.bin in single-threaded mode...
[05/29 12:59:12     47s] % End Save netlist data ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.1M, current mem=803.1M)
[05/29 12:59:12     47s] Saving congestion map file mult8x8.placed.enc.dat/mult8x8.route.congmap.gz ...
[05/29 12:59:12     47s] % Begin Save AAE data ... (date=05/29 12:59:12, mem=803.3M)
[05/29 12:59:12     47s] Saving AAE Data ...
[05/29 12:59:12     47s] % End Save AAE data ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.3M, current mem=803.3M)
[05/29 12:59:12     47s] % Begin Save clock tree data ... (date=05/29 12:59:12, mem=803.6M)
[05/29 12:59:12     47s] % End Save clock tree data ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.6M, current mem=803.6M)
[05/29 12:59:12     47s] Saving preference file mult8x8.placed.enc.dat/gui.pref.tcl ...
[05/29 12:59:12     47s] Saving mode setting ...
[05/29 12:59:12     47s] Saving global file ...
[05/29 12:59:12     47s] % Begin Save floorplan data ... (date=05/29 12:59:12, mem=803.8M)
[05/29 12:59:12     47s] Saving floorplan file ...
[05/29 12:59:12     47s] % End Save floorplan data ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.8M, current mem=803.8M)
[05/29 12:59:12     47s] Saving PG file mult8x8.placed.enc.dat/mult8x8.pg.gz
[05/29 12:59:12     47s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1022.5M) ***
[05/29 12:59:12     47s] Saving Drc markers ...
[05/29 12:59:12     47s] ... No Drc file written since there is no markers found.
[05/29 12:59:12     47s] % Begin Save placement data ... (date=05/29 12:59:12, mem=803.8M)
[05/29 12:59:12     47s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/29 12:59:12     47s] Save Adaptive View Pruing View Names to Binary file
[05/29 12:59:12     47s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1025.5M) ***
[05/29 12:59:12     47s] % End Save placement data ... (date=05/29 12:59:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.8M, current mem=803.8M)
[05/29 12:59:12     47s] % Begin Save routing data ... (date=05/29 12:59:12, mem=803.8M)
[05/29 12:59:12     47s] Saving route file ...
[05/29 12:59:13     47s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1022.5M) ***
[05/29 12:59:13     47s] % End Save routing data ... (date=05/29 12:59:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=803.8M, current mem=803.8M)
[05/29 12:59:13     47s] Saving property file mult8x8.placed.enc.dat/mult8x8.prop
[05/29 12:59:13     47s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1025.5M) ***
[05/29 12:59:13     47s] Saving rc congestion map mult8x8.placed.enc.dat/mult8x8.congmap.gz ...
[05/29 12:59:13     47s] % Begin Save power constraints data ... (date=05/29 12:59:13, mem=803.8M)
[05/29 12:59:13     47s] % End Save power constraints data ... (date=05/29 12:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.8M, current mem=803.8M)
[05/29 12:59:15     48s] Generated self-contained design mult8x8.placed.enc.dat
[05/29 12:59:15     48s] #% End save design ... (date=05/29 12:59:15, total cpu=0:00:01.3, real=0:00:04.0, peak res=805.0M, current mem=805.0M)
[05/29 12:59:15     48s] *** Message Summary: 0 warning(s), 0 error(s)
[05/29 12:59:15     48s] 
[05/29 12:59:15     48s] ############################
[05/29 12:59:15     48s] ###
[05/29 12:59:15     48s] ### Clock Tree Synthesis ...
[05/29 12:59:15     48s] ###
[05/29 12:59:15     48s] ############################
[05/29 12:59:15     48s] <CMD> setAnalysisMode -cppr both
[05/29 12:59:15     48s] <CMD> setAnalysisMode -analysisType bcwc
[05/29 12:59:15     48s] <CMD> create_route_type -name top -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/29 12:59:15     48s] <CMD> create_route_type -name trunk -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/29 12:59:15     48s] <CMD> create_route_type -name leaf -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/29 12:59:15     48s] <CMD> set_ccopt_property route_type -net_type top top
[05/29 12:59:15     48s] <CMD> set_ccopt_property route_type -net_type trunk trunk
[05/29 12:59:15     48s] <CMD> set_ccopt_property route_type -net_type leaf leaf
[05/29 12:59:15     48s] <CMD> set_ccopt_property inverter_cells {CLKINVX1TS CLKINVX2TS CLKINVX3TS CLKINVX4TS CLKINVX6TS CLKINVX8TS CLKINVX12TS CLKINVX16TS CLKINVX20TS}
[05/29 12:59:15     48s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS}
[05/29 12:59:15     48s] <CMD> set_ccopt_property use_inverters true
[05/29 12:59:15     48s] <CMD> set_ccopt_property target_max_trans 500ps
[05/29 12:59:15     48s] <CMD> set_ccopt_property target_skew 300ps
[05/29 12:59:15     48s] <CMD> create_ccopt_clock_tree_spec -file ccopt_clock_tree.spec
[05/29 12:59:15     48s] Creating clock tree spec for modes (timing configs): typical_constraint
[05/29 12:59:15     48s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/29 12:59:15     48s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:15     48s] Summary for sequential cells identification: 
[05/29 12:59:15     48s]   Identified SBFF number: 120
[05/29 12:59:15     48s]   Identified MBFF number: 0
[05/29 12:59:15     48s]   Identified SB Latch number: 0
[05/29 12:59:15     48s]   Identified MB Latch number: 0
[05/29 12:59:15     48s]   Not identified SBFF number: 0
[05/29 12:59:15     48s]   Not identified MBFF number: 0
[05/29 12:59:15     48s]   Not identified SB Latch number: 0
[05/29 12:59:15     48s]   Not identified MB Latch number: 0
[05/29 12:59:15     48s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:15     48s]  Visiting view : typical
[05/29 12:59:15     48s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:15     48s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:15     48s]  Visiting view : typical
[05/29 12:59:15     48s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:15     48s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:15     48s]  Setting StdDelay to 55.60
[05/29 12:59:15     48s] Creating Cell Server, finished. 
[05/29 12:59:15     48s] 
[05/29 12:59:15     48s] Reset timing graph...
[05/29 12:59:15     48s] Ignoring AAE DB Resetting ...
[05/29 12:59:15     48s] Reset timing graph done.
[05/29 12:59:15     49s] Ignoring AAE DB Resetting ...
[05/29 12:59:15     49s] Analyzing clock structure...
[05/29 12:59:15     49s] Analyzing clock structure done.
[05/29 12:59:15     49s] Reset timing graph...
[05/29 12:59:15     49s] Ignoring AAE DB Resetting ...
[05/29 12:59:15     49s] Reset timing graph done.
[05/29 12:59:15     49s] Wrote: ccopt_clock_tree.spec
[05/29 12:59:15     49s] <CMD> get_ccopt_clock_trees
[05/29 12:59:15     49s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/29 12:59:15     49s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[05/29 12:59:15     49s] Extracting original clock gating for clk...
[05/29 12:59:15     49s]   clock_tree clk contains 145 sinks and 0 clock gates.
[05/29 12:59:15     49s]   Extraction for clk complete.
[05/29 12:59:15     49s] Extracting original clock gating for clk done.
[05/29 12:59:15     49s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -early -clock_tree clk 0.010
[05/29 12:59:15     49s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -late -clock_tree clk 0.010
[05/29 12:59:15     49s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX1TS/A INVX1TS/Y}
[05/29 12:59:15     49s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk 0.005
[05/29 12:59:15     49s] <CMD> set_ccopt_property clock_period -pin clk 2
[05/29 12:59:15     49s] <CMD> create_ccopt_skew_group -name clk/typical_constraint -sources clk -auto_sinks
[05/29 12:59:15     49s] The skew group clk/typical_constraint was created. It contains 145 sinks and 1 sources.
[05/29 12:59:15     49s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typical_constraint true
[05/29 12:59:15     49s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typical_constraint clk
[05/29 12:59:15     49s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typical_constraint typical_constraint
[05/29 12:59:15     49s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typical_constraint {typical_dly typical_dly}
[05/29 12:59:15     49s] <CMD> check_ccopt_clock_tree_convergence
[05/29 12:59:15     49s] Checking clock tree convergence...
[05/29 12:59:15     49s] Checking clock tree convergence done.
[05/29 12:59:15     49s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/29 12:59:15     49s] <CMD> ccopt_design
[05/29 12:59:15     49s] #% Begin ccopt_design (date=05/29 12:59:15, mem=778.4M)
[05/29 12:59:15     49s] Runtime...
[05/29 12:59:15     49s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/29 12:59:15     49s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/29 12:59:15     49s] Set place::cacheFPlanSiteMark to 1
[05/29 12:59:15     49s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/29 12:59:15     49s] Using CCOpt effort standard.
[05/29 12:59:15     49s] CCOpt::Phase::Initialization...
[05/29 12:59:15     49s] Check Prerequisites...
[05/29 12:59:15     49s] Leaving CCOpt scope - CheckPlace...
[05/29 12:59:15     49s] OPERPROF: Starting checkPlace at level 1, MEM:1015.4M
[05/29 12:59:15     49s] #spOpts: N=130 
[05/29 12:59:15     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1015.4M
[05/29 12:59:15     49s] Core basic site is IBM13SITE
[05/29 12:59:15     49s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:15     49s] SiteArray: use 49,152 bytes
[05/29 12:59:15     49s] SiteArray: current memory after site array memory allocation 1015.4M
[05/29 12:59:15     49s] SiteArray: FP blocked sites are writable
[05/29 12:59:15     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1015.4M
[05/29 12:59:15     49s] Begin checking placement ... (start mem=1015.4M, init mem=1015.4M)
[05/29 12:59:15     49s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] *info: Placed = 766           
[05/29 12:59:15     49s] *info: Unplaced = 0           
[05/29 12:59:15     49s] Placement Density:68.02%(8816/12960)
[05/29 12:59:15     49s] Placement Density (including fixed std cells):68.02%(8816/12960)
[05/29 12:59:15     49s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1015.4M)
[05/29 12:59:15     49s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.008, MEM:1015.4M
[05/29 12:59:15     49s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:15     49s] Validating CTS configuration...
[05/29 12:59:15     49s] Checking module port directions...
[05/29 12:59:15     49s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:15     49s] Non-default CCOpt properties:
[05/29 12:59:15     49s] buffer_cells is set for at least one key
[05/29 12:59:15     49s] inverter_cells is set for at least one key
[05/29 12:59:15     49s] route_type is set for at least one key
[05/29 12:59:15     49s] source_driver is set for at least one key
[05/29 12:59:15     49s] source_max_capacitance is set for at least one key
[05/29 12:59:15     49s] target_max_trans is set for at least one key
[05/29 12:59:15     49s] target_max_trans_sdc is set for at least one key
[05/29 12:59:15     49s] target_skew is set for at least one key
[05/29 12:59:15     49s] use_inverters is set for at least one key
[05/29 12:59:15     49s] Using cell based legalization.
[05/29 12:59:15     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1015.4M
[05/29 12:59:15     49s] #spOpts: N=130 
[05/29 12:59:15     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1015.4M
[05/29 12:59:15     49s] Core basic site is IBM13SITE
[05/29 12:59:15     49s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:15     49s] SiteArray: use 49,152 bytes
[05/29 12:59:15     49s] SiteArray: current memory after site array memory allocation 1015.4M
[05/29 12:59:15     49s] SiteArray: FP blocked sites are writable
[05/29 12:59:15     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:15     49s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:     Starting CMU at level 3, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1015.4M
[05/29 12:59:15     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1015.4M
[05/29 12:59:15     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1015.4MB).
[05/29 12:59:15     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1015.4M
[05/29 12:59:15     49s] (I)       Load db... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Read data from FE... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Read nodes and places... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Number of ignored instance 0
[05/29 12:59:15     49s] (I)       Number of inbound cells 0
[05/29 12:59:15     49s] (I)       numMoveCells=766, numMacros=0  numPads=34  numMultiRowHeightInsts=0
[05/29 12:59:15     49s] (I)       Done Read nodes and places (cpu=0.000s, mem=1015.4M)
[05/29 12:59:15     49s] (I)       Read rows... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Done Read rows (cpu=0.000s, mem=1015.4M)
[05/29 12:59:15     49s] (I)       Done Read data from FE (cpu=0.000s, mem=1015.4M)
[05/29 12:59:15     49s] (I)       Done Load db (cpu=0.000s, mem=1015.4M)
[05/29 12:59:15     49s] (I)       Constructing placeable region... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Constructing bin map
[05/29 12:59:15     49s] (I)       Initialize bin information with width=36000 height=36000
[05/29 12:59:15     49s] (I)       Done constructing bin map
[05/29 12:59:15     49s] (I)       Removing 0 blocked bin with high fixed inst density
[05/29 12:59:15     49s] (I)       Compute region effective width... (mem=1015.4M)
[05/29 12:59:15     49s] (I)       Done Compute region effective width (cpu=0.000s, mem=1015.4M)
[05/29 12:59:15     49s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1015.4M)
[05/29 12:59:15     49s] Route type trimming info:
[05/29 12:59:15     49s]   No route type modifications were made.
[05/29 12:59:15     49s] Accumulated time to calculate placeable region: 0
[05/29 12:59:15     49s] (I)       Initializing Steiner engine. 
[05/29 12:59:15     49s] Rebuilding timing graph...
[05/29 12:59:15     49s] Rebuilding timing graph done.
[05/29 12:59:15     49s] End AAE Lib Interpolated Model. (MEM=1031.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:15     49s] Library trimming buffers in power domain auto-default and half-corner typical_dly:setup.late removed 0 of 8 cells
[05/29 12:59:15     49s] Original list had 8 cells:
[05/29 12:59:15     49s] CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:15     49s] Library trimming was not able to trim any cells:
[05/29 12:59:15     49s] CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:15     49s] Accumulated time to calculate placeable region: 0
[05/29 12:59:16     49s] Library trimming inverters in power domain auto-default and half-corner typical_dly:setup.late removed 1 of 9 cells
[05/29 12:59:16     49s] Original list had 9 cells:
[05/29 12:59:16     49s] CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX3TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:16     49s] New trimmed list has 8 cells:
[05/29 12:59:16     49s] CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:16     49s] Accumulated time to calculate placeable region: 0
[05/29 12:59:16     49s] Accumulated time to calculate placeable region: 0
[05/29 12:59:17     50s] Clock tree balancer configuration for clock_tree clk:
[05/29 12:59:17     50s] Non-default CCOpt properties:
[05/29 12:59:17     50s]   route_type (leaf): leaf (default: default)
[05/29 12:59:17     50s]   route_type (trunk): trunk (default: default)
[05/29 12:59:17     50s]   route_type (top): top (default: default)
[05/29 12:59:17     50s]   source_driver: INVX1TS/A INVX1TS/Y (default: )
[05/29 12:59:17     50s]   source_max_capacitance: 5 (default: auto)
[05/29 12:59:17     50s]   use_inverters: true (default: auto)
[05/29 12:59:17     50s] For power domain auto-default:
[05/29 12:59:17     50s]   Buffers:     CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:17     50s]   Inverters:   {CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS}
[05/29 12:59:17     50s]   Clock gates (with test): TLATNTSCAX20TS TLATNTSCAX16TS TLATNTSCAX12TS TLATNTSCAX8TS TLATNTSCAX6TS TLATNTSCAX4TS TLATNTSCAX3TS TLATNTSCAX2TS 
[05/29 12:59:17     50s]   Clock gates   (no test): TLATNCAX20TS TLATNCAX16TS TLATNCAX12TS TLATNCAX8TS TLATNCAX6TS TLATNCAX4TS TLATNCAX3TS TLATNCAX2TS 
[05/29 12:59:17     50s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 12960.000um^2
[05/29 12:59:17     50s] Top Routing info:
[05/29 12:59:17     50s]   Route-type name: top; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:17     50s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:17     50s] Trunk Routing info:
[05/29 12:59:17     50s]   Route-type name: trunk; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:17     50s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:17     50s] Leaf Routing info:
[05/29 12:59:17     50s]   Route-type name: leaf; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:17     50s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:17     50s] For timing_corner typical_dly:setup, late and power domain auto-default:
[05/29 12:59:17     50s]   Slew time target (leaf):    0.500ns
[05/29 12:59:17     50s]   Slew time target (trunk):   0.500ns
[05/29 12:59:17     50s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[05/29 12:59:17     50s]   Buffer unit delay: 0.308ns
[05/29 12:59:17     50s]   Buffer max distance: 1623.650um
[05/29 12:59:17     50s] Fastest wire driving cells and distances:
[05/29 12:59:17     50s]   Buffer    : {lib_cell:CLKBUFX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1624.058um, saturatedSlew=0.358ns, speed=3483.608um per ns, cellArea=15.960um^2 per 1000um}
[05/29 12:59:17     50s]   Inverter  : {lib_cell:CLKINVX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1623.650um, saturatedSlew=0.366ns, speed=4394.776um per ns, cellArea=12.416um^2 per 1000um}
[05/29 12:59:17     50s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2170.572um, saturatedSlew=0.354ns, speed=2558.430um per ns, cellArea=32.508um^2 per 1000um}
[05/29 12:59:17     50s]   Clock gate   (no test): {lib_cell:TLATNCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2130.072um, saturatedSlew=0.353ns, speed=2545.497um per ns, cellArea=29.745um^2 per 1000um}
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Logic Sizing Table:
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] ----------------------------------------------------------
[05/29 12:59:17     50s] Cell    Instance count    Source    Eligible library cells
[05/29 12:59:17     50s] ----------------------------------------------------------
[05/29 12:59:17     50s]   (empty table)
[05/29 12:59:17     50s] ----------------------------------------------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:17     50s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:17     50s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:17     50s] Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/29 12:59:17     50s]   Sources:                     pin clk
[05/29 12:59:17     50s]   Total number of sinks:       145
[05/29 12:59:17     50s]   Delay constrained sinks:     145
[05/29 12:59:17     50s]   Non-leaf sinks:              0
[05/29 12:59:17     50s]   Ignore pins:                 0
[05/29 12:59:17     50s]  Timing corner typical_dly:setup.late:
[05/29 12:59:17     50s]   Skew target:                 0.308ns
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:17     50s] Primary reporting skew groups are:
[05/29 12:59:17     50s] skew_group clk/typical_constraint with 145 clock sinks
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Via Selection for Estimated Routes (rule default):
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] -------------------------------------------------------------
[05/29 12:59:17     50s] Layer    Via Cell     Res.     Cap.     RC       Top of Stack
[05/29 12:59:17     50s] Range                 (Ohm)    (fF)     (fs)     Only
[05/29 12:59:17     50s] -------------------------------------------------------------
[05/29 12:59:17     50s] M1-M2    V1_V         6.000    0.000    0.000    false
[05/29 12:59:17     50s] M2-M3    V2_H         6.000    0.000    0.000    false
[05/29 12:59:17     50s] M3-MQ    VL_H         3.000    0.000    0.000    false
[05/29 12:59:17     50s] MQ-MG    VQ_H         3.000    0.000    0.000    false
[05/29 12:59:17     50s] MG-LY    FY_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:17     50s] LY-E1    FT_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:17     50s] E1-MA    F1_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:17     50s] -------------------------------------------------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Ideal and dont_touch net fanout counts:
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] -----------------------------------------------------------
[05/29 12:59:17     50s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/29 12:59:17     50s] -----------------------------------------------------------
[05/29 12:59:17     50s]       1            10                      0
[05/29 12:59:17     50s]      11           100                      0
[05/29 12:59:17     50s]     101          1000                      1
[05/29 12:59:17     50s]    1001         10000                      0
[05/29 12:59:17     50s]   10001           +                        0
[05/29 12:59:17     50s] -----------------------------------------------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Top ideal and dont_touch nets by fanout:
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] ---------------------
[05/29 12:59:17     50s] Net name    Fanout ()
[05/29 12:59:17     50s] ---------------------
[05/29 12:59:17     50s] clk            145
[05/29 12:59:17     50s] ---------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] No dont_touch hnets found in the clock tree
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Filtering reasons for cell type: inverter
[05/29 12:59:17     50s] =========================================
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] -----------------------------------------------------------------
[05/29 12:59:17     50s] Clock trees    Power domain    Reason              Library cells
[05/29 12:59:17     50s] -----------------------------------------------------------------
[05/29 12:59:17     50s] all            auto-default    Library trimming    { CLKINVX3TS }
[05/29 12:59:17     50s] -----------------------------------------------------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/29 12:59:17     50s] CCOpt configuration status: all checks passed.
[05/29 12:59:17     50s] External - Set all clocks to propagated mode...
[05/29 12:59:17     50s] Innovus will update I/O latencies
[05/29 12:59:17     50s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:17     50s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/29 12:59:17     50s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/29 12:59:17     50s] Executing ccopt post-processing.
[05/29 12:59:17     50s] Synthesizing clock trees with CCOpt...
[05/29 12:59:17     50s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/29 12:59:17     50s] CCOpt::Phase::PreparingToBalance...
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Positive (advancing) pin insertion delays
[05/29 12:59:17     50s] =========================================
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Found 0 pin insertion delay advances (0 of 145 clock tree sinks)
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Negative (delaying) pin insertion delays
[05/29 12:59:17     50s] ========================================
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] Found 0 pin insertion delay delays (0 of 145 clock tree sinks)
[05/29 12:59:17     50s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/29 12:59:17     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.8 mem=1069.7M
[05/29 12:59:17     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.8 mem=1069.7M
[05/29 12:59:17     50s] (I)       Started Loading and Dumping File ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Reading DB...
[05/29 12:59:17     50s] (I)       Read data from FE... (mem=1069.7M)
[05/29 12:59:17     50s] (I)       Read nodes and places... (mem=1069.7M)
[05/29 12:59:17     50s] (I)       Done Read nodes and places (cpu=0.000s, mem=1069.7M)
[05/29 12:59:17     50s] (I)       Read nets... (mem=1069.7M)
[05/29 12:59:17     50s] (I)       Done Read nets (cpu=0.010s, mem=1069.7M)
[05/29 12:59:17     50s] (I)       Done Read data from FE (cpu=0.010s, mem=1069.7M)
[05/29 12:59:17     50s] (I)       before initializing RouteDB syMemory usage = 1069.7 MB
[05/29 12:59:17     50s] (I)       Honor MSV route constraint: false
[05/29 12:59:17     50s] (I)       Maximum routing layer  : 3
[05/29 12:59:17     50s] (I)       Minimum routing layer  : 2
[05/29 12:59:17     50s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:17     50s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:17     50s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:17     50s] (I)       Reverse direction      : 
[05/29 12:59:17     50s] (I)       Honor partition pin guides: true
[05/29 12:59:17     50s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:17     50s] (I)       Route secondary PG pins: false
[05/29 12:59:17     50s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:17     50s] (I)                              : true
[05/29 12:59:17     50s] (I)                              : true
[05/29 12:59:17     50s] (I)                              : true
[05/29 12:59:17     50s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:17     50s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:17     50s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:17     50s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:17     50s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:17     50s] (I)       build grid graph
[05/29 12:59:17     50s] (I)       build grid graph start
[05/29 12:59:17     50s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:17     50s] [NR-eGR] M1 has no routable track
[05/29 12:59:17     50s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:17     50s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:17     50s] (I)       build grid graph end
[05/29 12:59:17     50s] (I)       ===========================================================================
[05/29 12:59:17     50s] (I)       == Report All Rule Vias ==
[05/29 12:59:17     50s] (I)       ===========================================================================
[05/29 12:59:17     50s] (I)        Via Rule : (Default)
[05/29 12:59:17     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:17     50s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:17     50s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:17     50s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:17     50s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:17     50s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:17     50s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:17     50s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:17     50s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:17     50s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:17     50s] (I)       ===========================================================================
[05/29 12:59:17     50s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:17     50s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:17     50s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:17     50s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:17     50s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:17     50s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:17     50s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:17     50s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:17     50s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:17     50s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:17     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:59:17     50s] (I)       readDataFromPlaceDB
[05/29 12:59:17     50s] (I)       Read net information..
[05/29 12:59:17     50s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=0
[05/29 12:59:17     50s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:17     50s] (I)       Start initializing grid graph
[05/29 12:59:17     50s] (I)       End initializing grid graph
[05/29 12:59:17     50s] (I)       Model blockages into capacity
[05/29 12:59:17     50s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:59:17     50s] (I)       Started Modeling ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Started Modeling Layer 1 ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Started Modeling Layer 2 ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:59:17     50s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Started Modeling Layer 3 ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:59:17     50s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Number of ignored nets = 0
[05/29 12:59:17     50s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:17     50s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:17     50s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:17     50s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:17     50s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:59:17     50s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1069.7 MB
[05/29 12:59:17     50s] (I)       Ndr track 0 does not exist
[05/29 12:59:17     50s] (I)       Layer1  viaCost=200.00
[05/29 12:59:17     50s] (I)       Layer2  viaCost=100.00
[05/29 12:59:17     50s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:17     50s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:17     50s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:17     50s] (I)       Site width          :   400  (dbu)
[05/29 12:59:17     50s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:17     50s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:17     50s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:17     50s] (I)       Grid                :    71    20     3
[05/29 12:59:17     50s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:17     50s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:17     50s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:17     50s] (I)       Default wire width  :   160   200   200
[05/29 12:59:17     50s] (I)       Default wire space  :   160   200   200
[05/29 12:59:17     50s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:17     50s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:17     50s] (I)       First track coord   :     0   200   200
[05/29 12:59:17     50s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:17     50s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:17     50s] (I)       Num of masks        :     1     1     1
[05/29 12:59:17     50s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:17     50s] (I)       --------------------------------------------------------
[05/29 12:59:17     50s] 
[05/29 12:59:17     50s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:17     50s] [NR-eGR] Rule id: 0  Nets: 785 
[05/29 12:59:17     50s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:17     50s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:17     50s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:17     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:17     50s] [NR-eGR] ========================================
[05/29 12:59:17     50s] [NR-eGR] 
[05/29 12:59:17     50s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:17     50s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:17     50s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:17     50s] (I)       After initializing earlyGlobalRoute syMemory usage = 1069.7 MB
[05/29 12:59:17     50s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Started Global Routing ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       ============= Initialization =============
[05/29 12:59:17     50s] (I)       totalPins=2264  totalGlobalPin=2122 (93.73%)
[05/29 12:59:17     50s] (I)       Started Build MST ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Generate topology with single threads
[05/29 12:59:17     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:17     50s] [NR-eGR] Layer group 1: route 785 net(s) in layer range [2, 3]
[05/29 12:59:17     50s] (I)       ============  Phase 1a Route ============
[05/29 12:59:17     50s] (I)       Started Phase 1a ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] (I)       ============  Phase 1b Route ============
[05/29 12:59:17     50s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.289160e+04um
[05/29 12:59:17     50s] (I)       ============  Phase 1c Route ============
[05/29 12:59:17     50s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] (I)       ============  Phase 1d Route ============
[05/29 12:59:17     50s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] (I)       ============  Phase 1e Route ============
[05/29 12:59:17     50s] (I)       Started Phase 1e ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Usage: 3581 = (2427 H, 1154 V) = (23.52% H, 9.43% V) = (8.737e+03um H, 4.154e+03um V)
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.289160e+04um
[05/29 12:59:17     50s] [NR-eGR] 
[05/29 12:59:17     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:17     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       ============  Phase 1l Route ============
[05/29 12:59:17     50s] (I)       
[05/29 12:59:17     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:17     50s] [NR-eGR]                        OverCon            
[05/29 12:59:17     50s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:17     50s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:17     50s] [NR-eGR] ----------------------------------------------
[05/29 12:59:17     50s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:17     50s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:17     50s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:17     50s] [NR-eGR] ----------------------------------------------
[05/29 12:59:17     50s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:17     50s] [NR-eGR] 
[05/29 12:59:17     50s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:17     50s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:17     50s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:17     50s] (I)       ============= track Assignment ============
[05/29 12:59:17     50s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Started Greedy Track Assignment ( Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:17     50s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] (I)       Run Multi-thread track assignment
[05/29 12:59:17     50s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:17     50s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2230
[05/29 12:59:17     50s] [NR-eGR]     M2  (2V) length: 4.738800e+03um, number of vias: 2873
[05/29 12:59:17     50s] [NR-eGR]     M3  (3H) length: 8.896400e+03um, number of vias: 0
[05/29 12:59:17     50s] [NR-eGR] Total length: 1.363520e+04um, number of vias: 5103
[05/29 12:59:17     50s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:17     50s] [NR-eGR] Total eGR-routed clock nets wire length: 1.019600e+03um 
[05/29 12:59:17     50s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:17     50s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1069.73 MB )
[05/29 12:59:17     50s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:17     50s] Legalization setup...
[05/29 12:59:17     50s] Using cell based legalization.
[05/29 12:59:17     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1069.7M
[05/29 12:59:17     50s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:17     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1069.7M
[05/29 12:59:17     50s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1069.7M
[05/29 12:59:17     50s] Core basic site is IBM13SITE
[05/29 12:59:17     50s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:17     50s] SiteArray: use 49,152 bytes
[05/29 12:59:17     50s] SiteArray: current memory after site array memory allocation 1069.8M
[05/29 12:59:17     50s] SiteArray: FP blocked sites are writable
[05/29 12:59:17     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:17     50s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1069.8M
[05/29 12:59:17     50s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1069.8M
[05/29 12:59:17     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1069.8M
[05/29 12:59:17     50s] OPERPROF:     Starting CMU at level 3, MEM:1069.8M
[05/29 12:59:17     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1069.8M
[05/29 12:59:17     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1069.8M
[05/29 12:59:17     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1069.8MB).
[05/29 12:59:17     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1069.8M
[05/29 12:59:17     50s] (I)       Load db... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Read data from FE... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Read nodes and places... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Number of ignored instance 0
[05/29 12:59:17     50s] (I)       Number of inbound cells 0
[05/29 12:59:17     50s] (I)       numMoveCells=766, numMacros=0  numPads=34  numMultiRowHeightInsts=0
[05/29 12:59:17     50s] (I)       Done Read nodes and places (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] (I)       Read rows... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Done Read rows (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] (I)       Done Read data from FE (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] (I)       Done Load db (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] (I)       Constructing placeable region... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Constructing bin map
[05/29 12:59:17     50s] (I)       Initialize bin information with width=36000 height=36000
[05/29 12:59:17     50s] (I)       Done constructing bin map
[05/29 12:59:17     50s] (I)       Removing 0 blocked bin with high fixed inst density
[05/29 12:59:17     50s] (I)       Compute region effective width... (mem=1069.8M)
[05/29 12:59:17     50s] (I)       Done Compute region effective width (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1069.8M)
[05/29 12:59:17     50s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:17     50s] Validating CTS configuration...
[05/29 12:59:17     50s] Checking module port directions...
[05/29 12:59:17     50s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:17     50s] Non-default CCOpt properties:
[05/29 12:59:17     50s] buffer_cells is set for at least one key
[05/29 12:59:17     50s] cts_merge_clock_gates is set for at least one key
[05/29 12:59:17     50s] cts_merge_clock_logic is set for at least one key
[05/29 12:59:17     50s] inverter_cells is set for at least one key
[05/29 12:59:17     50s] route_type is set for at least one key
[05/29 12:59:17     50s] source_driver is set for at least one key
[05/29 12:59:17     50s] source_max_capacitance is set for at least one key
[05/29 12:59:17     50s] target_max_trans is set for at least one key
[05/29 12:59:17     50s] target_max_trans_sdc is set for at least one key
[05/29 12:59:17     50s] target_skew is set for at least one key
[05/29 12:59:17     50s] use_inverters is set for at least one key
[05/29 12:59:17     50s] Route type trimming info:
[05/29 12:59:17     50s]   No route type modifications were made.
[05/29 12:59:17     50s] Accumulated time to calculate placeable region: 0
[05/29 12:59:17     50s] (I)       Initializing Steiner engine. 
[05/29 12:59:17     50s] LayerId::1 widthSet size::1
[05/29 12:59:17     50s] LayerId::2 widthSet size::1
[05/29 12:59:17     50s] LayerId::3 widthSet size::1
[05/29 12:59:17     50s] LayerId::4 widthSet size::1
[05/29 12:59:17     50s] LayerId::5 widthSet size::1
[05/29 12:59:17     50s] LayerId::6 widthSet size::1
[05/29 12:59:17     50s] LayerId::7 widthSet size::1
[05/29 12:59:17     50s] LayerId::8 widthSet size::1
[05/29 12:59:17     50s] Updating RC grid for preRoute extraction ...
[05/29 12:59:17     50s] Initializing multi-corner resistance tables ...
[05/29 12:59:17     50s] Rebuilding timing graph...
[05/29 12:59:17     50s] Rebuilding timing graph done.
[05/29 12:59:17     50s] End AAE Lib Interpolated Model. (MEM=1069.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:17     50s] Library trimming buffers in power domain auto-default and half-corner typical_dly:setup.late removed 0 of 8 cells
[05/29 12:59:17     50s] Original list had 8 cells:
[05/29 12:59:17     50s] CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:17     50s] Library trimming was not able to trim any cells:
[05/29 12:59:17     50s] CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:17     50s] Accumulated time to calculate placeable region: 0
[05/29 12:59:17     50s] Library trimming inverters in power domain auto-default and half-corner typical_dly:setup.late removed 1 of 9 cells
[05/29 12:59:17     50s] Original list had 9 cells:
[05/29 12:59:17     50s] CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX3TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:17     50s] New trimmed list has 8 cells:
[05/29 12:59:17     50s] CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:17     50s] Accumulated time to calculate placeable region: 0
[05/29 12:59:17     50s] Accumulated time to calculate placeable region: 0
[05/29 12:59:18     52s] Clock tree balancer configuration for clock_tree clk:
[05/29 12:59:18     52s] Non-default CCOpt properties:
[05/29 12:59:18     52s]   cts_merge_clock_gates: true (default: false)
[05/29 12:59:18     52s]   cts_merge_clock_logic: true (default: false)
[05/29 12:59:18     52s]   route_type (leaf): leaf (default: default)
[05/29 12:59:18     52s]   route_type (trunk): trunk (default: default)
[05/29 12:59:18     52s]   route_type (top): top (default: default)
[05/29 12:59:18     52s]   source_driver: INVX1TS/A INVX1TS/Y (default: )
[05/29 12:59:18     52s]   source_max_capacitance: 5 (default: auto)
[05/29 12:59:18     52s]   use_inverters: true (default: auto)
[05/29 12:59:18     52s] For power domain auto-default:
[05/29 12:59:18     52s]   Buffers:     CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:18     52s]   Inverters:   {CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS}
[05/29 12:59:18     52s]   Clock gates (with test): TLATNTSCAX20TS TLATNTSCAX16TS TLATNTSCAX12TS TLATNTSCAX8TS TLATNTSCAX6TS TLATNTSCAX4TS TLATNTSCAX3TS TLATNTSCAX2TS 
[05/29 12:59:18     52s]   Clock gates   (no test): TLATNCAX20TS TLATNCAX16TS TLATNCAX12TS TLATNCAX8TS TLATNCAX6TS TLATNCAX4TS TLATNCAX3TS TLATNCAX2TS 
[05/29 12:59:18     52s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 12960.000um^2
[05/29 12:59:18     52s] Top Routing info:
[05/29 12:59:18     52s]   Route-type name: top; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:18     52s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:18     52s] Trunk Routing info:
[05/29 12:59:18     52s]   Route-type name: trunk; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:18     52s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:18     52s] Leaf Routing info:
[05/29 12:59:18     52s]   Route-type name: leaf; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:18     52s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:18     52s] For timing_corner typical_dly:setup, late and power domain auto-default:
[05/29 12:59:18     52s]   Slew time target (leaf):    0.500ns
[05/29 12:59:18     52s]   Slew time target (trunk):   0.500ns
[05/29 12:59:18     52s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[05/29 12:59:18     52s]   Buffer unit delay: 0.308ns
[05/29 12:59:18     52s]   Buffer max distance: 1623.650um
[05/29 12:59:18     52s] Fastest wire driving cells and distances:
[05/29 12:59:18     52s]   Buffer    : {lib_cell:CLKBUFX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1624.058um, saturatedSlew=0.358ns, speed=3483.608um per ns, cellArea=15.960um^2 per 1000um}
[05/29 12:59:18     52s]   Inverter  : {lib_cell:CLKINVX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1623.650um, saturatedSlew=0.366ns, speed=4394.776um per ns, cellArea=12.416um^2 per 1000um}
[05/29 12:59:18     52s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2170.572um, saturatedSlew=0.354ns, speed=2558.430um per ns, cellArea=32.508um^2 per 1000um}
[05/29 12:59:18     52s]   Clock gate   (no test): {lib_cell:TLATNCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2130.072um, saturatedSlew=0.353ns, speed=2545.497um per ns, cellArea=29.745um^2 per 1000um}
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Logic Sizing Table:
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] ----------------------------------------------------------
[05/29 12:59:18     52s] Cell    Instance count    Source    Eligible library cells
[05/29 12:59:18     52s] ----------------------------------------------------------
[05/29 12:59:18     52s]   (empty table)
[05/29 12:59:18     52s] ----------------------------------------------------------
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/29 12:59:18     52s]   Sources:                     pin clk
[05/29 12:59:18     52s]   Total number of sinks:       145
[05/29 12:59:18     52s]   Delay constrained sinks:     145
[05/29 12:59:18     52s]   Non-leaf sinks:              0
[05/29 12:59:18     52s]   Ignore pins:                 0
[05/29 12:59:18     52s]  Timing corner typical_dly:setup.late:
[05/29 12:59:18     52s]   Skew target:                 0.308ns
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M2-M3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/29 12:59:18     52s] Primary reporting skew groups are:
[05/29 12:59:18     52s] skew_group clk/typical_constraint with 145 clock sinks
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Via Selection for Estimated Routes (rule default):
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] -------------------------------------------------------------
[05/29 12:59:18     52s] Layer    Via Cell     Res.     Cap.     RC       Top of Stack
[05/29 12:59:18     52s] Range                 (Ohm)    (fF)     (fs)     Only
[05/29 12:59:18     52s] -------------------------------------------------------------
[05/29 12:59:18     52s] M1-M2    V1_V         6.000    0.000    0.000    false
[05/29 12:59:18     52s] M2-M3    V2_H         6.000    0.000    0.000    false
[05/29 12:59:18     52s] M3-MQ    VL_H         3.000    0.000    0.000    false
[05/29 12:59:18     52s] MQ-MG    VQ_H         3.000    0.000    0.000    false
[05/29 12:59:18     52s] MG-LY    FY_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:18     52s] LY-E1    FT_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:18     52s] E1-MA    F1_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:18     52s] -------------------------------------------------------------
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Ideal and dont_touch net fanout counts:
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] -----------------------------------------------------------
[05/29 12:59:18     52s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/29 12:59:18     52s] -----------------------------------------------------------
[05/29 12:59:18     52s]       1            10                      0
[05/29 12:59:18     52s]      11           100                      0
[05/29 12:59:18     52s]     101          1000                      1
[05/29 12:59:18     52s]    1001         10000                      0
[05/29 12:59:18     52s]   10001           +                        0
[05/29 12:59:18     52s] -----------------------------------------------------------
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Top ideal and dont_touch nets by fanout:
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] ---------------------
[05/29 12:59:18     52s] Net name    Fanout ()
[05/29 12:59:18     52s] ---------------------
[05/29 12:59:18     52s] clk            145
[05/29 12:59:18     52s] ---------------------
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] No dont_touch hnets found in the clock tree
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Filtering reasons for cell type: inverter
[05/29 12:59:18     52s] =========================================
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] -----------------------------------------------------------------
[05/29 12:59:18     52s] Clock trees    Power domain    Reason              Library cells
[05/29 12:59:18     52s] -----------------------------------------------------------------
[05/29 12:59:18     52s] all            auto-default    Library trimming    { CLKINVX3TS }
[05/29 12:59:18     52s] -----------------------------------------------------------------
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] 
[05/29 12:59:18     52s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/29 12:59:18     52s] CCOpt configuration status: all checks passed.
[05/29 12:59:18     52s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/29 12:59:18     52s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/29 12:59:18     52s]   No exclusion drivers are needed.
[05/29 12:59:18     52s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/29 12:59:18     52s] Antenna diode management...
[05/29 12:59:18     52s]   Found 0 antenna diodes in the clock trees.
[05/29 12:59:18     52s]   
[05/29 12:59:18     52s] Antenna diode management done.
[05/29 12:59:18     52s] Adding driver cells for primary IOs...
[05/29 12:59:18     52s]   
[05/29 12:59:18     52s]   ----------------------------------------------------------------------------------------------
[05/29 12:59:18     52s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/29 12:59:18     52s]   ----------------------------------------------------------------------------------------------
[05/29 12:59:18     52s]     (empty table)
[05/29 12:59:18     52s]   ----------------------------------------------------------------------------------------------
[05/29 12:59:18     52s]   
[05/29 12:59:18     52s]   
[05/29 12:59:18     52s] Adding driver cells for primary IOs done.
[05/29 12:59:18     52s] Adding driver cell for primary IO roots...
[05/29 12:59:18     52s] Adding driver cell for primary IO roots done.
[05/29 12:59:18     52s] Maximizing clock DAG abstraction...
[05/29 12:59:18     52s] Maximizing clock DAG abstraction done.
[05/29 12:59:18     52s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] Synthesizing clock trees...
[05/29 12:59:18     52s]   Preparing To Balance...
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1079.3M
[05/29 12:59:18     52s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:18     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1079.3M
[05/29 12:59:18     52s] OPERPROF:     Starting CMU at level 3, MEM:1079.3M
[05/29 12:59:18     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1079.3M
[05/29 12:59:18     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1079.3M
[05/29 12:59:18     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1079.3MB).
[05/29 12:59:18     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1079.3M
[05/29 12:59:18     52s]   Checking for inverting clock gates...
[05/29 12:59:18     52s]   Checking for inverting clock gates done.
[05/29 12:59:18     52s]   Merging duplicate siblings in DAG...
[05/29 12:59:18     52s]     Clock DAG stats before merging:
[05/29 12:59:18     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:18     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:18     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:18     52s]     Resynthesising clock tree into netlist...
[05/29 12:59:18     52s]       Reset timing graph...
[05/29 12:59:18     52s] Ignoring AAE DB Resetting ...
[05/29 12:59:18     52s]       Reset timing graph done.
[05/29 12:59:18     52s]     Resynthesising clock tree into netlist done.
[05/29 12:59:18     52s]     
[05/29 12:59:18     52s]     Disconnecting clock tree from netlist...
[05/29 12:59:18     52s]     Disconnecting clock tree from netlist done.
[05/29 12:59:18     52s]   Merging duplicate siblings in DAG done.
[05/29 12:59:18     52s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:18     52s]   CCOpt::Phase::Construction...
[05/29 12:59:18     52s]   Stage::Clustering...
[05/29 12:59:18     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:18     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:18     52s]   Clustering...
[05/29 12:59:18     52s]     Initialize for clustering...
[05/29 12:59:18     52s]     Clock DAG stats before clustering:
[05/29 12:59:18     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:18     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:18     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:18     52s]     Computing max distances from locked parents...
[05/29 12:59:18     52s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/29 12:59:18     52s]     Computing max distances from locked parents done.
[05/29 12:59:18     52s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:18     52s]     Bottom-up phase...
[05/29 12:59:18     52s]     Clustering clock_tree clk...
[05/29 12:59:18     52s]       Rebuilding timing graph...
[05/29 12:59:18     52s]       Rebuilding timing graph done.
[05/29 12:59:18     52s] End AAE Lib Interpolated Model. (MEM=1069.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:19     52s]     Clustering clock_tree clk done.
[05/29 12:59:19     52s]     Clock DAG stats after bottom-up phase:
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Legalizing clock trees...
[05/29 12:59:19     52s]     Resynthesising clock tree into netlist...
[05/29 12:59:19     52s]       Reset timing graph...
[05/29 12:59:19     52s] Ignoring AAE DB Resetting ...
[05/29 12:59:19     52s]       Reset timing graph done.
[05/29 12:59:19     52s]     Resynthesising clock tree into netlist done.
[05/29 12:59:19     52s]     Commiting net attributes....
[05/29 12:59:19     52s]     Commiting net attributes. done.
[05/29 12:59:19     52s]     Leaving CCOpt scope - ClockRefiner...
[05/29 12:59:19     52s] Assigned high priority to 145 cells.
[05/29 12:59:19     52s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/29 12:59:19     52s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/29 12:59:19     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1055.6M
[05/29 12:59:19     52s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:       Starting CMU at level 4, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:1055.6M
[05/29 12:59:19     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.041, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.041, MEM:1055.6M
[05/29 12:59:19     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.8
[05/29 12:59:19     52s] OPERPROF: Starting RefinePlace at level 1, MEM:1055.6M
[05/29 12:59:19     52s] *** Starting refinePlace (0:00:52.5 mem=1055.6M) ***
[05/29 12:59:19     52s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:19     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1055.6M
[05/29 12:59:19     52s] Starting refinePlace ...
[05/29 12:59:19     52s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:19     52s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:59:19     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:52.5 - 0:00:52.5).
[05/29 12:59:19     52s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:19     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:52.5 - 0:00:52.5).
[05/29 12:59:19     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:19     52s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:19     52s]   maximum (X+Y) =         0.00 um
[05/29 12:59:19     52s]   mean    (X+Y) =         0.00 um
[05/29 12:59:19     52s] Summary Report:
[05/29 12:59:19     52s] Instances move: 0 (out of 766 movable)
[05/29 12:59:19     52s] Instances flipped: 0
[05/29 12:59:19     52s] Mean displacement: 0.00 um
[05/29 12:59:19     52s] Max displacement: 0.00 um 
[05/29 12:59:19     52s] Total instances moved : 0
[05/29 12:59:19     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.016, MEM:1055.6M
[05/29 12:59:19     52s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:19     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:19     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:52.5 - 0:00:52.5).
[05/29 12:59:19     52s] *** Finished refinePlace (0:00:52.5 mem=1055.6M) ***
[05/29 12:59:19     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.8
[05/29 12:59:19     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.020, MEM:1055.6M
[05/29 12:59:19     52s]     Moved 0, flipped 0 and cell swapped 0 of 145 clock instance(s) during refinement.
[05/29 12:59:19     52s]     The largest move was 0 microns for .
[05/29 12:59:19     52s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/29 12:59:19     52s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/29 12:59:19     52s] Moved 0 and flipped 0 of 145 clock sinks during refinement.
[05/29 12:59:19     52s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/29 12:59:19     52s] Revert refine place priority changes on 0 cells.
[05/29 12:59:19     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.6M
[05/29 12:59:19     52s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Starting CMU at level 3, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1055.6M
[05/29 12:59:19     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1055.6M
[05/29 12:59:19     52s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:19     52s]     Disconnecting clock tree from netlist...
[05/29 12:59:19     52s]     Disconnecting clock tree from netlist done.
[05/29 12:59:19     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.6M
[05/29 12:59:19     52s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Starting CMU at level 3, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1055.6M
[05/29 12:59:19     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1055.6M
[05/29 12:59:19     52s]     Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:19     52s]     Rebuilding timing graph...
[05/29 12:59:19     52s]     Rebuilding timing graph done.
[05/29 12:59:19     52s] End AAE Lib Interpolated Model. (MEM=1069.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:19     52s]     Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     Clock tree legalization - Histogram:
[05/29 12:59:19     52s]     ====================================
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     --------------------------------
[05/29 12:59:19     52s]     Movement (um)    Number of cells
[05/29 12:59:19     52s]     --------------------------------
[05/29 12:59:19     52s]       (empty table)
[05/29 12:59:19     52s]     --------------------------------
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     Clock tree legalization - There are no Movements:
[05/29 12:59:19     52s]     =================================================
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     ---------------------------------------------
[05/29 12:59:19     52s]     Movement (um)    Desired     Achieved    Node
[05/29 12:59:19     52s]                      location    location    
[05/29 12:59:19     52s]     ---------------------------------------------
[05/29 12:59:19     52s]       (empty table)
[05/29 12:59:19     52s]     ---------------------------------------------
[05/29 12:59:19     52s]     
[05/29 12:59:19     52s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/29 12:59:19     52s]     Clock DAG stats after 'Clustering':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Clustering':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Clustering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Clustering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Post-Clustering Statistics Report
[05/29 12:59:19     52s] =================================
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Fanout Statistics:
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] -----------------------------------------------------------------------------
[05/29 12:59:19     52s] Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[05/29 12:59:19     52s]                      Fanout     Fanout    Fanout    Fanout       Distribution
[05/29 12:59:19     52s] -----------------------------------------------------------------------------
[05/29 12:59:19     52s] Trunk         1        1.000       1         1        0.000      {1 <= 2}
[05/29 12:59:19     52s] Leaf          1      145.000     145       145        0.000      {1 <= 146}
[05/29 12:59:19     52s] -----------------------------------------------------------------------------
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Clustering Failure Statistics:
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] --------------------------------
[05/29 12:59:19     52s] Net Type    Clusters    Clusters
[05/29 12:59:19     52s]             Tried       Failed
[05/29 12:59:19     52s] --------------------------------
[05/29 12:59:19     52s]   (empty table)
[05/29 12:59:19     52s] --------------------------------
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Clustering Partition Statistics:
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] ----------------------------------------------------------------------------------
[05/29 12:59:19     52s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[05/29 12:59:19     52s]             Fraction    Fraction    Count        Size    Size    Size    Size
[05/29 12:59:19     52s] ----------------------------------------------------------------------------------
[05/29 12:59:19     52s]   (empty table)
[05/29 12:59:19     52s] ----------------------------------------------------------------------------------
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s]   Looking for fanout violations...
[05/29 12:59:19     52s]   Looking for fanout violations done.
[05/29 12:59:19     52s]   CongRepair After Initial Clustering...
[05/29 12:59:19     52s]   Reset timing graph...
[05/29 12:59:19     52s] Ignoring AAE DB Resetting ...
[05/29 12:59:19     52s]   Reset timing graph done.
[05/29 12:59:19     52s]   Leaving CCOpt scope - Early Global Route...
[05/29 12:59:19     52s]   Clock implementation routing...
[05/29 12:59:19     52s] Net route status summary:
[05/29 12:59:19     52s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s]     Routing using eGR only...
[05/29 12:59:19     52s]       Early Global Route - eGR->NR step...
[05/29 12:59:19     52s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/29 12:59:19     52s] (ccopt eGR): Start to route 1 all nets
[05/29 12:59:19     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Reading DB...
[05/29 12:59:19     52s] (I)       Read data from FE... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Read nodes and places... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read nodes and places (cpu=0.000s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       Read nets... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read nets (cpu=0.000s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read data from FE (cpu=0.000s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       before initializing RouteDB syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Clean congestion better: true
[05/29 12:59:19     52s] (I)       Esitmate more vias caused by DPT layer: true
[05/29 12:59:19     52s] (I)       Clean congestion layer assignment rounds: 5
[05/29 12:59:19     52s] (I)       Layer constraints as soft constraints: true
[05/29 12:59:19     52s] (I)       Top layer constraints as soft constriants: true
[05/29 12:59:19     52s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)       Honor MSV route constraint: false
[05/29 12:59:19     52s] (I)       Maximum routing layer  : 3
[05/29 12:59:19     52s] (I)       Minimum routing layer  : 2
[05/29 12:59:19     52s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:19     52s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:19     52s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:19     52s] (I)       Reverse direction      : 
[05/29 12:59:19     52s] (I)       Honor partition pin guides: true
[05/29 12:59:19     52s] (I)       Only route the nets which are selected in the DB: true
[05/29 12:59:19     52s] (I)       Route secondary PG pins: false
[05/29 12:59:19     52s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)       Reduce via during track assignment: true
[05/29 12:59:19     52s] (I)       ssAwareRouting         : true
[05/29 12:59:19     52s] (I)       Improve tree edge sharing to reduce wirelength: true
[05/29 12:59:19     52s] (I)       Improve the accuracy of via estimation during 2D routing: true
[05/29 12:59:19     52s] (I)       Refine initial Steiner tree to reduce wirelength: true
[05/29 12:59:19     52s] (I)       Build spine tree       : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : 2
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfuagqFK.trunk.1
[05/29 12:59:19     52s] (I)                              : SUBTREE
[05/29 12:59:19     52s] (I)                              : 10000
[05/29 12:59:19     52s] (I)       Special modeling for N7: 0
[05/29 12:59:19     52s] (I)       N3 special modeling    : 0
[05/29 12:59:19     52s] (I)       Special modeling for N5 v3: 0
[05/29 12:59:19     52s] (I)       Special settings for S5 designs: 0
[05/29 12:59:19     52s] (I)       Special settings for S7 designs: 0
[05/29 12:59:19     52s] (I)                              : 8
[05/29 12:59:19     52s] (I)                              : 10
[05/29 12:59:19     52s] (I)                              : 0.30
[05/29 12:59:19     52s] (I)                              : 10.00
[05/29 12:59:19     52s] (I)                              : 6
[05/29 12:59:19     52s] (I)                              : 1.00
[05/29 12:59:19     52s] (I)                              : 1.00
[05/29 12:59:19     52s] (I)       source-to-sink ratio   : 0.30
[05/29 12:59:19     52s] (I)                              : 3.00
[05/29 12:59:19     52s] (I)                              : 1.25
[05/29 12:59:19     52s] (I)                              : 0.50
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)       Apply PRL on PG terms  : true
[05/29 12:59:19     52s] (I)       Apply PRL on obs objects: true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : L2:4 L3:2.5
[05/29 12:59:19     52s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:19     52s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Forbid layer relax to DPT layers: true
[05/29 12:59:19     52s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:19     52s] (I)       build grid graph
[05/29 12:59:19     52s] (I)       build grid graph start
[05/29 12:59:19     52s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:19     52s] [NR-eGR] M1 has no routable track
[05/29 12:59:19     52s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:19     52s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:19     52s] (I)       build grid graph end
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] (I)       == Report All Rule Vias ==
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] (I)        Via Rule : (Default)
[05/29 12:59:19     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:19     52s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:19     52s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:19     52s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:19     52s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:19     52s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:19     52s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:19     52s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:19     52s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:19     52s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:19     52s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:19     52s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:19     52s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:19     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:19     52s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:19     52s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:19     52s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:19     52s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:19     52s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:19     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:59:19     52s] (I)       readDataFromPlaceDB
[05/29 12:59:19     52s] (I)       Read net information..
[05/29 12:59:19     52s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=784
[05/29 12:59:19     52s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] [NR-eGR] Connected 0 must-join pins/ports
[05/29 12:59:19     52s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:19     52s] (I)       Start initializing grid graph
[05/29 12:59:19     52s] (I)       End initializing grid graph
[05/29 12:59:19     52s] (I)       Model blockages into capacity
[05/29 12:59:19     52s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:59:19     52s] (I)       Started Modeling ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 1 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 2 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:59:19     52s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 3 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:59:19     52s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Moved 0 terms for better access 
[05/29 12:59:19     52s] (I)       Number of ignored nets = 0
[05/29 12:59:19     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:19     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:19     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:19     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:59:19     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Ndr track 0 does not exist
[05/29 12:59:19     52s] (I)       Layer1  viaCost=200.00
[05/29 12:59:19     52s] (I)       Layer2  viaCost=100.00
[05/29 12:59:19     52s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:19     52s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:19     52s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:19     52s] (I)       Site width          :   400  (dbu)
[05/29 12:59:19     52s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:19     52s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:19     52s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:19     52s] (I)       Grid                :    71    20     3
[05/29 12:59:19     52s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:19     52s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:19     52s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:19     52s] (I)       Default wire width  :   160   200   200
[05/29 12:59:19     52s] (I)       Default wire space  :   160   200   200
[05/29 12:59:19     52s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:19     52s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:19     52s] (I)       First track coord   :     0   200   200
[05/29 12:59:19     52s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:19     52s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:19     52s] (I)       Num of masks        :     1     1     1
[05/29 12:59:19     52s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:19     52s] (I)       --------------------------------------------------------
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:19     52s] [NR-eGR] Rule id: 0  Nets: 1 
[05/29 12:59:19     52s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:19     52s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:19     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     52s] [NR-eGR] ========================================
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:19     52s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:19     52s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:19     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Global Routing ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       ============= Initialization =============
[05/29 12:59:19     52s] (I)       totalPins=146  totalGlobalPin=146 (100.00%)
[05/29 12:59:19     52s] (I)       Started Build MST ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Generate topology with single threads
[05/29 12:59:19     52s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:19     52s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[05/29 12:59:19     52s] (I)       ============  Phase 1a Route ============
[05/29 12:59:19     52s] (I)       Started Phase 1a ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1b Route ============
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:19     52s] (I)       ============  Phase 1c Route ============
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1d Route ============
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1e Route ============
[05/29 12:59:19     52s] (I)       Started Phase 1e ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       ============  Phase 1f Route ============
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1g Route ============
[05/29 12:59:19     52s] (I)       Started Post Routing ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:19     52s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:19     52s] [NR-eGR]                        OverCon            
[05/29 12:59:19     52s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:19     52s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:19     52s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     52s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:19     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:19     52s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:19     52s] (I)       ============= track Assignment ============
[05/29 12:59:19     52s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Greedy Track Assignment ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:19     52s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Run single-thread track assignment
[05/29 12:59:19     52s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2230
[05/29 12:59:19     52s] [NR-eGR]     M2  (2V) length: 4.686800e+03um, number of vias: 2822
[05/29 12:59:19     52s] [NR-eGR]     M3  (3H) length: 8.984400e+03um, number of vias: 0
[05/29 12:59:19     52s] [NR-eGR] Total length: 1.367120e+04um, number of vias: 5052
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Total eGR-routed clock nets wire length: 1.055600e+03um 
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Report for selected net(s) only.
[05/29 12:59:19     52s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 145
[05/29 12:59:19     52s] [NR-eGR]     M2  (2V) length: 5.112000e+02um, number of vias: 205
[05/29 12:59:19     52s] [NR-eGR]     M3  (3H) length: 5.444000e+02um, number of vias: 0
[05/29 12:59:19     52s] [NR-eGR] Total length: 1.055600e+03um, number of vias: 350
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Total routed clock nets wire length: 1.055600e+03um, number of vias: 350
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfuagqFK
[05/29 12:59:19     52s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:19     52s]     Routing using eGR only done.
[05/29 12:59:19     52s] Net route status summary:
[05/29 12:59:19     52s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] CCOPT: Done with clock implementation routing.
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s]   Clock implementation routing done.
[05/29 12:59:19     52s] Fixed 1 wires.
[05/29 12:59:19     52s]   CCOpt: Starting congestion repair using flow wrapper...
[05/29 12:59:19     52s]     Congestion Repair...
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] Starting congestion repair ...
[05/29 12:59:19     52s] User Input Parameters:
[05/29 12:59:19     52s] - Congestion Driven    : On
[05/29 12:59:19     52s] - Timing Driven        : Off
[05/29 12:59:19     52s] - Area-Violation Based : On
[05/29 12:59:19     52s] - Start Rollback Level : -5
[05/29 12:59:19     52s] - Legalized            : On
[05/29 12:59:19     52s] - Window Based         : Off
[05/29 12:59:19     52s] - eDen incr mode       : Off
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1055.5M
[05/29 12:59:19     52s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1055.5M
[05/29 12:59:19     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1055.5M
[05/29 12:59:19     52s] Starting Early Global Route congestion estimation: mem = 1055.5M
[05/29 12:59:19     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Reading DB...
[05/29 12:59:19     52s] (I)       Read data from FE... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Read nodes and places... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read nodes and places (cpu=0.000s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       Read nets... (mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read nets (cpu=0.010s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       Done Read data from FE (cpu=0.010s, mem=1055.5M)
[05/29 12:59:19     52s] (I)       before initializing RouteDB syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Honor MSV route constraint: false
[05/29 12:59:19     52s] (I)       Maximum routing layer  : 3
[05/29 12:59:19     52s] (I)       Minimum routing layer  : 2
[05/29 12:59:19     52s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:19     52s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:19     52s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:19     52s] (I)       Reverse direction      : 
[05/29 12:59:19     52s] (I)       Honor partition pin guides: true
[05/29 12:59:19     52s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:19     52s] (I)       Route secondary PG pins: false
[05/29 12:59:19     52s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)                              : true
[05/29 12:59:19     52s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:19     52s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     52s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:19     52s] (I)       build grid graph
[05/29 12:59:19     52s] (I)       build grid graph start
[05/29 12:59:19     52s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:19     52s] [NR-eGR] M1 has no routable track
[05/29 12:59:19     52s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:19     52s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:19     52s] (I)       build grid graph end
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] (I)       == Report All Rule Vias ==
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] (I)        Via Rule : (Default)
[05/29 12:59:19     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:19     52s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:19     52s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:19     52s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:19     52s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:19     52s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:19     52s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:19     52s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:19     52s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:19     52s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:19     52s] (I)       ===========================================================================
[05/29 12:59:19     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:19     52s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:19     52s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:19     52s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:19     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:19     52s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:19     52s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:19     52s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:19     52s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:19     52s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:19     52s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 308
[05/29 12:59:19     52s] (I)       readDataFromPlaceDB
[05/29 12:59:19     52s] (I)       Read net information..
[05/29 12:59:19     52s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=1
[05/29 12:59:19     52s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:19     52s] (I)       Start initializing grid graph
[05/29 12:59:19     52s] (I)       End initializing grid graph
[05/29 12:59:19     52s] (I)       Model blockages into capacity
[05/29 12:59:19     52s] (I)       Read Num Blocks=56  Num Prerouted Wires=308  Num CS=0
[05/29 12:59:19     52s] (I)       Started Modeling ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 1 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 2 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 237
[05/29 12:59:19     52s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Modeling Layer 3 ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 71
[05/29 12:59:19     52s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Number of ignored nets = 1
[05/29 12:59:19     52s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:19     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:19     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:19     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Ndr track 0 does not exist
[05/29 12:59:19     52s] (I)       Layer1  viaCost=200.00
[05/29 12:59:19     52s] (I)       Layer2  viaCost=100.00
[05/29 12:59:19     52s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:19     52s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:19     52s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:19     52s] (I)       Site width          :   400  (dbu)
[05/29 12:59:19     52s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:19     52s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:19     52s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:19     52s] (I)       Grid                :    71    20     3
[05/29 12:59:19     52s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:19     52s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:19     52s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:19     52s] (I)       Default wire width  :   160   200   200
[05/29 12:59:19     52s] (I)       Default wire space  :   160   200   200
[05/29 12:59:19     52s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:19     52s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:19     52s] (I)       First track coord   :     0   200   200
[05/29 12:59:19     52s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:19     52s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:19     52s] (I)       Num of masks        :     1     1     1
[05/29 12:59:19     52s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:19     52s] (I)       --------------------------------------------------------
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:19     52s] [NR-eGR] Rule id: 0  Nets: 784 
[05/29 12:59:19     52s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:19     52s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:19     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     52s] [NR-eGR] ========================================
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:19     52s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:19     52s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:19     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.5 MB
[05/29 12:59:19     52s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Global Routing ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       ============= Initialization =============
[05/29 12:59:19     52s] (I)       totalPins=2118  totalGlobalPin=1976 (93.30%)
[05/29 12:59:19     52s] (I)       Started Build MST ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Generate topology with single threads
[05/29 12:59:19     52s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:19     52s] [NR-eGR] Layer group 1: route 784 net(s) in layer range [2, 3]
[05/29 12:59:19     52s] (I)       ============  Phase 1a Route ============
[05/29 12:59:19     52s] (I)       Started Phase 1a ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1b Route ============
[05/29 12:59:19     52s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.193040e+04um
[05/29 12:59:19     52s] (I)       ============  Phase 1c Route ============
[05/29 12:59:19     52s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1d Route ============
[05/29 12:59:19     52s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] (I)       ============  Phase 1e Route ============
[05/29 12:59:19     52s] (I)       Started Phase 1e ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.193040e+04um
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:19     52s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       ============  Phase 1l Route ============
[05/29 12:59:19     52s] (I)       
[05/29 12:59:19     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:19     52s] [NR-eGR]                        OverCon            
[05/29 12:59:19     52s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:19     52s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:19     52s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     52s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     52s] [NR-eGR] 
[05/29 12:59:19     52s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:19     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:19     52s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:19     52s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1055.5M
[05/29 12:59:19     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1055.5M
[05/29 12:59:19     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:1055.5M
[05/29 12:59:19     52s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:19     52s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:59:19     52s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:19     52s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:59:19     52s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:19     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:59:19     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:59:19     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1055.5M
[05/29 12:59:19     52s] 
[05/29 12:59:19     52s] === incrementalPlace Internal Loop 1 ===
[05/29 12:59:19     52s] Skipped repairing congestion.
[05/29 12:59:19     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1055.5M
[05/29 12:59:19     52s] Starting Early Global Route wiring: mem = 1055.5M
[05/29 12:59:19     52s] (I)       ============= track Assignment ============
[05/29 12:59:19     52s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Started Greedy Track Assignment ( Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:19     52s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] (I)       Run Multi-thread track assignment
[05/29 12:59:19     52s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1055.53 MB )
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2230
[05/29 12:59:19     52s] [NR-eGR]     M2  (2V) length: 4.686800e+03um, number of vias: 2819
[05/29 12:59:19     52s] [NR-eGR]     M3  (3H) length: 8.980000e+03um, number of vias: 0
[05/29 12:59:19     52s] [NR-eGR] Total length: 1.366680e+04um, number of vias: 5049
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/29 12:59:19     52s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     52s] Early Global Route wiring runtime: 0.01 seconds, mem = 1055.5M
[05/29 12:59:19     52s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1055.5M
[05/29 12:59:19     52s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/29 12:59:19     52s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:19     52s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/29 12:59:19     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.5M
[05/29 12:59:19     52s] #spOpts: N=130 
[05/29 12:59:19     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1055.5M
[05/29 12:59:19     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1055.5M
[05/29 12:59:19     52s] Core basic site is IBM13SITE
[05/29 12:59:19     52s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:19     52s] SiteArray: use 49,152 bytes
[05/29 12:59:19     52s] SiteArray: current memory after site array memory allocation 1055.6M
[05/29 12:59:19     52s] SiteArray: FP blocked sites are writable
[05/29 12:59:19     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:19     52s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Starting CMU at level 3, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1055.6M
[05/29 12:59:19     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1055.6M
[05/29 12:59:19     52s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/29 12:59:19     52s]   Leaving CCOpt scope - extractRC...
[05/29 12:59:19     52s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/29 12:59:19     52s] Extraction called for design 'mult8x8' of instances=766 and nets=787 using extraction engine 'preRoute' .
[05/29 12:59:19     52s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:19     52s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:19     52s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:19     52s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:19     52s] RCMode: PreRoute
[05/29 12:59:19     52s]       RC Corner Indexes            0   
[05/29 12:59:19     52s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:19     52s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:19     52s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:19     52s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:19     52s] Shrink Factor                : 1.00000
[05/29 12:59:19     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:19     52s] LayerId::1 widthSet size::1
[05/29 12:59:19     52s] LayerId::2 widthSet size::1
[05/29 12:59:19     52s] LayerId::3 widthSet size::1
[05/29 12:59:19     52s] LayerId::4 widthSet size::1
[05/29 12:59:19     52s] LayerId::5 widthSet size::1
[05/29 12:59:19     52s] LayerId::6 widthSet size::1
[05/29 12:59:19     52s] LayerId::7 widthSet size::1
[05/29 12:59:19     52s] LayerId::8 widthSet size::1
[05/29 12:59:19     52s] Updating RC grid for preRoute extraction ...
[05/29 12:59:19     52s] Initializing multi-corner resistance tables ...
[05/29 12:59:19     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1055.578M)
[05/29 12:59:19     52s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/29 12:59:19     52s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:19     52s] Not writing Steiner routes to the DB after clustering cong repair call.
[05/29 12:59:19     52s]   Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:19     52s]   Rebuilding timing graph...
[05/29 12:59:19     52s]   Rebuilding timing graph done.
[05/29 12:59:19     52s] End AAE Lib Interpolated Model. (MEM=1069.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:19     52s]   Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Clock DAG stats after clustering cong repair call:
[05/29 12:59:19     52s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]   Clock DAG net violations after clustering cong repair call:
[05/29 12:59:19     52s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/29 12:59:19     52s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]   Primary reporting skew groups after clustering cong repair call:
[05/29 12:59:19     52s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]   Skew group summary after clustering cong repair call:
[05/29 12:59:19     52s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]   Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/29 12:59:19     52s]   Stage::DRV Fixing...
[05/29 12:59:19     52s]   Fixing clock tree slew time and max cap violations...
[05/29 12:59:19     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     52s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/29 12:59:19     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     52s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Insertion Delay Reduction...
[05/29 12:59:19     52s]   Removing unnecessary root buffering...
[05/29 12:59:19     52s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Removing unnecessary root buffering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Removing unconstrained drivers...
[05/29 12:59:19     52s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Removing unconstrained drivers':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Checking for inverting clock gates...
[05/29 12:59:19     52s]   Checking for inverting clock gates done.
[05/29 12:59:19     52s]   Reducing insertion delay 1...
[05/29 12:59:19     52s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Reducing insertion delay 1':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Removing longest path buffering...
[05/29 12:59:19     52s]     Clock DAG stats after 'Removing longest path buffering':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Removing longest path buffering':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Removing longest path buffering':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Reducing insertion delay 2...
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] Path optimization required 0 stage delay updates 
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Reducing insertion delay 2':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Reducing insertion delay 2':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/29 12:59:19     52s]   CCOpt::Phase::Implementation...
[05/29 12:59:19     52s]   Stage::Reducing Power...
[05/29 12:59:19     52s]   Improving clock tree routing...
[05/29 12:59:19     52s]     Iteration 1...
[05/29 12:59:19     52s]     Iteration 1 done.
[05/29 12:59:19     52s]     Clock DAG stats after 'Improving clock tree routing':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Improving clock tree routing':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Improving clock tree routing':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Reducing clock tree power 1...
[05/29 12:59:19     52s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/29 12:59:19     52s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     100% 
[05/29 12:59:19     52s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Reducing clock tree power 1':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Reducing clock tree power 2...
[05/29 12:59:19     52s] Path optimization required 0 stage delay updates 
[05/29 12:59:19     52s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Reducing clock tree power 2':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Balancing...
[05/29 12:59:19     52s]   Approximately balancing fragments step...
[05/29 12:59:19     52s]     Resolve constraints - Approximately balancing fragments...
[05/29 12:59:19     52s]     Resolving skew group constraints...
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Resolving skew group constraints done.
[05/29 12:59:19     52s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/29 12:59:19     52s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/29 12:59:19     52s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Approximately balancing fragments...
[05/29 12:59:19     52s]       Moving gates to improve sub-tree skew...
[05/29 12:59:19     52s]         Tried: 2 Succeeded: 0
[05/29 12:59:19     52s]         Topology Tried: 0 Succeeded: 0
[05/29 12:59:19     52s]         0 Succeeded with SS ratio
[05/29 12:59:19     52s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/29 12:59:19     52s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/29 12:59:19     52s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/29 12:59:19     52s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/29 12:59:19     52s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/29 12:59:19     52s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Approximately balancing fragments bottom up...
[05/29 12:59:19     52s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     52s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/29 12:59:19     52s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/29 12:59:19     52s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/29 12:59:19     52s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Approximately balancing fragments, wire and cell delays...
[05/29 12:59:19     52s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/29 12:59:19     52s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/29 12:59:19     52s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Approximately balancing fragments done.
[05/29 12:59:19     52s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Approximately balancing fragments step':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]   Clock DAG stats after Approximately balancing fragments:
[05/29 12:59:19     52s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]   Clock DAG net violations after Approximately balancing fragments:
[05/29 12:59:19     52s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/29 12:59:19     52s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]   Primary reporting skew groups after Approximately balancing fragments:
[05/29 12:59:19     52s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]   Skew group summary after Approximately balancing fragments:
[05/29 12:59:19     52s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]   Improving fragments clock skew...
[05/29 12:59:19     52s]     Clock DAG stats after 'Improving fragments clock skew':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Improving fragments clock skew':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Improving fragments clock skew':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]   Approximately balancing step...
[05/29 12:59:19     52s]     Resolve constraints - Approximately balancing...
[05/29 12:59:19     52s]     Resolving skew group constraints...
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Resolving skew group constraints done.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Approximately balancing...
[05/29 12:59:19     52s]       Approximately balancing, wire and cell delays...
[05/29 12:59:19     52s]       Approximately balancing, wire and cell delays, iteration 1...
[05/29 12:59:19     52s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/29 12:59:19     52s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/29 12:59:19     52s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Approximately balancing done.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Clock DAG stats after 'Approximately balancing step':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Approximately balancing step':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Approximately balancing step':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Approximately balancing step':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Fixing clock tree overload...
[05/29 12:59:19     52s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     52s]     Clock DAG stats after 'Fixing clock tree overload':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Fixing clock tree overload':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Fixing clock tree overload':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]   Approximately balancing paths...
[05/29 12:59:19     52s]     Added 0 buffers.
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]     Clock DAG stats after 'Approximately balancing paths':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Approximately balancing paths':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Approximately balancing paths':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Polishing...
[05/29 12:59:19     52s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:19     52s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:19     52s]   Merging balancing drivers for power...
[05/29 12:59:19     52s]     Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:19     52s]     Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Tried: 2 Succeeded: 0
[05/29 12:59:19     52s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Merging balancing drivers for power':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000]
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Checking for inverting clock gates...
[05/29 12:59:19     52s]   Checking for inverting clock gates done.
[05/29 12:59:19     52s]   Improving clock skew...
[05/29 12:59:19     52s]     Clock DAG stats after 'Improving clock skew':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Improving clock skew':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Improving clock skew':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Improving clock skew':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Reducing clock tree power 3...
[05/29 12:59:19     52s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/29 12:59:19     52s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/29 12:59:19     52s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     100% 
[05/29 12:59:19     52s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Reducing clock tree power 3':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Improving insertion delay...
[05/29 12:59:19     52s]     Clock DAG stats after 'Improving insertion delay':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Improving insertion delay':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Improving insertion delay':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Improving insertion delay':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Wire Opt OverFix...
[05/29 12:59:19     52s]     Wire Reduction extra effort...
[05/29 12:59:19     52s]       Artificially removing short and long paths...
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Global shorten wires A0...
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Move For Wirelength - core...
[05/29 12:59:19     52s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
[05/29 12:59:19     52s]         Max accepted move=0.000um, total accepted move=0.000um
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Global shorten wires A1...
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Move For Wirelength - core...
[05/29 12:59:19     52s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
[05/29 12:59:19     52s]         Max accepted move=0.000um, total accepted move=0.000um
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Global shorten wires B...
[05/29 12:59:19     52s]         Modifying slew-target multiplier from 1 to 0.95
[05/29 12:59:19     52s]         Reverting slew-target multiplier from 0.95 to 1
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Move For Wirelength - branch...
[05/29 12:59:19     52s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
[05/29 12:59:19     52s]         Max accepted move=0.000um, total accepted move=0.000um
[05/29 12:59:19     52s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/29 12:59:19     52s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]         sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/29 12:59:19     52s]         Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/29 12:59:19     52s]         Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/29 12:59:19     52s]         skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       Skew group summary after 'Wire Reduction extra effort':
[05/29 12:59:19     52s]         skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Optimizing orientation...
[05/29 12:59:19     52s]     FlipOpt...
[05/29 12:59:19     52s]     Optimizing orientation on clock cells...
[05/29 12:59:19     52s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[05/29 12:59:19     52s]     Optimizing orientation on clock cells done.
[05/29 12:59:19     52s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]     Clock DAG stats after 'Wire Opt OverFix':
[05/29 12:59:19     52s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     52s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     52s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     52s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     52s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     52s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/29 12:59:19     52s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     52s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/29 12:59:19     52s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     52s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     52s]     Skew group summary after 'Wire Opt OverFix':
[05/29 12:59:19     52s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     52s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     52s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/29 12:59:19     52s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Updating netlist...
[05/29 12:59:19     52s]   Reset timing graph...
[05/29 12:59:19     52s] Ignoring AAE DB Resetting ...
[05/29 12:59:19     52s]   Reset timing graph done.
[05/29 12:59:19     52s]   Setting non-default rules before calling refine place.
[05/29 12:59:19     52s]   ClockRefiner...
[05/29 12:59:19     52s] Assigned high priority to 0 cells.
[05/29 12:59:19     52s]   Performing Clock Only Refine Place.
[05/29 12:59:19     52s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/29 12:59:19     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1055.6M
[05/29 12:59:19     52s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:       Starting CMU at level 4, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:1055.6M
[05/29 12:59:19     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1055.6M
[05/29 12:59:19     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.9
[05/29 12:59:19     52s] OPERPROF: Starting RefinePlace at level 1, MEM:1055.6M
[05/29 12:59:19     52s] *** Starting refinePlace (0:00:53.0 mem=1055.6M) ***
[05/29 12:59:19     52s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:19     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1055.6M
[05/29 12:59:19     52s] Starting refinePlace ...
[05/29 12:59:19     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:19     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:19     52s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:19     52s]   maximum (X+Y) =         0.00 um
[05/29 12:59:19     52s]   mean    (X+Y) =         0.00 um
[05/29 12:59:19     52s] Summary Report:
[05/29 12:59:19     52s] Instances move: 0 (out of 766 movable)
[05/29 12:59:19     52s] Instances flipped: 0
[05/29 12:59:19     52s] Mean displacement: 0.00 um
[05/29 12:59:19     52s] Max displacement: 0.00 um 
[05/29 12:59:19     52s] Total instances moved : 0
[05/29 12:59:19     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1055.6M
[05/29 12:59:19     52s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:19     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:19     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:53.0 - 0:00:53.0).
[05/29 12:59:19     52s] *** Finished refinePlace (0:00:53.0 mem=1055.6M) ***
[05/29 12:59:19     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.9
[05/29 12:59:19     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.004, MEM:1055.6M
[05/29 12:59:19     52s]   Moved 0, flipped 0 and cell swapped 0 of 145 clock instance(s) during refinement.
[05/29 12:59:19     52s]   The largest move was 0 microns for .
[05/29 12:59:19     52s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/29 12:59:19     52s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/29 12:59:19     52s] Moved 0 and flipped 0 of 145 clock sinks during refinement.
[05/29 12:59:19     52s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/29 12:59:19     52s] Revert refine place priority changes on 0 cells.
[05/29 12:59:19     52s]   ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     52s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:19     52s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:19     52s]   CCOpt::Phase::eGRPC...
[05/29 12:59:19     52s]   eGR Post Conditioning loop iteration 0...
[05/29 12:59:19     52s]     Clock implementation routing...
[05/29 12:59:19     52s]       Leaving CCOpt scope - Routing Tools...
[05/29 12:59:19     52s] Net route status summary:
[05/29 12:59:19     52s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     52s]       Routing using eGR only...
[05/29 12:59:19     52s]         Early Global Route - eGR->NR step...
[05/29 12:59:19     52s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[05/29 12:59:19     53s] (ccopt eGR): Start to route 1 all nets
[05/29 12:59:19     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Reading DB...
[05/29 12:59:19     53s] (I)       Read data from FE... (mem=1055.6M)
[05/29 12:59:19     53s] (I)       Read nodes and places... (mem=1055.6M)
[05/29 12:59:19     53s] (I)       Done Read nodes and places (cpu=0.000s, mem=1055.6M)
[05/29 12:59:19     53s] (I)       Read nets... (mem=1055.6M)
[05/29 12:59:19     53s] (I)       Done Read nets (cpu=0.000s, mem=1055.6M)
[05/29 12:59:19     53s] (I)       Done Read data from FE (cpu=0.000s, mem=1055.6M)
[05/29 12:59:19     53s] (I)       before initializing RouteDB syMemory usage = 1055.6 MB
[05/29 12:59:19     53s] (I)       Clean congestion better: true
[05/29 12:59:19     53s] (I)       Esitmate more vias caused by DPT layer: true
[05/29 12:59:19     53s] (I)       Clean congestion layer assignment rounds: 5
[05/29 12:59:19     53s] (I)       Layer constraints as soft constraints: true
[05/29 12:59:19     53s] (I)       Top layer constraints as soft constriants: true
[05/29 12:59:19     53s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)       Honor MSV route constraint: false
[05/29 12:59:19     53s] (I)       Maximum routing layer  : 3
[05/29 12:59:19     53s] (I)       Minimum routing layer  : 2
[05/29 12:59:19     53s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:19     53s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:19     53s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:19     53s] (I)       Reverse direction      : 
[05/29 12:59:19     53s] (I)       Honor partition pin guides: true
[05/29 12:59:19     53s] (I)       Only route the nets which are selected in the DB: true
[05/29 12:59:19     53s] (I)       Route secondary PG pins: false
[05/29 12:59:19     53s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)       Reduce via during track assignment: true
[05/29 12:59:19     53s] (I)       ssAwareRouting         : true
[05/29 12:59:19     53s] (I)       Improve tree edge sharing to reduce wirelength: true
[05/29 12:59:19     53s] (I)       Improve the accuracy of via estimation during 2D routing: true
[05/29 12:59:19     53s] (I)       Refine initial Steiner tree to reduce wirelength: true
[05/29 12:59:19     53s] (I)       Build spine tree       : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : 2
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfpawZcb.trunk.1
[05/29 12:59:19     53s] (I)                              : SUBTREE
[05/29 12:59:19     53s] (I)                              : 10000
[05/29 12:59:19     53s] (I)       Special modeling for N7: 0
[05/29 12:59:19     53s] (I)       N3 special modeling    : 0
[05/29 12:59:19     53s] (I)       Special modeling for N5 v3: 0
[05/29 12:59:19     53s] (I)       Special settings for S5 designs: 0
[05/29 12:59:19     53s] (I)       Special settings for S7 designs: 0
[05/29 12:59:19     53s] (I)                              : 8
[05/29 12:59:19     53s] (I)                              : 10
[05/29 12:59:19     53s] (I)                              : 0.30
[05/29 12:59:19     53s] (I)                              : 10.00
[05/29 12:59:19     53s] (I)                              : 6
[05/29 12:59:19     53s] (I)                              : 1.00
[05/29 12:59:19     53s] (I)                              : 1.00
[05/29 12:59:19     53s] (I)       source-to-sink ratio   : 0.30
[05/29 12:59:19     53s] (I)                              : 3.00
[05/29 12:59:19     53s] (I)                              : 1.25
[05/29 12:59:19     53s] (I)                              : 0.50
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)       Apply PRL on PG terms  : true
[05/29 12:59:19     53s] (I)       Apply PRL on obs objects: true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : true
[05/29 12:59:19     53s] (I)                              : L2:4 L3:2.5
[05/29 12:59:19     53s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:19     53s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     53s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     53s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:19     53s] (I)       Forbid layer relax to DPT layers: true
[05/29 12:59:19     53s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:19     53s] (I)       build grid graph
[05/29 12:59:19     53s] (I)       build grid graph start
[05/29 12:59:19     53s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:19     53s] [NR-eGR] M1 has no routable track
[05/29 12:59:19     53s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:19     53s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:19     53s] (I)       build grid graph end
[05/29 12:59:19     53s] (I)       ===========================================================================
[05/29 12:59:19     53s] (I)       == Report All Rule Vias ==
[05/29 12:59:19     53s] (I)       ===========================================================================
[05/29 12:59:19     53s] (I)        Via Rule : (Default)
[05/29 12:59:19     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:19     53s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:19     53s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:19     53s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:19     53s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:19     53s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:19     53s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:19     53s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:19     53s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:19     53s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:19     53s] (I)       ===========================================================================
[05/29 12:59:19     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:19     53s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:19     53s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:19     53s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:19     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:19     53s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:19     53s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:19     53s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:19     53s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:19     53s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:19     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:59:19     53s] (I)       readDataFromPlaceDB
[05/29 12:59:19     53s] (I)       Read net information..
[05/29 12:59:19     53s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=784
[05/29 12:59:19     53s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] [NR-eGR] Connected 0 must-join pins/ports
[05/29 12:59:19     53s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:19     53s] (I)       Start initializing grid graph
[05/29 12:59:19     53s] (I)       End initializing grid graph
[05/29 12:59:19     53s] (I)       Model blockages into capacity
[05/29 12:59:19     53s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:59:19     53s] (I)       Started Modeling ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Modeling Layer 1 ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Modeling Layer 2 ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:59:19     53s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Modeling Layer 3 ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:59:19     53s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Moved 0 terms for better access 
[05/29 12:59:19     53s] (I)       Number of ignored nets = 0
[05/29 12:59:19     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:19     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:19     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:19     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:19     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:59:19     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.6 MB
[05/29 12:59:19     53s] (I)       Ndr track 0 does not exist
[05/29 12:59:19     53s] (I)       Layer1  viaCost=200.00
[05/29 12:59:19     53s] (I)       Layer2  viaCost=100.00
[05/29 12:59:19     53s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:19     53s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:19     53s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:19     53s] (I)       Site width          :   400  (dbu)
[05/29 12:59:19     53s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:19     53s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:19     53s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:19     53s] (I)       Grid                :    71    20     3
[05/29 12:59:19     53s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:19     53s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:19     53s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:19     53s] (I)       Default wire width  :   160   200   200
[05/29 12:59:19     53s] (I)       Default wire space  :   160   200   200
[05/29 12:59:19     53s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:19     53s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:19     53s] (I)       First track coord   :     0   200   200
[05/29 12:59:19     53s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:19     53s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:19     53s] (I)       Num of masks        :     1     1     1
[05/29 12:59:19     53s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:19     53s] (I)       --------------------------------------------------------
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:19     53s] [NR-eGR] Rule id: 0  Nets: 1 
[05/29 12:59:19     53s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:19     53s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:19     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:19     53s] [NR-eGR] ========================================
[05/29 12:59:19     53s] [NR-eGR] 
[05/29 12:59:19     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:19     53s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:19     53s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:19     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.6 MB
[05/29 12:59:19     53s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Global Routing ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       ============= Initialization =============
[05/29 12:59:19     53s] (I)       totalPins=146  totalGlobalPin=146 (100.00%)
[05/29 12:59:19     53s] (I)       Started Build MST ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Generate topology with single threads
[05/29 12:59:19     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:19     53s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[05/29 12:59:19     53s] (I)       ============  Phase 1a Route ============
[05/29 12:59:19     53s] (I)       Started Phase 1a ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       ============  Phase 1b Route ============
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:19     53s] (I)       ============  Phase 1c Route ============
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       ============  Phase 1d Route ============
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       ============  Phase 1e Route ============
[05/29 12:59:19     53s] (I)       Started Phase 1e ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:19     53s] [NR-eGR] 
[05/29 12:59:19     53s] (I)       ============  Phase 1f Route ============
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       ============  Phase 1g Route ============
[05/29 12:59:19     53s] (I)       Started Post Routing ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:19     53s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       
[05/29 12:59:19     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:19     53s] [NR-eGR]                        OverCon            
[05/29 12:59:19     53s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:19     53s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:19     53s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     53s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     53s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     53s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     53s] [NR-eGR] ----------------------------------------------
[05/29 12:59:19     53s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:19     53s] [NR-eGR] 
[05/29 12:59:19     53s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:19     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:19     53s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:19     53s] (I)       ============= track Assignment ============
[05/29 12:59:19     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Started Greedy Track Assignment ( Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:19     53s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] (I)       Run single-thread track assignment
[05/29 12:59:19     53s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     53s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2230
[05/29 12:59:19     53s] [NR-eGR]     M2  (2V) length: 4.686800e+03um, number of vias: 2819
[05/29 12:59:19     53s] [NR-eGR]     M3  (3H) length: 8.980000e+03um, number of vias: 0
[05/29 12:59:19     53s] [NR-eGR] Total length: 1.366680e+04um, number of vias: 5049
[05/29 12:59:19     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     53s] [NR-eGR] Total eGR-routed clock nets wire length: 1.055600e+03um 
[05/29 12:59:19     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     53s] [NR-eGR] Report for selected net(s) only.
[05/29 12:59:19     53s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 145
[05/29 12:59:19     53s] [NR-eGR]     M2  (2V) length: 5.112000e+02um, number of vias: 205
[05/29 12:59:19     53s] [NR-eGR]     M3  (3H) length: 5.444000e+02um, number of vias: 0
[05/29 12:59:19     53s] [NR-eGR] Total length: 1.055600e+03um, number of vias: 350
[05/29 12:59:19     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     53s] [NR-eGR] Total routed clock nets wire length: 1.055600e+03um, number of vias: 350
[05/29 12:59:19     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:19     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:19     53s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfpawZcb
[05/29 12:59:19     53s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:19     53s] Set FIXED routing status on 1 net(s)
[05/29 12:59:19     53s]       Routing using eGR only done.
[05/29 12:59:19     53s] Net route status summary:
[05/29 12:59:19     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     53s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] CCOPT: Done with clock implementation routing.
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:19     53s]     Clock implementation routing done.
[05/29 12:59:19     53s]     Leaving CCOpt scope - extractRC...
[05/29 12:59:19     53s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/29 12:59:19     53s] Extraction called for design 'mult8x8' of instances=766 and nets=787 using extraction engine 'preRoute' .
[05/29 12:59:19     53s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:19     53s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:19     53s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:19     53s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:19     53s] RCMode: PreRoute
[05/29 12:59:19     53s]       RC Corner Indexes            0   
[05/29 12:59:19     53s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:19     53s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:19     53s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:19     53s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:19     53s] Shrink Factor                : 1.00000
[05/29 12:59:19     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:19     53s] LayerId::1 widthSet size::1
[05/29 12:59:19     53s] LayerId::2 widthSet size::1
[05/29 12:59:19     53s] LayerId::3 widthSet size::1
[05/29 12:59:19     53s] LayerId::4 widthSet size::1
[05/29 12:59:19     53s] LayerId::5 widthSet size::1
[05/29 12:59:19     53s] LayerId::6 widthSet size::1
[05/29 12:59:19     53s] LayerId::7 widthSet size::1
[05/29 12:59:19     53s] LayerId::8 widthSet size::1
[05/29 12:59:19     53s] Updating RC grid for preRoute extraction ...
[05/29 12:59:19     53s] Initializing multi-corner resistance tables ...
[05/29 12:59:19     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1055.578M)
[05/29 12:59:19     53s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/29 12:59:19     53s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:19     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.6M
[05/29 12:59:19     53s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1055.6M
[05/29 12:59:19     53s] OPERPROF:     Starting CMU at level 3, MEM:1055.6M
[05/29 12:59:19     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:19     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1055.6M
[05/29 12:59:19     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB).
[05/29 12:59:19     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1055.6M
[05/29 12:59:19     53s]     Calling post conditioning for eGRPC...
[05/29 12:59:19     53s]       eGRPC...
[05/29 12:59:19     53s]         eGRPC active optimizations:
[05/29 12:59:19     53s]          - Move Down
[05/29 12:59:19     53s]          - Downsizing before DRV sizing
[05/29 12:59:19     53s]          - DRV fixing with cell sizing
[05/29 12:59:19     53s]          - Move to fanout
[05/29 12:59:19     53s]          - Cloning
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         Currently running CTS, using active skew data
[05/29 12:59:19     53s]         Reset bufferability constraints...
[05/29 12:59:19     53s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/29 12:59:19     53s]         Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:19     53s]         Rebuilding timing graph...
[05/29 12:59:19     53s]         Rebuilding timing graph done.
[05/29 12:59:19     53s] End AAE Lib Interpolated Model. (MEM=1069.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:19     53s]         Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Clock DAG stats eGRPC initial state:
[05/29 12:59:19     53s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]         Clock DAG net violations eGRPC initial state:
[05/29 12:59:19     53s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     53s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/29 12:59:19     53s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     53s]         Primary reporting skew groups eGRPC initial state:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]         Skew group summary eGRPC initial state:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]         Moving buffers...
[05/29 12:59:19     53s]         Violation analysis...
[05/29 12:59:19     53s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Clock DAG stats eGRPC after moving buffers:
[05/29 12:59:19     53s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]         Clock DAG net violations eGRPC after moving buffers:
[05/29 12:59:19     53s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     53s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/29 12:59:19     53s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     53s]         Primary reporting skew groups eGRPC after moving buffers:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]         Skew group summary eGRPC after moving buffers:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Initial Pass of Downsizing Clock Tree Cells...
[05/29 12:59:19     53s]         Artificially removing long paths...
[05/29 12:59:19     53s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/29 12:59:19     53s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Modifying slew-target multiplier from 1 to 0.9
[05/29 12:59:19     53s]         Downsizing prefiltering...
[05/29 12:59:19     53s]         Downsizing prefiltering done.
[05/29 12:59:19     53s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     53s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/29 12:59:19     53s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[05/29 12:59:19     53s]         Reverting slew-target multiplier from 0.9 to 1
[05/29 12:59:19     53s]         Clock DAG stats eGRPC after downsizing:
[05/29 12:59:19     53s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]         Clock DAG net violations eGRPC after downsizing:
[05/29 12:59:19     53s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     53s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/29 12:59:19     53s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     53s]         Primary reporting skew groups eGRPC after downsizing:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]         Skew group summary eGRPC after downsizing:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Fixing DRVs...
[05/29 12:59:19     53s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:19     53s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         PRO Statistics: Fix DRVs (cell sizing):
[05/29 12:59:19     53s]         =======================================
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         Cell changes by Net Type:
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         -------------------------------------------------------------------------------------------------
[05/29 12:59:19     53s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/29 12:59:19     53s]         -------------------------------------------------------------------------------------------------
[05/29 12:59:19     53s]         top                0            0           0            0                    0                0
[05/29 12:59:19     53s]         trunk              0            0           0            0                    0                0
[05/29 12:59:19     53s]         leaf               0            0           0            0                    0                0
[05/29 12:59:19     53s]         -------------------------------------------------------------------------------------------------
[05/29 12:59:19     53s]         Total              0            0           0            0                    0                0
[05/29 12:59:19     53s]         -------------------------------------------------------------------------------------------------
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/29 12:59:19     53s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/29 12:59:19     53s]         
[05/29 12:59:19     53s]         Clock DAG stats eGRPC after DRV fixing:
[05/29 12:59:19     53s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]         Clock DAG net violations eGRPC after DRV fixing:
[05/29 12:59:19     53s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     53s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/29 12:59:19     53s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     53s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]         Skew group summary eGRPC after DRV fixing:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] Slew Diagnostics: After DRV fixing
[05/29 12:59:19     53s] ==================================
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] Global Causes:
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] -------------------------------------
[05/29 12:59:19     53s] Cause
[05/29 12:59:19     53s] -------------------------------------
[05/29 12:59:19     53s] DRV fixing with buffering is disabled
[05/29 12:59:19     53s] -------------------------------------
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] Top 5 overslews:
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] ---------------------------------
[05/29 12:59:19     53s] Overslew    Causes    Driving Pin
[05/29 12:59:19     53s] ---------------------------------
[05/29 12:59:19     53s]   (empty table)
[05/29 12:59:19     53s] ---------------------------------
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s] Cause    Occurences
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s]   (empty table)
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] Violation diagnostics counts from the 0 nodes that have violations:
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s] Cause    Occurences
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s]   (empty table)
[05/29 12:59:19     53s] -------------------
[05/29 12:59:19     53s] 
[05/29 12:59:19     53s]         Reconnecting optimized routes...
[05/29 12:59:19     53s]         Reset timing graph...
[05/29 12:59:19     53s] Ignoring AAE DB Resetting ...
[05/29 12:59:19     53s]         Reset timing graph done.
[05/29 12:59:19     53s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s]         Violation analysis...
[05/29 12:59:19     53s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:19     53s] Clock instances to consider for cloning: 0
[05/29 12:59:19     53s]         Reset timing graph...
[05/29 12:59:19     53s] Ignoring AAE DB Resetting ...
[05/29 12:59:19     53s]         Reset timing graph done.
[05/29 12:59:19     53s]         Set dirty flag on 0 insts, 0 nets
[05/29 12:59:19     53s]         Clock DAG stats before routing clock trees:
[05/29 12:59:19     53s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:19     53s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:19     53s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:19     53s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:19     53s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:19     53s]         Clock DAG net violations before routing clock trees:
[05/29 12:59:19     53s]           Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:19     53s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/29 12:59:19     53s]           Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:19     53s]         Primary reporting skew groups before routing clock trees:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:19     53s]         Skew group summary before routing clock trees:
[05/29 12:59:19     53s]           skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:19     53s]       eGRPC done.
[05/29 12:59:19     53s]     Calling post conditioning for eGRPC done.
[05/29 12:59:19     53s]   eGR Post Conditioning loop iteration 0 done.
[05/29 12:59:19     53s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/29 12:59:19     53s]   ClockRefiner...
[05/29 12:59:19     53s] Assigned high priority to 0 cells.
[05/29 12:59:19     53s]   Performing Single Pass Refine Place.
[05/29 12:59:19     53s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/29 12:59:19     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1055.6M
[05/29 12:59:19     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1055.6M
[05/29 12:59:19     53s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:19     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:       Starting CMU at level 4, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1055.6M
[05/29 12:59:20     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1055.6MB).
[05/29 12:59:20     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:1055.6M
[05/29 12:59:20     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.10
[05/29 12:59:20     53s] OPERPROF: Starting RefinePlace at level 1, MEM:1055.6M
[05/29 12:59:20     53s] *** Starting refinePlace (0:00:53.2 mem=1055.6M) ***
[05/29 12:59:20     53s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:20     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:20     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1055.6M
[05/29 12:59:20     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1055.6M
[05/29 12:59:20     53s] Starting refinePlace ...
[05/29 12:59:20     53s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:20     53s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:59:20     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:53.2 - 0:00:53.2).
[05/29 12:59:20     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:20     53s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:20     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:20     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:53.2 - 0:00:53.2).
[05/29 12:59:20     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:20     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:20     53s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:20     53s]   maximum (X+Y) =         0.00 um
[05/29 12:59:20     53s]   mean    (X+Y) =         0.00 um
[05/29 12:59:20     53s] Summary Report:
[05/29 12:59:20     53s] Instances move: 0 (out of 766 movable)
[05/29 12:59:20     53s] Instances flipped: 0
[05/29 12:59:20     53s] Mean displacement: 0.00 um
[05/29 12:59:20     53s] Max displacement: 0.00 um 
[05/29 12:59:20     53s] Total instances moved : 0
[05/29 12:59:20     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.017, MEM:1055.6M
[05/29 12:59:20     53s] Total net bbox length = 1.234e+04 (8.533e+03 3.807e+03) (ext = 5.992e+02)
[05/29 12:59:20     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.6MB
[05/29 12:59:20     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1055.6MB) @(0:00:53.2 - 0:00:53.2).
[05/29 12:59:20     53s] *** Finished refinePlace (0:00:53.2 mem=1055.6M) ***
[05/29 12:59:20     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.10
[05/29 12:59:20     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.023, MEM:1055.6M
[05/29 12:59:20     53s]   Moved 0, flipped 0 and cell swapped 0 of 145 clock instance(s) during refinement.
[05/29 12:59:20     53s]   The largest move was 0 microns for .
[05/29 12:59:20     53s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/29 12:59:20     53s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/29 12:59:20     53s] Moved 0 and flipped 0 of 145 clock sinks during refinement.
[05/29 12:59:20     53s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/29 12:59:20     53s] Revert refine place priority changes on 0 cells.
[05/29 12:59:20     53s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:20     53s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/29 12:59:20     53s]   CCOpt::Phase::Routing...
[05/29 12:59:20     53s]   Clock implementation routing...
[05/29 12:59:20     53s]     Leaving CCOpt scope - Routing Tools...
[05/29 12:59:20     53s] Net route status summary:
[05/29 12:59:20     53s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:20     53s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:20     53s]     Routing using eGR in eGR->NR Step...
[05/29 12:59:20     53s]       Early Global Route - eGR->NR step...
[05/29 12:59:20     53s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[05/29 12:59:20     53s] (ccopt eGR): Start to route 1 all nets
[05/29 12:59:20     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Loading and Dumping File ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Reading DB...
[05/29 12:59:20     53s] (I)       Read data from FE... (mem=1055.6M)
[05/29 12:59:20     53s] (I)       Read nodes and places... (mem=1055.6M)
[05/29 12:59:20     53s] (I)       Done Read nodes and places (cpu=0.000s, mem=1055.6M)
[05/29 12:59:20     53s] (I)       Read nets... (mem=1055.6M)
[05/29 12:59:20     53s] (I)       Done Read nets (cpu=0.000s, mem=1055.6M)
[05/29 12:59:20     53s] (I)       Done Read data from FE (cpu=0.000s, mem=1055.6M)
[05/29 12:59:20     53s] (I)       before initializing RouteDB syMemory usage = 1055.6 MB
[05/29 12:59:20     53s] (I)       Clean congestion better: true
[05/29 12:59:20     53s] (I)       Esitmate more vias caused by DPT layer: true
[05/29 12:59:20     53s] (I)       Clean congestion layer assignment rounds: 5
[05/29 12:59:20     53s] (I)       Layer constraints as soft constraints: true
[05/29 12:59:20     53s] (I)       Top layer constraints as soft constriants: true
[05/29 12:59:20     53s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)       Honor MSV route constraint: false
[05/29 12:59:20     53s] (I)       Maximum routing layer  : 3
[05/29 12:59:20     53s] (I)       Minimum routing layer  : 2
[05/29 12:59:20     53s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:20     53s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:20     53s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:20     53s] (I)       Reverse direction      : 
[05/29 12:59:20     53s] (I)       Honor partition pin guides: true
[05/29 12:59:20     53s] (I)       Only route the nets which are selected in the DB: true
[05/29 12:59:20     53s] (I)       Route secondary PG pins: false
[05/29 12:59:20     53s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)       Reduce via during track assignment: true
[05/29 12:59:20     53s] (I)       ssAwareRouting         : true
[05/29 12:59:20     53s] (I)       Improve tree edge sharing to reduce wirelength: true
[05/29 12:59:20     53s] (I)       Improve the accuracy of via estimation during 2D routing: true
[05/29 12:59:20     53s] (I)       Refine initial Steiner tree to reduce wirelength: true
[05/29 12:59:20     53s] (I)       Build spine tree       : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : 2
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfFm5x7C.trunk.1
[05/29 12:59:20     53s] (I)                              : SUBTREE
[05/29 12:59:20     53s] (I)                              : 10000
[05/29 12:59:20     53s] (I)       Special modeling for N7: 0
[05/29 12:59:20     53s] (I)       N3 special modeling    : 0
[05/29 12:59:20     53s] (I)       Special modeling for N5 v3: 0
[05/29 12:59:20     53s] (I)       Special settings for S5 designs: 0
[05/29 12:59:20     53s] (I)       Special settings for S7 designs: 0
[05/29 12:59:20     53s] (I)                              : 8
[05/29 12:59:20     53s] (I)                              : 10
[05/29 12:59:20     53s] (I)                              : 0.30
[05/29 12:59:20     53s] (I)                              : 10.00
[05/29 12:59:20     53s] (I)                              : 6
[05/29 12:59:20     53s] (I)                              : 1.00
[05/29 12:59:20     53s] (I)                              : 1.00
[05/29 12:59:20     53s] (I)       source-to-sink ratio   : 0.30
[05/29 12:59:20     53s] (I)                              : 3.00
[05/29 12:59:20     53s] (I)                              : 1.25
[05/29 12:59:20     53s] (I)                              : 0.50
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)       Apply PRL on PG terms  : true
[05/29 12:59:20     53s] (I)       Apply PRL on obs objects: true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : true
[05/29 12:59:20     53s] (I)                              : L2:4 L3:2.5
[05/29 12:59:20     53s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:20     53s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:20     53s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:20     53s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:20     53s] (I)       Forbid layer relax to DPT layers: true
[05/29 12:59:20     53s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:20     53s] (I)       build grid graph
[05/29 12:59:20     53s] (I)       build grid graph start
[05/29 12:59:20     53s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:20     53s] [NR-eGR] M1 has no routable track
[05/29 12:59:20     53s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:20     53s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:20     53s] (I)       build grid graph end
[05/29 12:59:20     53s] (I)       ===========================================================================
[05/29 12:59:20     53s] (I)       == Report All Rule Vias ==
[05/29 12:59:20     53s] (I)       ===========================================================================
[05/29 12:59:20     53s] (I)        Via Rule : (Default)
[05/29 12:59:20     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:20     53s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:20     53s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[05/29 12:59:20     53s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:20     53s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:20     53s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[05/29 12:59:20     53s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[05/29 12:59:20     53s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:20     53s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[05/29 12:59:20     53s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:20     53s] (I)       ===========================================================================
[05/29 12:59:20     53s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:20     53s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:20     53s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:20     53s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:20     53s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:20     53s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:20     53s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:20     53s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:20     53s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:20     53s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:20     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 12:59:20     53s] (I)       readDataFromPlaceDB
[05/29 12:59:20     53s] (I)       Read net information..
[05/29 12:59:20     53s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=784
[05/29 12:59:20     53s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] [NR-eGR] Connected 0 must-join pins/ports
[05/29 12:59:20     53s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:20     53s] (I)       Start initializing grid graph
[05/29 12:59:20     53s] (I)       End initializing grid graph
[05/29 12:59:20     53s] (I)       Model blockages into capacity
[05/29 12:59:20     53s] (I)       Read Num Blocks=56  Num Prerouted Wires=0  Num CS=0
[05/29 12:59:20     53s] (I)       Started Modeling ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Modeling Layer 1 ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Modeling Layer 2 ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 0
[05/29 12:59:20     53s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Modeling Layer 3 ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[05/29 12:59:20     53s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Moved 0 terms for better access 
[05/29 12:59:20     53s] (I)       Number of ignored nets = 0
[05/29 12:59:20     53s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:20     53s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:20     53s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:20     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:20     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 12:59:20     53s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.6 MB
[05/29 12:59:20     53s] (I)       Ndr track 0 does not exist
[05/29 12:59:20     53s] (I)       Layer1  viaCost=200.00
[05/29 12:59:20     53s] (I)       Layer2  viaCost=100.00
[05/29 12:59:20     53s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:20     53s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:20     53s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:20     53s] (I)       Site width          :   400  (dbu)
[05/29 12:59:20     53s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:20     53s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:20     53s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:20     53s] (I)       Grid                :    71    20     3
[05/29 12:59:20     53s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:20     53s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:20     53s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:20     53s] (I)       Default wire width  :   160   200   200
[05/29 12:59:20     53s] (I)       Default wire space  :   160   200   200
[05/29 12:59:20     53s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:20     53s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:20     53s] (I)       First track coord   :     0   200   200
[05/29 12:59:20     53s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:20     53s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:20     53s] (I)       Num of masks        :     1     1     1
[05/29 12:59:20     53s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:20     53s] (I)       --------------------------------------------------------
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:20     53s] [NR-eGR] Rule id: 0  Nets: 1 
[05/29 12:59:20     53s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:20     53s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:20     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:20     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:20     53s] [NR-eGR] ========================================
[05/29 12:59:20     53s] [NR-eGR] 
[05/29 12:59:20     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:20     53s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:20     53s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:20     53s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.6 MB
[05/29 12:59:20     53s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Global Routing ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       ============= Initialization =============
[05/29 12:59:20     53s] (I)       totalPins=146  totalGlobalPin=146 (100.00%)
[05/29 12:59:20     53s] (I)       Started Build MST ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Generate topology with single threads
[05/29 12:59:20     53s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:20     53s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[05/29 12:59:20     53s] (I)       ============  Phase 1a Route ============
[05/29 12:59:20     53s] (I)       Started Phase 1a ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       ============  Phase 1b Route ============
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:20     53s] (I)       ============  Phase 1c Route ============
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       ============  Phase 1d Route ============
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       ============  Phase 1e Route ============
[05/29 12:59:20     53s] (I)       Started Phase 1e ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.011600e+03um
[05/29 12:59:20     53s] [NR-eGR] 
[05/29 12:59:20     53s] (I)       ============  Phase 1f Route ============
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       ============  Phase 1g Route ============
[05/29 12:59:20     53s] (I)       Started Post Routing ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Usage: 281 = (142 H, 139 V) = (1.38% H, 1.14% V) = (5.112e+02um H, 5.004e+02um V)
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:20     53s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       
[05/29 12:59:20     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:20     53s] [NR-eGR]                        OverCon            
[05/29 12:59:20     53s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:20     53s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:20     53s] [NR-eGR] ----------------------------------------------
[05/29 12:59:20     53s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:20     53s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:20     53s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:20     53s] [NR-eGR] ----------------------------------------------
[05/29 12:59:20     53s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:20     53s] [NR-eGR] 
[05/29 12:59:20     53s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:20     53s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:20     53s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:20     53s] (I)       ============= track Assignment ============
[05/29 12:59:20     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Started Greedy Track Assignment ( Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:20     53s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] (I)       Run single-thread track assignment
[05/29 12:59:20     53s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:20     53s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2230
[05/29 12:59:20     53s] [NR-eGR]     M2  (2V) length: 4.686800e+03um, number of vias: 2819
[05/29 12:59:20     53s] [NR-eGR]     M3  (3H) length: 8.980000e+03um, number of vias: 0
[05/29 12:59:20     53s] [NR-eGR] Total length: 1.366680e+04um, number of vias: 5049
[05/29 12:59:20     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:20     53s] [NR-eGR] Total eGR-routed clock nets wire length: 1.055600e+03um 
[05/29 12:59:20     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:20     53s] [NR-eGR] Report for selected net(s) only.
[05/29 12:59:20     53s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 145
[05/29 12:59:20     53s] [NR-eGR]     M2  (2V) length: 5.112000e+02um, number of vias: 205
[05/29 12:59:20     53s] [NR-eGR]     M3  (3H) length: 5.444000e+02um, number of vias: 0
[05/29 12:59:20     53s] [NR-eGR] Total length: 1.055600e+03um, number of vias: 350
[05/29 12:59:20     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:20     53s] [NR-eGR] Total routed clock nets wire length: 1.055600e+03um, number of vias: 350
[05/29 12:59:20     53s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:20     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1055.58 MB )
[05/29 12:59:20     53s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/.rgfFm5x7C
[05/29 12:59:20     53s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:20     53s]     Routing using eGR in eGR->NR Step done.
[05/29 12:59:20     53s]     Routing using NR in eGR->NR Step...
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/29 12:59:20     53s]   All net are default rule.
[05/29 12:59:20     53s]   Removed pre-existing routes for 1 nets.
[05/29 12:59:20     53s]   Preferred NanoRoute mode settings: Current
[05/29 12:59:20     53s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/29 12:59:20     53s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/29 12:59:20     53s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/29 12:59:20     53s]       Clock detailed routing...
[05/29 12:59:20     53s]         NanoRoute...
[05/29 12:59:20     53s] % Begin globalDetailRoute (date=05/29 12:59:20, mem=794.6M)
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] globalDetailRoute
[05/29 12:59:20     53s] 
[05/29 12:59:20     53s] #setNanoRouteMode -drouteAutoStop false
[05/29 12:59:20     53s] #setNanoRouteMode -drouteEndIteration 20
[05/29 12:59:20     53s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/29 12:59:20     53s] #setNanoRouteMode -routeSelectedNetOnly true
[05/29 12:59:20     53s] #setNanoRouteMode -routeWithEco true
[05/29 12:59:20     53s] #setNanoRouteMode -routeWithSiDriven false
[05/29 12:59:20     53s] #setNanoRouteMode -routeWithTimingDriven false
[05/29 12:59:20     53s] #Start globalDetailRoute on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/29 12:59:20     53s] ### Net info: total nets: 787
[05/29 12:59:20     53s] ### Net info: dirty nets: 1
[05/29 12:59:20     53s] ### Net info: marked as disconnected nets: 0
[05/29 12:59:20     53s] #num needed restored net=0
[05/29 12:59:20     53s] #need_extraction net=0 (total=787)
[05/29 12:59:20     53s] ### Net info: fully routed nets: 0
[05/29 12:59:20     53s] ### Net info: trivial (< 2 pins) nets: 1
[05/29 12:59:20     53s] ### Net info: unrouted nets: 786
[05/29 12:59:20     53s] ### Net info: re-extraction nets: 0
[05/29 12:59:20     53s] ### Net info: selected nets: 1
[05/29 12:59:20     53s] ### Net info: ignored nets: 0
[05/29 12:59:20     53s] ### Net info: skip routing nets: 0
[05/29 12:59:20     53s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[05/29 12:59:20     53s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[05/29 12:59:20     53s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[05/29 12:59:20     53s] #RTESIG:78da8d91c14e843010863dfb1493ee1e307161a694965e35ee510d71bd92351642044aa0
[05/29 12:59:20     53s] #       107d7bab5e91ee5ce7cb377ffed9ed5f1f0a60a463c2c380c84b82c782340aca0f24459a
[05/29 12:59:20     53s] #       902efdea74c7ae77fba7e717e21aaa733b1988deac6d6f619ecc089371aee9eb9b3f8613
[05/29 12:59:20     53s] #       0147889ade99da8ceb8c12e0c6794b233204e6ec605b5b7f31882637fae52aaa34065369
[05/29 12:59:20     53s] #       e25ee74f7a95e9e76e1d92148a459c2464592cf16720aa5a7b76ff90190fc6229ee30590
[05/29 12:59:20     53s] #       0ed74e296a6089eb86a4e97bbbcc53e94c37944a66e5683aeb8c7feffb875761b9e48e8a
[05/29 12:59:20     53s] #       63128f7575ecb24f75bfdd2fa52a07f61b60ab3d1282802d69402653192c59eaf40226ec
[05/29 12:59:20     53s] #       5128c2c529545bd0d5378ca7f5d3
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Skip comparing routing design signature in db-snapshot flow
[05/29 12:59:20     53s] #RTESIG:78da8d91c14e843010863dfb1493ee1e307161a694965e35ee510d71bd92351642044aa0
[05/29 12:59:20     53s] #       107d7bab5e91ee5ce7cb377ffed9ed5f1f0a60a463c2c380c84b82c782340aca0f24459a
[05/29 12:59:20     53s] #       902efdea74c7ae77fba7e717e21aaa733b1988deac6d6f619ecc089371aee9eb9b3f8613
[05/29 12:59:20     53s] #       0147889ade99da8ceb8c12e0c6794b233204e6ec605b5b7f31882637fae52aaa34065369
[05/29 12:59:20     53s] #       e25ee74f7a95e9e76e1d92148a459c2464592cf16720aa5a7b76ff90190fc6229ee30590
[05/29 12:59:20     53s] #       0ed74e296a6089eb86a4e97bbbcc53e94c37944a66e5683aeb8c7feffb875761b9e48e8a
[05/29 12:59:20     53s] #       63128f7575ecb24f75bfdd2fa52a07f61b60ab3d1282802d69402653192c59eaf40226ec
[05/29 12:59:20     53s] #       5128c2c529545bd0d5378ca7f5d3
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Start routing data preparation on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Minimum voltage of a net in the design = 0.000.
[05/29 12:59:20     53s] #Maximum voltage of a net in the design = 1.200.
[05/29 12:59:20     53s] #Voltage range [0.000 - 1.200] has 785 nets.
[05/29 12:59:20     53s] #Voltage range [0.000 - 0.000] has 1 net.
[05/29 12:59:20     53s] #Voltage range [1.200 - 1.200] has 1 net.
[05/29 12:59:20     53s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/29 12:59:20     53s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:20     53s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:20     53s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:20     53s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:20     53s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/29 12:59:20     53s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/29 12:59:20     53s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/29 12:59:20     53s] #Regenerating Ggrids automatically.
[05/29 12:59:20     53s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.5000.
[05/29 12:59:20     53s] #Using automatically generated G-grids.
[05/29 12:59:20     53s] #Done routing data preparation.
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.53 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #Merging special wires: starts on Fri May 29 12:59:20 2020 with memory = 800.66 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:800.7 MB, peak:849.7 MB
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Connectivity extraction summary:
[05/29 12:59:20     53s] #786 (99.87%) nets are without wires.
[05/29 12:59:20     53s] #1 nets are fixed|skipped|trivial (not extracted).
[05/29 12:59:20     53s] #Total number of nets = 787.
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #reading routing guides ......
[05/29 12:59:20     53s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Finished routing data preparation on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Cpu time = 00:00:00
[05/29 12:59:20     53s] #Elapsed time = 00:00:00
[05/29 12:59:20     53s] #Increased memory = 5.01 (MB)
[05/29 12:59:20     53s] #Total memory = 800.79 (MB)
[05/29 12:59:20     53s] #Peak memory = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Start global routing on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Start global routing initialization on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Number of eco nets is 0
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Start global routing data preparation on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### build_merged_routing_blockage_rect_list starts on Fri May 29 12:59:20 2020 with memory = 800.84 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:800.8 MB, peak:849.7 MB
[05/29 12:59:20     53s] #Start routing resource analysis on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### init_is_bin_blocked starts on Fri May 29 12:59:20 2020 with memory = 800.87 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:800.9 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri May 29 12:59:20 2020 with memory = 801.11 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### adjust_flow_cap starts on Fri May 29 12:59:20 2020 with memory = 801.18 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### adjust_partial_route_blockage starts on Fri May 29 12:59:20 2020 with memory = 801.19 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### set_via_blocked starts on Fri May 29 12:59:20 2020 with memory = 801.19 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### copy_flow starts on Fri May 29 12:59:20 2020 with memory = 801.19 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] #Routing resource analysis is done on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### report_flow_cap starts on Fri May 29 12:59:20 2020 with memory = 801.19 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #  Resource Analysis:
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/29 12:59:20     53s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/29 12:59:20     53s] #  --------------------------------------------------------------
[05/29 12:59:20     53s] #  M1             H         177           0         306    59.15%
[05/29 12:59:20     53s] #  M2             V         610          32         306     0.00%
[05/29 12:59:20     53s] #  M3             H         145          32         306     0.00%
[05/29 12:59:20     53s] #  MQ             V         309           0         306     0.00%
[05/29 12:59:20     53s] #  MG             H          85           0         306     0.00%
[05/29 12:59:20     53s] #  LY             V          53           0         306     0.00%
[05/29 12:59:20     53s] #  E1             H          11           0         306    11.11%
[05/29 12:59:20     53s] #  MA             V          26           0         306    23.53%
[05/29 12:59:20     53s] #  --------------------------------------------------------------
[05/29 12:59:20     53s] #  Total                   1416       2.88%        2448    11.72%
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### analyze_m2_tracks starts on Fri May 29 12:59:20 2020 with memory = 801.19 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### report_initial_resource starts on Fri May 29 12:59:20 2020 with memory = 801.20 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### mark_pg_pins_accessibility starts on Fri May 29 12:59:20 2020 with memory = 801.21 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### set_net_region starts on Fri May 29 12:59:20 2020 with memory = 801.21 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Global routing data preparation is done on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.21 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### prepare_level starts on Fri May 29 12:59:20 2020 with memory = 801.23 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #Routing guide is on.
[05/29 12:59:20     53s] ### init level 1 starts on Fri May 29 12:59:20 2020 with memory = 801.24 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:801.2 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### prepare_level_flow starts on Fri May 29 12:59:20 2020 with memory = 801.28 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:801.3 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:801.3 MB, peak:849.7 MB
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Global routing initialization is done on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.28 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #start global routing iteration 1...
[05/29 12:59:20     53s] ### init_flow_edge starts on Fri May 29 12:59:20 2020 with memory = 801.34 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:801.7 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### measure_qor starts on Fri May 29 12:59:20 2020 with memory = 802.32 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### measure_congestion starts on Fri May 29 12:59:20 2020 with memory = 802.32 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:802.3 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:802.3 MB, peak:849.7 MB
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.32 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #start global routing iteration 2...
[05/29 12:59:20     53s] ### measure_qor starts on Fri May 29 12:59:20 2020 with memory = 802.41 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### measure_congestion starts on Fri May 29 12:59:20 2020 with memory = 802.41 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.41 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### route_end starts on Fri May 29 12:59:20 2020 with memory = 802.41 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[05/29 12:59:20     53s] #Total number of selected nets for routing = 1.
[05/29 12:59:20     53s] #Total number of unselected nets (but routable) for routing = 785 (skipped).
[05/29 12:59:20     53s] #Total number of nets in the design = 787.
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #785 skipped nets do not have any wires.
[05/29 12:59:20     53s] #1 routable net has only global wires.
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Routed net constraints summary:
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #        Rules   Unconstrained  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #      Default               1  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #        Total               1  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Routing constraints summary of the whole design:
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #        Rules   Unconstrained  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #      Default             786  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #        Total             786  
[05/29 12:59:20     53s] #-----------------------------
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### cal_base_flow starts on Fri May 29 12:59:20 2020 with memory = 802.43 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_flow_edge starts on Fri May 29 12:59:20 2020 with memory = 802.43 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### cal_flow starts on Fri May 29 12:59:20 2020 with memory = 802.43 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### report_overcon starts on Fri May 29 12:59:20 2020 with memory = 802.45 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #                 OverCon          
[05/29 12:59:20     53s] #                  #Gcell    %Gcell
[05/29 12:59:20     53s] #     Layer           (1)   OverCon
[05/29 12:59:20     53s] #  --------------------------------
[05/29 12:59:20     53s] #  M1            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  M2            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  M3            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  MQ            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  MG            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  LY            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  E1            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  MA            0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #  --------------------------------
[05/29 12:59:20     53s] #     Total      0(0.00%)   (0.00%)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/29 12:59:20     53s] #  Overflow after GR: 0.00% H + 0.00% V
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:802.4 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### cal_base_flow starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_flow_edge starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### cal_flow starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### export_cong_map starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### PDZT_Export::export_cong_map starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### import_cong_map starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:802.5 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### update starts on Fri May 29 12:59:20 2020 with memory = 802.46 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #Complete Global Routing.
[05/29 12:59:20     53s] #Total wire length = 998 um.
[05/29 12:59:20     53s] #Total half perimeter of net bounding box = 270 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M1 = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M2 = 511 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M3 = 488 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:20     53s] #Total number of vias = 221
[05/29 12:59:20     53s] #Up-Via Summary (total 221):
[05/29 12:59:20     53s] #           
[05/29 12:59:20     53s] #-----------------------
[05/29 12:59:20     53s] # M1                145
[05/29 12:59:20     53s] # M2                 76
[05/29 12:59:20     53s] #-----------------------
[05/29 12:59:20     53s] #                   221 
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] ### update cpu:00:00:00, real:00:00:00, mem:802.9 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### report_overcon starts on Fri May 29 12:59:20 2020 with memory = 802.92 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:802.9 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### report_overcon starts on Fri May 29 12:59:20 2020 with memory = 802.92 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #Max overcon = 0 track.
[05/29 12:59:20     53s] #Total overcon = 0.00%.
[05/29 12:59:20     53s] #Worst layer Gcell overcon rate = 0.00%.
[05/29 12:59:20     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:802.9 MB, peak:849.7 MB
[05/29 12:59:20     53s] ### route_end cpu:00:00:00, real:00:00:00, mem:802.9 MB, peak:849.7 MB
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Global routing statistics:
[05/29 12:59:20     53s] #Cpu time = 00:00:00
[05/29 12:59:20     53s] #Elapsed time = 00:00:00
[05/29 12:59:20     53s] #Increased memory = 2.13 (MB)
[05/29 12:59:20     53s] #Total memory = 802.93 (MB)
[05/29 12:59:20     53s] #Peak memory = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Finished global routing on Fri May 29 12:59:20 2020
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #reading routing guides ......
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.51 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #Start Track Assignment.
[05/29 12:59:20     53s] #Done with 53 horizontal wires in 1 hboxes and 76 vertical wires in 1 hboxes.
[05/29 12:59:20     53s] #Done with 55 horizontal wires in 1 hboxes and 72 vertical wires in 1 hboxes.
[05/29 12:59:20     53s] #Complete Track Assignment.
[05/29 12:59:20     53s] #Total wire length = 1058 um.
[05/29 12:59:20     53s] #Total half perimeter of net bounding box = 270 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M1 = 71 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M2 = 502 um.
[05/29 12:59:20     53s] #Total wire length on LAYER M3 = 486 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:20     53s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:20     53s] #Total number of vias = 221
[05/29 12:59:20     53s] #Up-Via Summary (total 221):
[05/29 12:59:20     53s] #           
[05/29 12:59:20     53s] #-----------------------
[05/29 12:59:20     53s] # M1                145
[05/29 12:59:20     53s] # M2                 76
[05/29 12:59:20     53s] #-----------------------
[05/29 12:59:20     53s] #                   221 
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.92 (MB), peak = 849.72 (MB)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/29 12:59:20     53s] #Cpu time = 00:00:01
[05/29 12:59:20     53s] #Elapsed time = 00:00:01
[05/29 12:59:20     53s] #Increased memory = 7.52 (MB)
[05/29 12:59:20     53s] #Total memory = 803.17 (MB)
[05/29 12:59:20     53s] #Peak memory = 849.72 (MB)
[05/29 12:59:20     53s] ### max drc and si pitch = 17740 ( 17.7400 um) MT-safe pitch = 15720 ( 15.7200 um) patch pitch = 13020 ( 13.0200 um)
[05/29 12:59:20     53s] #
[05/29 12:59:20     53s] #Start Detail Routing..
[05/29 12:59:20     53s] #start initial detail routing ...
[05/29 12:59:20     53s] ### Design has 0 dirty nets
[05/29 12:59:21     54s] # ECO: 16.7% of the total area was rechecked for DRC, and 83.3% required routing.
[05/29 12:59:21     54s] #   number of violations = 0
[05/29 12:59:21     54s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 838.78 (MB), peak = 849.72 (MB)
[05/29 12:59:21     54s] #Complete Detail Routing.
[05/29 12:59:21     54s] #Total wire length = 1206 um.
[05/29 12:59:21     54s] #Total half perimeter of net bounding box = 270 um.
[05/29 12:59:21     54s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:21     54s] #Total wire length on LAYER M2 = 356 um.
[05/29 12:59:21     54s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:21     54s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:21     54s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:21     54s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:21     54s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:21     54s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:21     54s] #Total number of vias = 324
[05/29 12:59:21     54s] #Up-Via Summary (total 324):
[05/29 12:59:21     54s] #           
[05/29 12:59:21     54s] #-----------------------
[05/29 12:59:21     54s] # M1                145
[05/29 12:59:21     54s] # M2                179
[05/29 12:59:21     54s] #-----------------------
[05/29 12:59:21     54s] #                   324 
[05/29 12:59:21     54s] #
[05/29 12:59:21     54s] #Total number of DRC violations = 0
[05/29 12:59:21     54s] #Cpu time = 00:00:01
[05/29 12:59:21     54s] #Elapsed time = 00:00:01
[05/29 12:59:21     54s] #Increased memory = 1.99 (MB)
[05/29 12:59:21     54s] #Total memory = 805.16 (MB)
[05/29 12:59:21     54s] #Peak memory = 849.72 (MB)
[05/29 12:59:21     54s] #detailRoute Statistics:
[05/29 12:59:21     54s] #Cpu time = 00:00:01
[05/29 12:59:21     54s] #Elapsed time = 00:00:01
[05/29 12:59:21     54s] #Increased memory = 1.99 (MB)
[05/29 12:59:21     54s] #Total memory = 805.16 (MB)
[05/29 12:59:21     54s] #Peak memory = 849.72 (MB)
[05/29 12:59:21     54s] #Skip updating routing design signature in db-snapshot flow
[05/29 12:59:21     54s] #
[05/29 12:59:21     54s] #globalDetailRoute statistics:
[05/29 12:59:21     54s] #Cpu time = 00:00:01
[05/29 12:59:21     54s] #Elapsed time = 00:00:01
[05/29 12:59:21     54s] #Increased memory = 21.65 (MB)
[05/29 12:59:21     54s] #Total memory = 816.35 (MB)
[05/29 12:59:21     54s] #Peak memory = 849.72 (MB)
[05/29 12:59:21     54s] #Number of warnings = 4
[05/29 12:59:21     54s] #Total number of warnings = 9
[05/29 12:59:21     54s] #Number of fails = 0
[05/29 12:59:21     54s] #Total number of fails = 0
[05/29 12:59:21     54s] #Complete globalDetailRoute on Fri May 29 12:59:21 2020
[05/29 12:59:21     54s] #
[05/29 12:59:21     54s] ### 
[05/29 12:59:21     54s] ###   Scalability Statistics
[05/29 12:59:21     54s] ### 
[05/29 12:59:21     54s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:21     54s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/29 12:59:21     54s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:21     54s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:21     54s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/29 12:59:21     54s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[05/29 12:59:21     54s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:21     54s] ### 
[05/29 12:59:21     54s] % End globalDetailRoute (date=05/29 12:59:21, total cpu=0:00:01.3, real=0:00:01.0, peak res=816.0M, current mem=816.0M)
[05/29 12:59:21     54s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.4)
[05/29 12:59:21     54s]       Clock detailed routing done.
[05/29 12:59:21     54s] Skipping check of guided vs. routed net lengths.
[05/29 12:59:21     54s] Set FIXED routing status on 1 net(s)
[05/29 12:59:21     54s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/29 12:59:21     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.5 mem=1036.8M
[05/29 12:59:21     54s] LayerId::1 widthSet size::1
[05/29 12:59:21     54s] LayerId::2 widthSet size::1
[05/29 12:59:21     54s] LayerId::3 widthSet size::1
[05/29 12:59:21     54s] LayerId::4 widthSet size::1
[05/29 12:59:21     54s] LayerId::5 widthSet size::1
[05/29 12:59:21     54s] LayerId::6 widthSet size::1
[05/29 12:59:21     54s] LayerId::7 widthSet size::1
[05/29 12:59:21     54s] LayerId::8 widthSet size::1
[05/29 12:59:21     54s] Updating RC grid for preRoute extraction ...
[05/29 12:59:21     54s] Initializing multi-corner resistance tables ...
[05/29 12:59:21     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.5 mem=1036.8M
[05/29 12:59:21     54s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Loading and Dumping File ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Reading DB...
[05/29 12:59:21     54s] (I)       Read data from FE... (mem=1036.8M)
[05/29 12:59:21     54s] (I)       Read nodes and places... (mem=1036.8M)
[05/29 12:59:21     54s] (I)       Done Read nodes and places (cpu=0.000s, mem=1036.8M)
[05/29 12:59:21     54s] (I)       Read nets... (mem=1036.8M)
[05/29 12:59:21     54s] (I)       Done Read nets (cpu=0.010s, mem=1036.8M)
[05/29 12:59:21     54s] (I)       Done Read data from FE (cpu=0.010s, mem=1036.8M)
[05/29 12:59:21     54s] (I)       before initializing RouteDB syMemory usage = 1036.8 MB
[05/29 12:59:21     54s] (I)       Honor MSV route constraint: false
[05/29 12:59:21     54s] (I)       Maximum routing layer  : 3
[05/29 12:59:21     54s] (I)       Minimum routing layer  : 2
[05/29 12:59:21     54s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:21     54s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:21     54s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:21     54s] (I)       Reverse direction      : 
[05/29 12:59:21     54s] (I)       Honor partition pin guides: true
[05/29 12:59:21     54s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:21     54s] (I)       Route secondary PG pins: false
[05/29 12:59:21     54s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:21     54s] (I)                              : true
[05/29 12:59:21     54s] (I)                              : true
[05/29 12:59:21     54s] (I)                              : true
[05/29 12:59:21     54s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:21     54s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:21     54s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:21     54s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:21     54s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:21     54s] (I)       build grid graph
[05/29 12:59:21     54s] (I)       build grid graph start
[05/29 12:59:21     54s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:21     54s] [NR-eGR] M1 has no routable track
[05/29 12:59:21     54s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:21     54s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:21     54s] (I)       build grid graph end
[05/29 12:59:21     54s] (I)       ===========================================================================
[05/29 12:59:21     54s] (I)       == Report All Rule Vias ==
[05/29 12:59:21     54s] (I)       ===========================================================================
[05/29 12:59:21     54s] (I)        Via Rule : (Default)
[05/29 12:59:21     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:21     54s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:21     54s] (I)        1    2 : V1_V                       12 : V1_2CUT_N                
[05/29 12:59:21     54s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:21     54s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:21     54s] (I)        4    5 : VQ_H                       24 : VQ_2CUT_N                
[05/29 12:59:21     54s] (I)        5   26 : FY_2CUT_E                  28 : FY_2CUT_N                
[05/29 12:59:21     54s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:21     54s] (I)        7   34 : F1_2CUT_E                  36 : F1_2CUT_N                
[05/29 12:59:21     54s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:21     54s] (I)       ===========================================================================
[05/29 12:59:21     54s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:21     54s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:21     54s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:21     54s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:21     54s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:21     54s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:21     54s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:21     54s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:21     54s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:21     54s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:21     54s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 310
[05/29 12:59:21     54s] (I)       readDataFromPlaceDB
[05/29 12:59:21     54s] (I)       Read net information..
[05/29 12:59:21     54s] [NR-eGR] Read numTotalNets=785  numIgnoredNets=1
[05/29 12:59:21     54s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:21     54s] (I)       Start initializing grid graph
[05/29 12:59:21     54s] (I)       End initializing grid graph
[05/29 12:59:21     54s] (I)       Model blockages into capacity
[05/29 12:59:21     54s] (I)       Read Num Blocks=56  Num Prerouted Wires=310  Num CS=0
[05/29 12:59:21     54s] (I)       Started Modeling ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Modeling Layer 1 ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Modeling Layer 2 ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 257
[05/29 12:59:21     54s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Modeling Layer 3 ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 53
[05/29 12:59:21     54s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Number of ignored nets = 1
[05/29 12:59:21     54s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:21     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:21     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:21     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1036.8 MB
[05/29 12:59:21     54s] (I)       Ndr track 0 does not exist
[05/29 12:59:21     54s] (I)       Layer1  viaCost=200.00
[05/29 12:59:21     54s] (I)       Layer2  viaCost=100.00
[05/29 12:59:21     54s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:21     54s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:21     54s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:21     54s] (I)       Site width          :   400  (dbu)
[05/29 12:59:21     54s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:21     54s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:21     54s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:21     54s] (I)       Grid                :    71    20     3
[05/29 12:59:21     54s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:21     54s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:21     54s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:21     54s] (I)       Default wire width  :   160   200   200
[05/29 12:59:21     54s] (I)       Default wire space  :   160   200   200
[05/29 12:59:21     54s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:21     54s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:21     54s] (I)       First track coord   :     0   200   200
[05/29 12:59:21     54s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:21     54s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:21     54s] (I)       Num of masks        :     1     1     1
[05/29 12:59:21     54s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:21     54s] (I)       --------------------------------------------------------
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:21     54s] [NR-eGR] Rule id: 0  Nets: 784 
[05/29 12:59:21     54s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:21     54s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:21     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:21     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:21     54s] [NR-eGR] ========================================
[05/29 12:59:21     54s] [NR-eGR] 
[05/29 12:59:21     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:21     54s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:21     54s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:21     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1036.8 MB
[05/29 12:59:21     54s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Global Routing ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       ============= Initialization =============
[05/29 12:59:21     54s] (I)       totalPins=2118  totalGlobalPin=1976 (93.30%)
[05/29 12:59:21     54s] (I)       Started Build MST ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Generate topology with single threads
[05/29 12:59:21     54s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:21     54s] [NR-eGR] Layer group 1: route 784 net(s) in layer range [2, 3]
[05/29 12:59:21     54s] (I)       ============  Phase 1a Route ============
[05/29 12:59:21     54s] (I)       Started Phase 1a ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] (I)       ============  Phase 1b Route ============
[05/29 12:59:21     54s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.193040e+04um
[05/29 12:59:21     54s] (I)       ============  Phase 1c Route ============
[05/29 12:59:21     54s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] (I)       ============  Phase 1d Route ============
[05/29 12:59:21     54s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] (I)       ============  Phase 1e Route ============
[05/29 12:59:21     54s] (I)       Started Phase 1e ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Usage: 3314 = (2307 H, 1007 V) = (22.36% H, 8.23% V) = (8.305e+03um H, 3.625e+03um V)
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.193040e+04um
[05/29 12:59:21     54s] [NR-eGR] 
[05/29 12:59:21     54s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:21     54s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       ============  Phase 1l Route ============
[05/29 12:59:21     54s] (I)       
[05/29 12:59:21     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:21     54s] [NR-eGR]                        OverCon            
[05/29 12:59:21     54s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:21     54s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:21     54s] [NR-eGR] ----------------------------------------------
[05/29 12:59:21     54s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:21     54s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:21     54s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:21     54s] [NR-eGR] ----------------------------------------------
[05/29 12:59:21     54s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:21     54s] [NR-eGR] 
[05/29 12:59:21     54s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:21     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:21     54s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:21     54s] (I)       ============= track Assignment ============
[05/29 12:59:21     54s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Started Greedy Track Assignment ( Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:21     54s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] (I)       Run Multi-thread track assignment
[05/29 12:59:21     54s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:21     54s] [NR-eGR]     M1  (1F) length: 8.000000e-01um, number of vias: 2230
[05/29 12:59:21     54s] [NR-eGR]     M2  (2V) length: 4.541600e+03um, number of vias: 2781
[05/29 12:59:21     54s] [NR-eGR]     M3  (3H) length: 9.281800e+03um, number of vias: 0
[05/29 12:59:21     54s] [NR-eGR] Total length: 1.382420e+04um, number of vias: 5011
[05/29 12:59:21     54s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:21     54s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/29 12:59:21     54s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:21     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1036.81 MB )
[05/29 12:59:21     54s]     Routing using NR in eGR->NR Step done.
[05/29 12:59:21     54s] Net route status summary:
[05/29 12:59:21     54s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:21     54s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] CCOPT: Done with clock implementation routing.
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.5)
[05/29 12:59:21     54s]   Clock implementation routing done.
[05/29 12:59:21     54s]   Leaving CCOpt scope - extractRC...
[05/29 12:59:21     54s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/29 12:59:21     54s] Extraction called for design 'mult8x8' of instances=766 and nets=787 using extraction engine 'preRoute' .
[05/29 12:59:21     54s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:21     54s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:21     54s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:21     54s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:21     54s] RCMode: PreRoute
[05/29 12:59:21     54s]       RC Corner Indexes            0   
[05/29 12:59:21     54s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:21     54s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:21     54s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:21     54s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:21     54s] Shrink Factor                : 1.00000
[05/29 12:59:21     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:21     54s] LayerId::1 widthSet size::1
[05/29 12:59:21     54s] LayerId::2 widthSet size::1
[05/29 12:59:21     54s] LayerId::3 widthSet size::1
[05/29 12:59:21     54s] LayerId::4 widthSet size::1
[05/29 12:59:21     54s] LayerId::5 widthSet size::1
[05/29 12:59:21     54s] LayerId::6 widthSet size::1
[05/29 12:59:21     54s] LayerId::7 widthSet size::1
[05/29 12:59:21     54s] LayerId::8 widthSet size::1
[05/29 12:59:21     54s] Updating RC grid for preRoute extraction ...
[05/29 12:59:21     54s] Initializing multi-corner resistance tables ...
[05/29 12:59:21     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1036.812M)
[05/29 12:59:21     54s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/29 12:59:21     54s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/29 12:59:21     54s]   Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:21     54s]   Rebuilding timing graph...
[05/29 12:59:21     54s]   Rebuilding timing graph done.
[05/29 12:59:21     54s] End AAE Lib Interpolated Model. (MEM=1053.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:21     54s]   Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]   Clock DAG stats after routing clock trees:
[05/29 12:59:21     54s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]   Clock DAG net violations after routing clock trees:
[05/29 12:59:21     54s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/29 12:59:21     54s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]   Primary reporting skew groups after routing clock trees:
[05/29 12:59:21     54s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]   Skew group summary after routing clock trees:
[05/29 12:59:21     54s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.4 real=0:00:01.6)
[05/29 12:59:21     54s]   CCOpt::Phase::PostConditioning...
[05/29 12:59:21     54s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/29 12:59:21     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1100.7M
[05/29 12:59:21     54s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:21     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1100.7M
[05/29 12:59:21     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1100.7M
[05/29 12:59:21     54s] Core basic site is IBM13SITE
[05/29 12:59:21     54s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:21     54s] SiteArray: use 49,152 bytes
[05/29 12:59:21     54s] SiteArray: current memory after site array memory allocation 1100.8M
[05/29 12:59:21     54s] SiteArray: FP blocked sites are writable
[05/29 12:59:21     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:21     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1100.8M
[05/29 12:59:21     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1100.8M
[05/29 12:59:21     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1100.8M
[05/29 12:59:21     54s] OPERPROF:     Starting CMU at level 3, MEM:1100.8M
[05/29 12:59:21     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1100.8M
[05/29 12:59:21     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1100.8M
[05/29 12:59:21     54s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1100.8MB).
[05/29 12:59:21     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1100.8M
[05/29 12:59:21     54s]   Removing CTS place status from clock tree and sinks.
[05/29 12:59:21     54s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/29 12:59:21     54s]   Switching to inst based legalization.
[05/29 12:59:21     54s]   PostConditioning...
[05/29 12:59:21     54s]     PostConditioning active optimizations:
[05/29 12:59:21     54s]      - DRV fixing with cell sizing and buffering
[05/29 12:59:21     54s]      - Skew fixing with cell sizing
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Currently running CTS, using active skew data
[05/29 12:59:21     54s]     Reset bufferability constraints...
[05/29 12:59:21     54s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/29 12:59:21     54s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]     Upsizing to fix DRVs...
[05/29 12:59:21     54s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:21     54s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/29 12:59:21     54s]     ============================================
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Cell changes by Net Type:
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     top                0            0           0            0                    0                0
[05/29 12:59:21     54s]     trunk              0            0           0            0                    0                0
[05/29 12:59:21     54s]     leaf               0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Total              0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/29 12:59:21     54s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/29 12:59:21     54s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/29 12:59:21     54s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/29 12:59:21     54s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]     Recomputing CTS skew targets...
[05/29 12:59:21     54s]     Resolving skew group constraints...
[05/29 12:59:21     54s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:21     54s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:21     54s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:21     54s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:21     54s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:21     54s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:21     54s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[05/29 12:59:21     54s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:21     54s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:21     54s]     Resolving skew group constraints done.
[05/29 12:59:21     54s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:21     54s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:21     54s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]     Fixing DRVs...
[05/29 12:59:21     54s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:21     54s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     PRO Statistics: Fix DRVs (cell sizing):
[05/29 12:59:21     54s]     =======================================
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Cell changes by Net Type:
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     top                0            0           0            0                    0                0
[05/29 12:59:21     54s]     trunk              0            0           0            0                    0                0
[05/29 12:59:21     54s]     leaf               0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Total              0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/29 12:59:21     54s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Clock DAG stats PostConditioning after DRV fixing:
[05/29 12:59:21     54s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/29 12:59:21     54s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/29 12:59:21     54s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]     Skew group summary PostConditioning after DRV fixing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]     Buffering to fix DRVs...
[05/29 12:59:21     54s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:21     54s]     Inserted 0 buffers and inverters.
[05/29 12:59:21     54s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/29 12:59:21     54s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/29 12:59:21     54s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/29 12:59:21     54s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/29 12:59:21     54s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/29 12:59:21     54s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] Slew Diagnostics: After DRV fixing
[05/29 12:59:21     54s] ==================================
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] Global Causes:
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] -----
[05/29 12:59:21     54s] Cause
[05/29 12:59:21     54s] -----
[05/29 12:59:21     54s]   (empty table)
[05/29 12:59:21     54s] -----
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] Top 5 overslews:
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] ---------------------------------
[05/29 12:59:21     54s] Overslew    Causes    Driving Pin
[05/29 12:59:21     54s] ---------------------------------
[05/29 12:59:21     54s]   (empty table)
[05/29 12:59:21     54s] ---------------------------------
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s] Cause    Occurences
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s]   (empty table)
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] Violation diagnostics counts from the 0 nodes that have violations:
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s] Cause    Occurences
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s]   (empty table)
[05/29 12:59:21     54s] -------------------
[05/29 12:59:21     54s] 
[05/29 12:59:21     54s]     Fixing Skew by cell sizing...
[05/29 12:59:21     54s] Path optimization required 0 stage delay updates 
[05/29 12:59:21     54s]     Resized 0 clock insts to decrease delay.
[05/29 12:59:21     54s] Fixing short paths with downsize only
[05/29 12:59:21     54s] Path optimization required 0 stage delay updates 
[05/29 12:59:21     54s]     Resized 0 clock insts to increase delay.
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     PRO Statistics: Fix Skew (cell sizing):
[05/29 12:59:21     54s]     =======================================
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Cell changes by Net Type:
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     top                0            0           0            0                    0                0
[05/29 12:59:21     54s]     trunk              0            0           0            0                    0                0
[05/29 12:59:21     54s]     leaf               0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     Total              0            0           0            0                    0                0
[05/29 12:59:21     54s]     -------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/29 12:59:21     54s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/29 12:59:21     54s]     
[05/29 12:59:21     54s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/29 12:59:21     54s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/29 12:59:21     54s]       Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/29 12:59:21     54s]       Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/29 12:59:21     54s]       skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]     Reconnecting optimized routes...
[05/29 12:59:21     54s]     Reset timing graph...
[05/29 12:59:21     54s] Ignoring AAE DB Resetting ...
[05/29 12:59:21     54s]     Reset timing graph done.
[05/29 12:59:21     54s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/29 12:59:21     54s]     Set dirty flag on 0 insts, 0 nets
[05/29 12:59:21     54s]   PostConditioning done.
[05/29 12:59:21     54s] Net route status summary:
[05/29 12:59:21     54s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:21     54s]   Non-clock:   786 (unrouted=2, trialRouted=784, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:21     54s]   Update timing and DAG stats after post-conditioning...
[05/29 12:59:21     54s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]   Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:21     54s]   Rebuilding timing graph...
[05/29 12:59:21     54s]   Rebuilding timing graph done.
[05/29 12:59:21     54s] End AAE Lib Interpolated Model. (MEM=1091.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:21     54s]   Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s]   Clock DAG stats after post-conditioning:
[05/29 12:59:21     54s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:21     54s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:21     54s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:21     54s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:21     54s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:21     54s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:21     54s]   Clock DAG net violations after post-conditioning:
[05/29 12:59:21     54s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:21     54s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/29 12:59:21     54s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:21     54s]   Primary reporting skew groups after post-conditioning:
[05/29 12:59:21     54s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:21     54s]   Skew group summary after post-conditioning:
[05/29 12:59:21     54s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:21     54s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/29 12:59:21     54s]   Setting CTS place status to fixed for clock tree and sinks.
[05/29 12:59:21     54s] numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/29 12:59:21     54s]   Post-balance tidy up or trial balance steps...
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG stats at end of CTS:
[05/29 12:59:21     54s]   ==============================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   -----------------------------------------------------------
[05/29 12:59:21     54s]   Cell type                     Count    Area     Capacitance
[05/29 12:59:21     54s]   -----------------------------------------------------------
[05/29 12:59:21     54s]   Buffers                         0      0.000       0.000
[05/29 12:59:21     54s]   Inverters                       0      0.000       0.000
[05/29 12:59:21     54s]   Integrated Clock Gates          0      0.000       0.000
[05/29 12:59:21     54s]   Non-Integrated Clock Gates      0      0.000       0.000
[05/29 12:59:21     54s]   Clock Logic                     0      0.000       0.000
[05/29 12:59:21     54s]   All                             0      0.000       0.000
[05/29 12:59:21     54s]   -----------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG wire lengths at end of CTS:
[05/29 12:59:21     54s]   =====================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   --------------------
[05/29 12:59:21     54s]   Type     Wire Length
[05/29 12:59:21     54s]   --------------------
[05/29 12:59:21     54s]   Top         0.000
[05/29 12:59:21     54s]   Trunk       0.000
[05/29 12:59:21     54s]   Leaf        0.000
[05/29 12:59:21     54s]   Total       0.000
[05/29 12:59:21     54s]   --------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG hp wire lengths at end of CTS:
[05/29 12:59:21     54s]   ========================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   -----------------------
[05/29 12:59:21     54s]   Type     hp Wire Length
[05/29 12:59:21     54s]   -----------------------
[05/29 12:59:21     54s]   Top          0.000
[05/29 12:59:21     54s]   Trunk        0.000
[05/29 12:59:21     54s]   Leaf         0.000
[05/29 12:59:21     54s]   Total        0.000
[05/29 12:59:21     54s]   -----------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG capacitances at end of CTS:
[05/29 12:59:21     54s]   =====================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   --------------------------------
[05/29 12:59:21     54s]   Type     Gate     Wire     Total
[05/29 12:59:21     54s]   --------------------------------
[05/29 12:59:21     54s]   Top      0.000    0.000    0.000
[05/29 12:59:21     54s]   Trunk    0.000    0.000    0.000
[05/29 12:59:21     54s]   Leaf     0.000    0.000    0.000
[05/29 12:59:21     54s]   Total    0.000    0.000    0.000
[05/29 12:59:21     54s]   --------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG sink capacitances at end of CTS:
[05/29 12:59:21     54s]   ==========================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   --------------------------------------------------------
[05/29 12:59:21     54s]   Count    Total    Average    Std. Dev.    Min      Max
[05/29 12:59:21     54s]   --------------------------------------------------------
[05/29 12:59:21     54s]    145     0.000     0.000       0.000      0.000    0.000
[05/29 12:59:21     54s]   --------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG net violations at end of CTS:
[05/29 12:59:21     54s]   =======================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   ----------------------------------------------------------------------------
[05/29 12:59:21     54s]   Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[05/29 12:59:21     54s]   ----------------------------------------------------------------------------
[05/29 12:59:21     54s]   Fanout      -        1        45           0        45     [45]
[05/29 12:59:21     54s]   ----------------------------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/29 12:59:21     54s]   ====================================================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/29 12:59:21     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   Leaf        0.500       1       0.034       0.000      0.034    0.034    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
[05/29 12:59:21     54s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Primary reporting skew groups summary at end of CTS:
[05/29 12:59:21     54s]   ====================================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   Half-corner               Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   typical_dly:setup.late    clk/typical_constraint    0.000     0.000     0.000       0.308         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Skew group summary at end of CTS:
[05/29 12:59:21     54s]   =================================
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   Half-corner               Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   typical_dly:setup.late    clk/typical_constraint    0.000     0.000     0.000       0.308         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/29 12:59:21     54s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Found a total of 0 clock tree pins with a slew violation.
[05/29 12:59:21     54s]   
[05/29 12:59:21     54s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:21     54s] Synthesizing clock trees done.
[05/29 12:59:21     54s] Tidy Up And Update Timing...
[05/29 12:59:21     54s] External - Set all clocks to propagated mode...
[05/29 12:59:21     54s] Innovus updating I/O latencies
[05/29 12:59:21     54s] #################################################################################
[05/29 12:59:21     54s] # Design Stage: PreRoute
[05/29 12:59:21     54s] # Design Name: mult8x8
[05/29 12:59:21     54s] # Design Mode: 130nm
[05/29 12:59:21     54s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:59:21     54s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:59:21     54s] # Signoff Settings: SI Off 
[05/29 12:59:21     54s] #################################################################################
[05/29 12:59:21     54s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:21     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1092.8M, InitMEM = 1092.8M)
[05/29 12:59:21     54s] Start delay calculation (fullDC) (1 T). (MEM=1092.77)
[05/29 12:59:21     54s] End AAE Lib Interpolated Model. (MEM=1092.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:21     54s] Total number of fetched objects 786
[05/29 12:59:21     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:21     54s] End delay calculation. (MEM=1140.47 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:21     54s] End delay calculation (fullDC). (MEM=1140.47 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:21     54s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1140.5M) ***
[05/29 12:59:22     54s] Setting all clocks to propagated mode.
[05/29 12:59:22     54s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/29 12:59:22     54s] Clock DAG stats after update timingGraph:
[05/29 12:59:22     54s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:22     54s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:22     54s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:22     54s]   sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:22     54s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:22     54s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:22     54s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:22     54s] Clock DAG net violations after update timingGraph:
[05/29 12:59:22     54s]   Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:22     54s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/29 12:59:22     54s]   Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:22     54s] Primary reporting skew groups after update timingGraph:
[05/29 12:59:22     54s]   skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:22     54s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:22     54s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:22     54s] Skew group summary after update timingGraph:
[05/29 12:59:22     54s]   skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:22     54s] Logging CTS constraint violations...
[05/29 12:59:22     54s]   Clock tree clk has 1 cts_max_fanout violation.
[05/29 12:59:22     54s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (12.000,70.800), in power domain auto-default, has 145 fanout.
[05/29 12:59:22     54s] 
[05/29 12:59:22     54s] Type 'man IMPCCOPT-1157' for more detail.
[05/29 12:59:22     54s] Logging CTS constraint violations done.
[05/29 12:59:22     54s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/29 12:59:22     54s] Runtime done. (took cpu=0:00:05.8 real=0:00:06.3)
[05/29 12:59:22     54s] Runtime Report Coverage % = 99.3
[05/29 12:59:22     54s] Runtime Summary
[05/29 12:59:22     54s] ===============
[05/29 12:59:22     54s] Clock Runtime:  (60%) Core CTS           3.81 (Init 3.18, Construction 0.19, Implementation 0.10, eGRPC 0.13, PostConditioning 0.12, Other 0.08)
[05/29 12:59:22     54s] Clock Runtime:  (34%) CTS services       2.13 (RefinePlace 0.24, EarlyGlobalClock 0.34, NanoRoute 1.37, ExtractRC 0.18)
[05/29 12:59:22     54s] Clock Runtime:   (5%) Other CTS          0.32 (Init 0.03, CongRepair 0.06, TimingUpdate 0.23)
[05/29 12:59:22     54s] Clock Runtime: (100%) Total              6.26
[05/29 12:59:22     54s] 
[05/29 12:59:22     54s] 
[05/29 12:59:22     54s] Runtime Summary:
[05/29 12:59:22     54s] ================
[05/29 12:59:22     54s] 
[05/29 12:59:22     54s] ---------------------------------------------------------------------------------------------------------------------
[05/29 12:59:22     54s] wall  % time  children  called  name
[05/29 12:59:22     54s] ---------------------------------------------------------------------------------------------------------------------
[05/29 12:59:22     54s] 6.30  100.00    6.30      0       
[05/29 12:59:22     54s] 6.30  100.00    6.26      1     Runtime
[05/29 12:59:22     54s] 1.65   26.25    1.65      1     CCOpt::Phase::Initialization
[05/29 12:59:22     54s] 1.65   26.25    1.65      1       Check Prerequisites
[05/29 12:59:22     54s] 0.01    0.15    0.00      1         Leaving CCOpt scope - CheckPlace
[05/29 12:59:22     54s] 1.64   26.09    0.00      1         Validating CTS configuration
[05/29 12:59:22     54s] 0.00    0.00    0.00      1           Checking module port directions
[05/29 12:59:22     54s] 0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/29 12:59:22     54s] 1.51   23.88    1.50      1     CCOpt::Phase::PreparingToBalance
[05/29 12:59:22     54s] 0.02    0.31    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/29 12:59:22     54s] 0.05    0.87    0.00      1       Legalization setup
[05/29 12:59:22     54s] 1.43   22.67    0.00      1       Validating CTS configuration
[05/29 12:59:22     54s] 0.00    0.00    0.00      1         Checking module port directions
[05/29 12:59:22     54s] 0.05    0.80    0.00      1     Preparing To Balance
[05/29 12:59:22     54s] 0.60    9.48    0.60      1     CCOpt::Phase::Construction
[05/29 12:59:22     54s] 0.58    9.16    0.58      1       Stage::Clustering
[05/29 12:59:22     54s] 0.26    4.10    0.25      1         Clustering
[05/29 12:59:22     54s] 0.00    0.00    0.00      1           Initialize for clustering
[05/29 12:59:22     54s] 0.03    0.54    0.00      1           Bottom-up phase
[05/29 12:59:22     54s] 0.22    3.44    0.16      1           Legalizing clock trees
[05/29 12:59:22     54s] 0.13    2.05    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/29 12:59:22     54s] 0.04    0.56    0.00      1             Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.32    5.04    0.31      1         CongRepair After Initial Clustering
[05/29 12:59:22     54s] 0.22    3.42    0.16      1           Leaving CCOpt scope - Early Global Route
[05/29 12:59:22     54s] 0.10    1.53    0.00      1             Early Global Route - eGR->NR step
[05/29 12:59:22     54s] 0.06    1.01    0.00      1             Congestion Repair
[05/29 12:59:22     54s] 0.06    0.98    0.00      1           Leaving CCOpt scope - extractRC
[05/29 12:59:22     54s] 0.03    0.44    0.00      1           Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.01    0.11    0.01      1       Stage::DRV Fixing
[05/29 12:59:22     54s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/29 12:59:22     54s] 0.01    0.21    0.01      1       Stage::Insertion Delay Reduction
[05/29 12:59:22     54s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[05/29 12:59:22     54s] 0.00    0.03    0.00      1         Removing unconstrained drivers
[05/29 12:59:22     54s] 0.00    0.04    0.00      1         Reducing insertion delay 1
[05/29 12:59:22     54s] 0.00    0.03    0.00      1         Removing longest path buffering
[05/29 12:59:22     54s] 0.00    0.07    0.00      1         Reducing insertion delay 2
[05/29 12:59:22     54s] 0.15    2.35    0.15      1     CCOpt::Phase::Implementation
[05/29 12:59:22     54s] 0.01    0.15    0.01      1       Stage::Reducing Power
[05/29 12:59:22     54s] 0.00    0.03    0.00      1         Improving clock tree routing
[05/29 12:59:22     54s] 0.00    0.05    0.00      1         Reducing clock tree power 1
[05/29 12:59:22     54s] 0.00    0.00    0.00      1           Legalizing clock trees
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[05/29 12:59:22     54s] 0.04    0.71    0.04      1       Stage::Balancing
[05/29 12:59:22     54s] 0.02    0.36    0.02      1         Approximately balancing fragments step
[05/29 12:59:22     54s] 0.01    0.20    0.00      1           Resolve constraints - Approximately balancing fragments
[05/29 12:59:22     54s] 0.00    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/29 12:59:22     54s] 0.00    0.03    0.00      1           Moving gates to improve sub-tree skew
[05/29 12:59:22     54s] 0.00    0.02    0.00      1           Approximately balancing fragments bottom up
[05/29 12:59:22     54s] 0.00    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[05/29 12:59:22     54s] 0.00    0.05    0.00      1         Improving fragments clock skew
[05/29 12:59:22     54s] 0.01    0.14    0.01      1         Approximately balancing step
[05/29 12:59:22     54s] 0.01    0.08    0.00      1           Resolve constraints - Approximately balancing
[05/29 12:59:22     54s] 0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[05/29 12:59:22     54s] 0.00    0.04    0.00      1         Fixing clock tree overload
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Approximately balancing paths
[05/29 12:59:22     54s] 0.03    0.42    0.03      1       Stage::Polishing
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Merging balancing drivers for power
[05/29 12:59:22     54s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Improving clock skew
[05/29 12:59:22     54s] 0.00    0.07    0.00      1         Reducing clock tree power 3
[05/29 12:59:22     54s] 0.00    0.00    0.00      1           Legalizing clock trees
[05/29 12:59:22     54s] 0.00    0.06    0.00      1         Improving insertion delay
[05/29 12:59:22     54s] 0.01    0.16    0.01      1         Wire Opt OverFix
[05/29 12:59:22     54s] 0.01    0.10    0.00      1           Wire Reduction extra effort
[05/29 12:59:22     54s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[05/29 12:59:22     54s] 0.00    0.00    0.00      1             Global shorten wires A0
[05/29 12:59:22     54s] 0.00    0.02    0.00      2             Move For Wirelength - core
[05/29 12:59:22     54s] 0.00    0.00    0.00      1             Global shorten wires A1
[05/29 12:59:22     54s] 0.00    0.00    0.00      1             Global shorten wires B
[05/29 12:59:22     54s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[05/29 12:59:22     54s] 0.00    0.00    0.00      1           Optimizing orientation
[05/29 12:59:22     54s] 0.00    0.00    0.00      1             FlipOpt
[05/29 12:59:22     54s] 0.07    1.07    0.05      1       Stage::Updating netlist
[05/29 12:59:22     54s] 0.05    0.72    0.00      1         ClockRefiner
[05/29 12:59:22     54s] 0.35    5.52    0.27      1     CCOpt::Phase::eGRPC
[05/29 12:59:22     54s] 0.09    1.48    0.09      1       Leaving CCOpt scope - Routing Tools
[05/29 12:59:22     54s] 0.09    1.47    0.00      1         Early Global Route - eGR->NR step
[05/29 12:59:22     54s] 0.06    0.97    0.00      1       Leaving CCOpt scope - extractRC
[05/29 12:59:22     54s] 0.03    0.45    0.03      1       Reset bufferability constraints
[05/29 12:59:22     54s] 0.03    0.45    0.00      1         Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.01    0.09    0.00      1       Moving buffers
[05/29 12:59:22     54s] 0.00    0.01    0.00      1         Violation analysis
[05/29 12:59:22     54s] 0.01    0.09    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/29 12:59:22     54s] 0.00    0.00    0.00      1         Artificially removing long paths
[05/29 12:59:22     54s] 0.00    0.07    0.00      1       Fixing DRVs
[05/29 12:59:22     54s] 0.01    0.11    0.00      1       Reconnecting optimized routes
[05/29 12:59:22     54s] 0.00    0.00    0.00      1       Violation analysis
[05/29 12:59:22     54s] 0.07    1.04    0.00      1       ClockRefiner
[05/29 12:59:22     54s] 1.60   25.30    1.59      1     CCOpt::Phase::Routing
[05/29 12:59:22     54s] 1.50   23.72    1.46      1       Leaving CCOpt scope - Routing Tools
[05/29 12:59:22     54s] 0.09    1.49    0.00      1         Early Global Route - eGR->NR step
[05/29 12:59:22     54s] 1.37   21.70    0.00      1         NanoRoute
[05/29 12:59:22     54s] 0.06    0.98    0.00      1       Leaving CCOpt scope - extractRC
[05/29 12:59:22     54s] 0.03    0.47    0.00      1       Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.12    1.92    0.06      1     CCOpt::Phase::PostConditioning
[05/29 12:59:22     54s] 0.00    0.00    0.00      1       Reset bufferability constraints
[05/29 12:59:22     54s] 0.00    0.08    0.00      1       Upsizing to fix DRVs
[05/29 12:59:22     54s] 0.01    0.09    0.00      1       Recomputing CTS skew targets
[05/29 12:59:22     54s] 0.00    0.06    0.00      1       Fixing DRVs
[05/29 12:59:22     54s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[05/29 12:59:22     54s] 0.00    0.06    0.00      1       Fixing Skew by cell sizing
[05/29 12:59:22     54s] 0.01    0.11    0.00      1       Reconnecting optimized routes
[05/29 12:59:22     54s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/29 12:59:22     54s] 0.03    0.46    0.00      1       Clock tree timing engine global stage delay update for typical_dly:setup.late
[05/29 12:59:22     54s] 0.00    0.07    0.00      1     Post-balance tidy up or trial balance steps
[05/29 12:59:22     54s] 0.23    3.69    0.23      1     Tidy Up And Update Timing
[05/29 12:59:22     54s] 0.23    3.62    0.00      1       External - Set all clocks to propagated mode
[05/29 12:59:22     54s] ---------------------------------------------------------------------------------------------------------------------
[05/29 12:59:22     54s] 
[05/29 12:59:22     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/29 12:59:22     54s] Synthesizing clock trees with CCOpt done.
[05/29 12:59:22     54s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 12:59:22     54s] Type 'man IMPSP-9025' for more detail.
[05/29 12:59:22     54s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 809.5M, totSessionCpu=0:00:55 **
[05/29 12:59:22     54s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/29 12:59:22     54s] Need call spDPlaceInit before registerPrioInstLoc.
[05/29 12:59:22     54s] GigaOpt running with 1 threads.
[05/29 12:59:22     54s] Info: 1 threads available for lower-level modules during optimization.
[05/29 12:59:22     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1037.7M
[05/29 12:59:22     54s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:22     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1037.7M
[05/29 12:59:22     55s] OPERPROF:     Starting CMU at level 3, MEM:1037.7M
[05/29 12:59:22     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1037.7M
[05/29 12:59:22     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1037.7M
[05/29 12:59:22     55s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1037.7MB).
[05/29 12:59:22     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.040, MEM:1037.7M
[05/29 12:59:22     55s] 
[05/29 12:59:22     55s] Creating Lib Analyzer ...
[05/29 12:59:22     55s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:22     55s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:22     55s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:22     55s] 
[05/29 12:59:22     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.6 mem=1043.7M
[05/29 12:59:22     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.6 mem=1043.7M
[05/29 12:59:22     55s] Creating Lib Analyzer, finished. 
[05/29 12:59:22     55s] Effort level <high> specified for reg2reg path_group
[05/29 12:59:22     55s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 823.9M, totSessionCpu=0:00:56 **
[05/29 12:59:22     55s] *** optDesign -postCTS ***
[05/29 12:59:22     55s] DRC Margin: user margin 0.0; extra margin 0.2
[05/29 12:59:22     55s] Hold Target Slack: user slack 0
[05/29 12:59:22     55s] Setup Target Slack: user slack 0; extra slack 0.0
[05/29 12:59:22     55s] setUsefulSkewMode -ecoRoute false
[05/29 12:59:22     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1045.7M
[05/29 12:59:22     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1045.7M
[05/29 12:59:22     55s] Deleting Cell Server ...
[05/29 12:59:22     55s] Deleting Lib Analyzer.
[05/29 12:59:22     55s] Multi-VT timing optimization disabled based on library information.
[05/29 12:59:22     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:59:22     55s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:22     55s] Summary for sequential cells identification: 
[05/29 12:59:22     55s]   Identified SBFF number: 120
[05/29 12:59:22     55s]   Identified MBFF number: 0
[05/29 12:59:22     55s]   Identified SB Latch number: 0
[05/29 12:59:22     55s]   Identified MB Latch number: 0
[05/29 12:59:22     55s]   Not identified SBFF number: 0
[05/29 12:59:22     55s]   Not identified MBFF number: 0
[05/29 12:59:22     55s]   Not identified SB Latch number: 0
[05/29 12:59:22     55s]   Not identified MB Latch number: 0
[05/29 12:59:22     55s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:22     55s]  Visiting view : typical
[05/29 12:59:22     55s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:22     55s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:22     55s]  Visiting view : typical
[05/29 12:59:22     55s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:22     55s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:22     55s]  Setting StdDelay to 55.60
[05/29 12:59:22     55s] Creating Cell Server, finished. 
[05/29 12:59:22     55s] 
[05/29 12:59:22     55s] Deleting Cell Server ...
[05/29 12:59:22     55s] Start to check current routing status for nets...
[05/29 12:59:22     55s] All nets are already routed correctly.
[05/29 12:59:22     55s] End to check current routing status for nets (mem=1045.7M)
[05/29 12:59:22     55s] Compute RC Scale Done ...
[05/29 12:59:22     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1095.7M
[05/29 12:59:22     55s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1095.7M
[05/29 12:59:22     55s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1095.7M
[05/29 12:59:22     55s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1095.7M
[05/29 12:59:22     55s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1095.7M
[05/29 12:59:22     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:1095.7M
[05/29 12:59:22     55s] Starting delay calculation for Setup views
[05/29 12:59:22     55s] #################################################################################
[05/29 12:59:22     55s] # Design Stage: PreRoute
[05/29 12:59:22     55s] # Design Name: mult8x8
[05/29 12:59:22     55s] # Design Mode: 130nm
[05/29 12:59:22     55s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:59:22     55s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:59:22     55s] # Signoff Settings: SI Off 
[05/29 12:59:22     55s] #################################################################################
[05/29 12:59:22     55s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:22     55s] Calculate delays in BcWc mode...
[05/29 12:59:22     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1111.9M, InitMEM = 1111.9M)
[05/29 12:59:22     55s] Start delay calculation (fullDC) (1 T). (MEM=1111.95)
[05/29 12:59:23     56s] End AAE Lib Interpolated Model. (MEM=1111.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:23     56s] Total number of fetched objects 786
[05/29 12:59:23     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:23     56s] End delay calculation. (MEM=1127.02 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:23     56s] End delay calculation (fullDC). (MEM=1127.02 CPU=0:00:00.2 REAL=0:00:01.0)
[05/29 12:59:23     56s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1127.0M) ***
[05/29 12:59:23     56s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:56.2 mem=1127.0M)
[05/29 12:59:23     56s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.015  | -0.018  |
|           TNS (ns):| -0.142  | -0.066  | -0.076  |
|    Violating Paths:|   18    |   10    |    8    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.022%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 863.8M, totSessionCpu=0:00:56 **
[05/29 12:59:23     56s] ** INFO : this run is activating low effort ccoptDesign flow
[05/29 12:59:23     56s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:23     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.2 mem=1077.0M
[05/29 12:59:23     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1077.0M
[05/29 12:59:23     56s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:23     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1077.0M
[05/29 12:59:23     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.045, MEM:1077.0M
[05/29 12:59:23     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1077.0MB).
[05/29 12:59:23     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:1077.0M
[05/29 12:59:23     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.2 mem=1077.0M
[05/29 12:59:23     56s] #optDebug: fT-E <X 2 0 0 1>
[05/29 12:59:23     56s] *** Starting optimizing excluded clock nets MEM= 1077.0M) ***
[05/29 12:59:23     56s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1077.0M) ***
[05/29 12:59:23     56s] *** Starting optimizing excluded clock nets MEM= 1077.0M) ***
[05/29 12:59:23     56s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1077.0M) ***
[05/29 12:59:23     56s] Info: Done creating the CCOpt slew target map.
[05/29 12:59:23     56s] Begin: GigaOpt high fanout net optimization
[05/29 12:59:23     56s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/29 12:59:23     56s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:23     56s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:23     56s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:23     56s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.3/0:01:11.6 (0.8), mem = 1077.0M
[05/29 12:59:23     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.10
[05/29 12:59:23     56s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:23     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.3 mem=1085.0M
[05/29 12:59:23     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1085.0M
[05/29 12:59:23     56s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:23     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1085.0M
[05/29 12:59:23     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1085.0M
[05/29 12:59:23     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1085.0MB).
[05/29 12:59:23     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1085.0M
[05/29 12:59:23     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.3 mem=1085.0M
[05/29 12:59:23     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.3 mem=1085.0M
[05/29 12:59:24     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.0 mem=1085.0M
[05/29 12:59:24     56s] 
[05/29 12:59:24     56s] Creating Lib Analyzer ...
[05/29 12:59:24     57s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:24     57s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:24     57s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:24     57s] 
[05/29 12:59:24     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.5 mem=1085.0M
[05/29 12:59:24     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.5 mem=1085.0M
[05/29 12:59:24     57s] Creating Lib Analyzer, finished. 
[05/29 12:59:24     57s] 
[05/29 12:59:24     57s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:59:24     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.5 mem=1085.0M
[05/29 12:59:24     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.5 mem=1085.0M
[05/29 12:59:25     58s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:25     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.10
[05/29 12:59:25     58s] *** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:58.5/0:01:13.9 (0.8), mem = 1085.0M
[05/29 12:59:25     58s] End: GigaOpt high fanout net optimization
[05/29 12:59:25     58s] Deleting Lib Analyzer.
[05/29 12:59:25     58s] Begin: GigaOpt DRV Optimization
[05/29 12:59:25     58s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/29 12:59:25     58s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:25     58s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:25     58s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:25     58s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:58.6/0:01:13.9 (0.8), mem = 1085.0M
[05/29 12:59:25     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.11
[05/29 12:59:25     58s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:25     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.6 mem=1085.0M
[05/29 12:59:25     58s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:59:25     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1085.0M
[05/29 12:59:25     58s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:25     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1085.0M
[05/29 12:59:25     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1085.0M
[05/29 12:59:25     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1085.0MB).
[05/29 12:59:25     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1085.0M
[05/29 12:59:25     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.6 mem=1085.0M
[05/29 12:59:25     58s] 
[05/29 12:59:25     58s] Creating Lib Analyzer ...
[05/29 12:59:25     58s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:25     58s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:25     58s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:25     58s] 
[05/29 12:59:26     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.2 mem=1085.0M
[05/29 12:59:26     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.2 mem=1085.0M
[05/29 12:59:26     59s] Creating Lib Analyzer, finished. 
[05/29 12:59:26     59s] 
[05/29 12:59:26     59s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:59:26     59s] ### Creating LA Mngr. totSessionCpu=0:00:59.2 mem=1085.0M
[05/29 12:59:26     59s] ### Creating LA Mngr, finished. totSessionCpu=0:00:59.2 mem=1085.0M
[05/29 12:59:27     60s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1104.1M
[05/29 12:59:27     60s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1104.1M
[05/29 12:59:27     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:27     60s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/29 12:59:27     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:27     60s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 12:59:27     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:27     60s] Info: violation cost 1.077157 (cap = 1.077157, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:27     60s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.02|    -0.14|       0|       0|       0|  68.02|          |         |
[05/29 12:59:27     60s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:27     60s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -3.06|       1|       0|       0|  68.02| 0:00:00.0|  1142.3M|
[05/29 12:59:27     60s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:27     60s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -3.06|       0|       0|       0|  68.02| 0:00:00.0|  1142.3M|
[05/29 12:59:27     60s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:27     60s] 
[05/29 12:59:27     60s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1142.3M) ***
[05/29 12:59:27     60s] 
[05/29 12:59:27     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.041, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:1158.3M
[05/29 12:59:27     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.11
[05/29 12:59:27     60s] OPERPROF: Starting RefinePlace at level 1, MEM:1158.3M
[05/29 12:59:27     60s] *** Starting refinePlace (0:01:00 mem=1158.3M) ***
[05/29 12:59:27     60s] Total net bbox length = 1.234e+04 (8.534e+03 3.808e+03) (ext = 5.980e+02)
[05/29 12:59:27     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:27     60s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1158.3M
[05/29 12:59:27     60s] Starting refinePlace ...
[05/29 12:59:27     60s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:27     60s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:59:27     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1158.3MB) @(0:01:00 - 0:01:00).
[05/29 12:59:27     60s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:27     60s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 12:59:27     60s] 
[05/29 12:59:27     60s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:27     60s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:27     60s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1158.3MB) @(0:01:00 - 0:01:00).
[05/29 12:59:27     60s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:27     60s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1158.3MB
[05/29 12:59:27     60s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:27     60s]   maximum (X+Y) =         0.00 um
[05/29 12:59:27     60s]   mean    (X+Y) =         0.00 um
[05/29 12:59:27     60s] Summary Report:
[05/29 12:59:27     60s] Instances move: 0 (out of 767 movable)
[05/29 12:59:27     60s] Instances flipped: 0
[05/29 12:59:27     60s] Mean displacement: 0.00 um
[05/29 12:59:27     60s] Max displacement: 0.00 um 
[05/29 12:59:27     60s] Total instances moved : 0
[05/29 12:59:27     60s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.016, MEM:1158.3M
[05/29 12:59:27     60s] Total net bbox length = 1.234e+04 (8.534e+03 3.808e+03) (ext = 5.980e+02)
[05/29 12:59:27     60s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1158.3MB
[05/29 12:59:27     60s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1158.3MB) @(0:01:00 - 0:01:00).
[05/29 12:59:27     60s] *** Finished refinePlace (0:01:00 mem=1158.3M) ***
[05/29 12:59:27     60s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.11
[05/29 12:59:27     60s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1158.3M
[05/29 12:59:27     60s] *** maximum move = 0.00 um ***
[05/29 12:59:27     60s] *** Finished re-routing un-routed nets (1158.3M) ***
[05/29 12:59:27     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1158.3M
[05/29 12:59:27     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1158.3M
[05/29 12:59:27     60s] 
[05/29 12:59:27     60s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1158.3M) ***
[05/29 12:59:27     60s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.11
[05/29 12:59:27     60s] *** DrvOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:00.4/0:01:15.7 (0.8), mem = 1123.2M
[05/29 12:59:27     60s] End: GigaOpt DRV Optimization
[05/29 12:59:27     60s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/29 12:59:27     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1085.2M
[05/29 12:59:27     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1085.2M
[05/29 12:59:27     60s] 
------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1085.2M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.125  | -0.015  | -0.125  |
|           TNS (ns):| -3.063  | -0.066  | -2.997  |
|    Violating Paths:|   55    |   10    |   46    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.078%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 876.4M, totSessionCpu=0:01:00 **
[05/29 12:59:27     60s] *** Timing NOT met, worst failing slack is -0.125
[05/29 12:59:27     60s] *** Check timing (0:00:00.0)
[05/29 12:59:27     60s] Deleting Lib Analyzer.
[05/29 12:59:27     60s] Begin: GigaOpt Optimization in TNS mode
[05/29 12:59:27     60s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/29 12:59:27     60s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:27     60s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:27     60s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:27     60s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.5/0:01:15.8 (0.8), mem = 1085.2M
[05/29 12:59:27     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.12
[05/29 12:59:27     60s] PhyDesignGrid: maxLocalDensity 0.95
[05/29 12:59:27     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:27     60s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:59:27     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1085.2M
[05/29 12:59:27     60s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:27     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1085.2M
[05/29 12:59:27     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1085.2M
[05/29 12:59:27     60s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1085.2MB).
[05/29 12:59:27     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.041, MEM:1085.2M
[05/29 12:59:27     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:27     60s] 
[05/29 12:59:27     60s] Creating Lib Analyzer ...
[05/29 12:59:27     60s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:27     60s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:27     60s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:27     60s] 
[05/29 12:59:28     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:28     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:28     61s] Creating Lib Analyzer, finished. 
[05/29 12:59:28     61s] 
[05/29 12:59:28     61s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:59:28     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:28     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1085.2M
[05/29 12:59:31     63s] *info: 1 clock net excluded
[05/29 12:59:31     63s] *info: 2 special nets excluded.
[05/29 12:59:31     63s] *info: 1 ideal net excluded from IPO operation.
[05/29 12:59:31     63s] *info: 2 no-driver nets excluded.
[05/29 12:59:31     63s] *info: 1 net with fixed/cover wires excluded.
[05/29 12:59:32     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.765.2
[05/29 12:59:32     64s] PathGroup :  reg2reg  TargetSlack : 0 
[05/29 12:59:32     64s] ** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -3.063 Density 68.08
[05/29 12:59:32     64s] Optimizer TNS Opt
[05/29 12:59:32     64s] OptDebug: Start of Optimizer TNS Pass: default* WNS -0.125 TNS -2.997; reg2reg* WNS -0.015 TNS -0.066; HEPG WNS -0.015 TNS -0.066; all paths WNS -0.125 TNS -3.063
[05/29 12:59:32     64s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.015ns TNS -0.066ns; HEPG WNS -0.015ns TNS -0.066ns; all paths WNS -0.125ns TNS -3.063ns; Real time 0:00:17.0
[05/29 12:59:32     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1104.3M
[05/29 12:59:32     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1104.3M
[05/29 12:59:32     64s] Active Path Group: reg2reg  
[05/29 12:59:32     64s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:32     64s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:32     64s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:32     64s] |  -0.015|   -0.125|  -0.066|   -3.063|    68.08%|   0:00:00.0| 1120.3M|   typical|  reg2reg| pip_sum1_reg_8_/D      |
[05/29 12:59:32     65s] |   0.000|   -0.125|   0.000|   -2.951|    68.43%|   0:00:00.0| 1211.1M|   typical|       NA| NA                     |
[05/29 12:59:32     65s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1211.1M) ***
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1211.1M) ***
[05/29 12:59:32     65s] OptDebug: End of Optimizer TNS Pass: default* WNS -0.125 TNS -2.951; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.125 TNS -2.951
[05/29 12:59:32     65s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS -0.125ns TNS -2.951ns; Real time 0:00:17.0
[05/29 12:59:32     65s] ** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -2.951 Density 68.43
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.765.3
[05/29 12:59:32     65s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.042, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:1211.1M
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.12
[05/29 12:59:32     65s] OPERPROF: Starting RefinePlace at level 1, MEM:1211.1M
[05/29 12:59:32     65s] *** Starting refinePlace (0:01:05 mem=1211.1M) ***
[05/29 12:59:32     65s] Total net bbox length = 1.234e+04 (8.534e+03 3.805e+03) (ext = 5.980e+02)
[05/29 12:59:32     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:32     65s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1211.1M
[05/29 12:59:32     65s] default core: bins with density > 0.750 = 14.29 % ( 2 / 14 )
[05/29 12:59:32     65s] Density distribution unevenness ratio = 5.760%
[05/29 12:59:32     65s] RPlace IncrNP Skipped
[05/29 12:59:32     65s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1211.1MB) @(0:01:05 - 0:01:05).
[05/29 12:59:32     65s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.001, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1211.1M
[05/29 12:59:32     65s] Starting refinePlace ...
[05/29 12:59:32     65s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:32     65s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:59:32     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1211.1MB) @(0:01:05 - 0:01:05).
[05/29 12:59:32     65s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:32     65s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:32     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:32     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1211.1MB) @(0:01:05 - 0:01:05).
[05/29 12:59:32     65s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:32     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1211.1MB
[05/29 12:59:32     65s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:32     65s]   maximum (X+Y) =         0.00 um
[05/29 12:59:32     65s]   mean    (X+Y) =         0.00 um
[05/29 12:59:32     65s] Summary Report:
[05/29 12:59:32     65s] Instances move: 0 (out of 767 movable)
[05/29 12:59:32     65s] Instances flipped: 0
[05/29 12:59:32     65s] Mean displacement: 0.00 um
[05/29 12:59:32     65s] Max displacement: 0.00 um 
[05/29 12:59:32     65s] Total instances moved : 0
[05/29 12:59:32     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.016, MEM:1211.1M
[05/29 12:59:32     65s] Total net bbox length = 1.234e+04 (8.534e+03 3.805e+03) (ext = 5.980e+02)
[05/29 12:59:32     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1211.1MB
[05/29 12:59:32     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1211.1MB) @(0:01:05 - 0:01:05).
[05/29 12:59:32     65s] *** Finished refinePlace (0:01:05 mem=1211.1M) ***
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.12
[05/29 12:59:32     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1211.1M
[05/29 12:59:32     65s] *** maximum move = 0.00 um ***
[05/29 12:59:32     65s] *** Finished re-routing un-routed nets (1211.1M) ***
[05/29 12:59:32     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1211.1M
[05/29 12:59:32     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1211.1M
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1211.1M) ***
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.765.3
[05/29 12:59:32     65s] ** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -2.951 Density 68.43
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1211.1M) ***
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.765.2
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.12
[05/29 12:59:32     65s] *** SetupOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:01:05.3/0:01:20.6 (0.8), mem = 1176.0M
[05/29 12:59:32     65s] End: GigaOpt Optimization in TNS mode
[05/29 12:59:32     65s] Deleting Lib Analyzer.
[05/29 12:59:32     65s] Begin: GigaOpt Optimization in WNS mode
[05/29 12:59:32     65s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/29 12:59:32     65s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:32     65s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:32     65s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:32     65s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.4/0:01:20.7 (0.8), mem = 1098.0M
[05/29 12:59:32     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.13
[05/29 12:59:32     65s] PhyDesignGrid: maxLocalDensity 1.00
[05/29 12:59:32     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1098.0M
[05/29 12:59:32     65s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:59:32     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1098.0M
[05/29 12:59:32     65s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:32     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1098.0M
[05/29 12:59:32     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1098.0M
[05/29 12:59:32     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1098.0MB).
[05/29 12:59:32     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1098.0M
[05/29 12:59:32     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1098.0M
[05/29 12:59:32     65s] 
[05/29 12:59:32     65s] Creating Lib Analyzer ...
[05/29 12:59:32     65s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:32     65s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:32     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:32     65s] 
[05/29 12:59:33     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1100.0M
[05/29 12:59:33     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1100.0M
[05/29 12:59:33     66s] Creating Lib Analyzer, finished. 
[05/29 12:59:33     66s] 
[05/29 12:59:33     66s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:59:33     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1100.0M
[05/29 12:59:33     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1100.0M
[05/29 12:59:35     68s] *info: 1 clock net excluded
[05/29 12:59:35     68s] *info: 2 special nets excluded.
[05/29 12:59:35     68s] *info: 1 ideal net excluded from IPO operation.
[05/29 12:59:35     68s] *info: 2 no-driver nets excluded.
[05/29 12:59:35     68s] *info: 1 net with fixed/cover wires excluded.
[05/29 12:59:36     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.765.3
[05/29 12:59:36     69s] PathGroup :  reg2reg  TargetSlack : 0.0556 
[05/29 12:59:36     69s] ** GigaOpt Optimizer WNS Slack -0.125 TNS Slack -2.951 Density 68.43
[05/29 12:59:36     69s] Optimizer WNS Pass 0
[05/29 12:59:36     69s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.125 TNS -2.951; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.125 TNS -2.951
[05/29 12:59:36     69s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS -0.125ns TNS -2.951ns; Real time 0:00:21.0
[05/29 12:59:36     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1119.1M
[05/29 12:59:36     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1119.1M
[05/29 12:59:36     69s] Active Path Group: reg2reg  
[05/29 12:59:36     69s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:36     69s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:36     69s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:36     69s] |   0.001|   -0.125|   0.000|   -2.951|    68.43%|   0:00:00.0| 1135.1M|   typical|  reg2reg| pip_sum3_reg_7_/D      |
[05/29 12:59:37     70s] |   0.010|   -0.125|   0.000|   -2.998|    69.57%|   0:00:01.0| 1211.4M|   typical|  reg2reg| pip_sum_sum1_reg_8_/D  |
[05/29 12:59:37     70s] |   0.035|   -0.125|   0.000|   -3.017|    70.23%|   0:00:00.0| 1212.4M|   typical|  reg2reg| pip_sum_sum1_reg_11_/D |
[05/29 12:59:38     70s] |   0.043|   -0.125|   0.000|   -2.990|    71.01%|   0:00:01.0| 1212.4M|   typical|  reg2reg| pip_sum_sum_reg_9_/D   |
[05/29 12:59:38     70s] |   0.071|   -0.125|   0.000|   -2.990|    71.19%|   0:00:00.0| 1212.4M|   typical|  reg2reg| pip_sum_reg_6_/S0      |
[05/29 12:59:38     70s] |   0.071|   -0.125|   0.000|   -2.990|    71.19%|   0:00:00.0| 1212.4M|   typical|  reg2reg| pip_sum_reg_6_/S0      |
[05/29 12:59:38     70s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:38     70s] 
[05/29 12:59:38     70s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1212.4M) ***
[05/29 12:59:38     70s] Active Path Group: default 
[05/29 12:59:38     70s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:38     70s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[05/29 12:59:38     70s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:38     70s] |  -0.125|   -0.125|  -2.990|   -2.990|    71.19%|   0:00:00.0| 1212.4M|   typical|  default| pip_pp1_reg_0__3_/D    |
[05/29 12:59:38     70s] |  -0.062|   -0.062|  -0.808|   -0.808|    71.21%|   0:00:00.0| 1212.4M|   typical|  default| pip_pp1_reg_0__3_/D    |
[05/29 12:59:38     71s] |  -0.048|   -0.048|  -0.294|   -0.294|    71.34%|   0:00:00.0| 1212.4M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:38     71s] |  -0.019|   -0.019|  -0.054|   -0.054|    71.47%|   0:00:00.0| 1212.4M|   typical|  default| pip_sum1_reg_4_/D      |
[05/29 12:59:38     71s] |   0.000|    0.000|   0.000|    0.000|    71.77%|   0:00:00.0| 1212.4M|   typical|  default| pip_pp3_reg_0__7_/D    |
[05/29 12:59:38     71s] |   0.032|    0.032|   0.000|    0.000|    72.28%|   0:00:00.0| 1212.4M|   typical|  default| pip_pp_reg_0__2_/D     |
[05/29 12:59:38     71s] |   0.065|    0.065|   0.000|    0.000|    72.59%|   0:00:00.0| 1213.4M|   typical|  default| pip_pp_reg_0__2_/D     |
[05/29 12:59:38     71s] |   0.066|    0.066|   0.000|    0.000|    72.59%|   0:00:00.0| 1213.4M|   typical|  default| pip_pp_reg_0__2_/D     |
[05/29 12:59:38     71s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[05/29 12:59:38     71s] 
[05/29 12:59:38     71s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1213.4M) ***
[05/29 12:59:38     71s] 
[05/29 12:59:38     71s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1213.4M) ***
[05/29 12:59:38     71s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.066 TNS 0.000; reg2reg* WNS 0.073 TNS 0.000; HEPG WNS 0.073 TNS 0.000; all paths WNS 0.066 TNS 0.000
[05/29 12:59:38     71s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.073ns TNS 0.000ns; HEPG WNS 0.073ns TNS 0.000ns; all paths WNS 0.066ns TNS 0.000ns; Real time 0:00:23.0
[05/29 12:59:38     71s] ** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 72.59
[05/29 12:59:38     71s] Placement Snapshot: Density distribution:
[05/29 12:59:38     71s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:38     71s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:38     71s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:38     71s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:38     71s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:38     71s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:38     71s] [0.70 - 0.75]: 1 (7.14%)
[05/29 12:59:38     71s] [0.65 - 0.70]: 0 (0.00%)
[05/29 12:59:38     71s] [0.60 - 0.65]: 1 (7.14%)
[05/29 12:59:38     71s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:38     71s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:38     71s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:38     71s] [0.40 - 0.45]: 1 (7.14%)
[05/29 12:59:38     71s] [0.35 - 0.40]: 0 (0.00%)
[05/29 12:59:38     71s] [0.30 - 0.35]: 3 (21.43%)
[05/29 12:59:38     71s] [0.25 - 0.30]: 6 (42.86%)
[05/29 12:59:38     71s] [0.20 - 0.25]: 1 (7.14%)
[05/29 12:59:38     71s] [0.15 - 0.20]: 1 (7.14%)
[05/29 12:59:38     71s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:38     71s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:38     71s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:38     71s] Begin: Area Reclaim Optimization
[05/29 12:59:38     71s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.6/0:01:26.9 (0.8), mem = 1213.4M
[05/29 12:59:38     71s] Usable buffer cells for single buffer setup transform:
[05/29 12:59:38     71s] CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS 
[05/29 12:59:38     71s] Number of usable buffer cells above: 16
[05/29 12:59:39     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1213.4M
[05/29 12:59:39     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1213.4M
[05/29 12:59:39     71s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 72.59
[05/29 12:59:39     71s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:39     71s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:59:39     71s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:39     71s] |    72.59%|        -|   0.066|   0.000|   0:00:00.0| 1213.4M|
[05/29 12:59:39     71s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:39     72s] |    72.52%|        1|   0.065|   0.000|   0:00:00.0| 1213.4M|
[05/29 12:59:39     72s] |    72.41%|        4|   0.065|   0.000|   0:00:00.0| 1213.4M|
[05/29 12:59:39     72s] |    72.41%|        0|   0.065|   0.000|   0:00:00.0| 1213.4M|
[05/29 12:59:39     72s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:39     72s] Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 72.41
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 4 **
[05/29 12:59:39     72s] --------------------------------------------------------------
[05/29 12:59:39     72s] |                                   | Total     | Sequential |
[05/29 12:59:39     72s] --------------------------------------------------------------
[05/29 12:59:39     72s] | Num insts resized                 |       4  |       0    |
[05/29 12:59:39     72s] | Num insts undone                  |       0  |       0    |
[05/29 12:59:39     72s] | Num insts Downsized               |       4  |       0    |
[05/29 12:59:39     72s] | Num insts Samesized               |       0  |       0    |
[05/29 12:59:39     72s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:59:39     72s] | Num multiple commits+uncommits    |       0  |       -    |
[05/29 12:59:39     72s] --------------------------------------------------------------
[05/29 12:59:39     72s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[05/29 12:59:39     72s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:12.1/0:01:27.4 (0.8), mem = 1213.4M
[05/29 12:59:39     72s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1213.40M, totSessionCpu=0:01:12).
[05/29 12:59:39     72s] Placement Snapshot: Density distribution:
[05/29 12:59:39     72s] [1.00 -  +++]: 0 (0.00%)
[05/29 12:59:39     72s] [0.95 - 1.00]: 0 (0.00%)
[05/29 12:59:39     72s] [0.90 - 0.95]: 0 (0.00%)
[05/29 12:59:39     72s] [0.85 - 0.90]: 0 (0.00%)
[05/29 12:59:39     72s] [0.80 - 0.85]: 0 (0.00%)
[05/29 12:59:39     72s] [0.75 - 0.80]: 0 (0.00%)
[05/29 12:59:39     72s] [0.70 - 0.75]: 1 (7.14%)
[05/29 12:59:39     72s] [0.65 - 0.70]: 0 (0.00%)
[05/29 12:59:39     72s] [0.60 - 0.65]: 1 (7.14%)
[05/29 12:59:39     72s] [0.55 - 0.60]: 0 (0.00%)
[05/29 12:59:39     72s] [0.50 - 0.55]: 0 (0.00%)
[05/29 12:59:39     72s] [0.45 - 0.50]: 0 (0.00%)
[05/29 12:59:39     72s] [0.40 - 0.45]: 1 (7.14%)
[05/29 12:59:39     72s] [0.35 - 0.40]: 0 (0.00%)
[05/29 12:59:39     72s] [0.30 - 0.35]: 3 (21.43%)
[05/29 12:59:39     72s] [0.25 - 0.30]: 7 (50.00%)
[05/29 12:59:39     72s] [0.20 - 0.25]: 0 (0.00%)
[05/29 12:59:39     72s] [0.15 - 0.20]: 1 (7.14%)
[05/29 12:59:39     72s] [0.10 - 0.15]: 0 (0.00%)
[05/29 12:59:39     72s] [0.05 - 0.10]: 0 (0.00%)
[05/29 12:59:39     72s] [0.00 - 0.05]: 0 (0.00%)
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.765.4
[05/29 12:59:39     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1213.4M
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.13
[05/29 12:59:39     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1213.4M
[05/29 12:59:39     72s] *** Starting refinePlace (0:01:12 mem=1213.4M) ***
[05/29 12:59:39     72s] Total net bbox length = 1.232e+04 (8.513e+03 3.803e+03) (ext = 5.968e+02)
[05/29 12:59:39     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:39     72s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1213.4M
[05/29 12:59:39     72s] default core: bins with density > 0.750 = 50.00 % ( 7 / 14 )
[05/29 12:59:39     72s] Density distribution unevenness ratio = 5.740%
[05/29 12:59:39     72s] RPlace IncrNP Skipped
[05/29 12:59:39     72s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1213.4MB) @(0:01:12 - 0:01:12).
[05/29 12:59:39     72s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.001, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1213.4M
[05/29 12:59:39     72s] Starting refinePlace ...
[05/29 12:59:39     72s] ** Cut row section cpu time 0:00:00.0.
[05/29 12:59:39     72s]    Spread Effort: high, standalone mode, useDDP on.
[05/29 12:59:39     72s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1213.4MB) @(0:01:12 - 0:01:12).
[05/29 12:59:39     72s] Move report: preRPlace moves 68 insts, mean move: 0.88 um, max move: 3.60 um
[05/29 12:59:39     72s] 	Max move on inst (U695): (135.20, 15.60) --> (135.20, 12.00)
[05/29 12:59:39     72s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XNOR2X1TS
[05/29 12:59:39     72s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:39     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:39     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1213.4MB) @(0:01:12 - 0:01:12).
[05/29 12:59:39     72s] Move report: Detail placement moves 68 insts, mean move: 0.88 um, max move: 3.60 um
[05/29 12:59:39     72s] 	Max move on inst (U695): (135.20, 15.60) --> (135.20, 12.00)
[05/29 12:59:39     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1213.4MB
[05/29 12:59:39     72s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:39     72s]   maximum (X+Y) =         3.60 um
[05/29 12:59:39     72s]   inst (U695) with max move: (135.2, 15.6) -> (135.2, 12)
[05/29 12:59:39     72s]   mean    (X+Y) =         0.88 um
[05/29 12:59:39     72s] Summary Report:
[05/29 12:59:39     72s] Instances move: 68 (out of 770 movable)
[05/29 12:59:39     72s] Instances flipped: 0
[05/29 12:59:39     72s] Mean displacement: 0.88 um
[05/29 12:59:39     72s] Max displacement: 3.60 um (Instance: U695) (135.2, 15.6) -> (135.2, 12)
[05/29 12:59:39     72s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XNOR2X1TS
[05/29 12:59:39     72s] Total instances moved : 68
[05/29 12:59:39     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.017, MEM:1213.4M
[05/29 12:59:39     72s] Total net bbox length = 1.235e+04 (8.533e+03 3.812e+03) (ext = 5.964e+02)
[05/29 12:59:39     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1213.4MB
[05/29 12:59:39     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1213.4MB) @(0:01:12 - 0:01:12).
[05/29 12:59:39     72s] *** Finished refinePlace (0:01:12 mem=1213.4M) ***
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.13
[05/29 12:59:39     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1213.4M
[05/29 12:59:39     72s] *** maximum move = 3.60 um ***
[05/29 12:59:39     72s] *** Finished re-routing un-routed nets (1213.4M) ***
[05/29 12:59:39     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1213.4M
[05/29 12:59:39     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1213.4M
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1213.4M) ***
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.765.4
[05/29 12:59:39     72s] ** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 72.46
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1213.4M) ***
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.765.3
[05/29 12:59:39     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.13
[05/29 12:59:39     72s] *** SetupOpt [finish] : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:01:12.2/0:01:27.5 (0.8), mem = 1178.3M
[05/29 12:59:39     72s] End: GigaOpt Optimization in WNS mode
[05/29 12:59:39     72s] Deleting Lib Analyzer.
[05/29 12:59:39     72s] **INFO: Flow update: Design timing is met.
[05/29 12:59:39     72s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/29 12:59:39     72s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:39     72s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:39     72s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:39     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1097.3M
[05/29 12:59:39     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1097.3M
[05/29 12:59:39     72s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 12:59:39     72s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:39     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1116.4M
[05/29 12:59:39     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1116.4M
[05/29 12:59:39     72s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:39     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1116.4M
[05/29 12:59:39     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1116.4M
[05/29 12:59:39     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1116.4MB).
[05/29 12:59:39     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1116.4M
[05/29 12:59:39     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1116.4M
[05/29 12:59:39     72s] Begin: Area Reclaim Optimization
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] Creating Lib Analyzer ...
[05/29 12:59:39     72s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:39     72s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:39     72s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:39     72s] 
[05/29 12:59:39     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=1136.4M
[05/29 12:59:40     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=1136.4M
[05/29 12:59:40     72s] Creating Lib Analyzer, finished. 
[05/29 12:59:40     72s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.9/0:01:28.2 (0.8), mem = 1136.4M
[05/29 12:59:40     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.14
[05/29 12:59:40     72s] 
[05/29 12:59:40     72s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/29 12:59:40     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1136.4M
[05/29 12:59:40     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1136.4M
[05/29 12:59:40     72s] Usable buffer cells for single buffer setup transform:
[05/29 12:59:40     72s] CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS 
[05/29 12:59:40     72s] Number of usable buffer cells above: 16
[05/29 12:59:40     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1136.4M
[05/29 12:59:40     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1136.4M
[05/29 12:59:40     73s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 72.46
[05/29 12:59:40     73s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:40     73s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/29 12:59:40     73s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:40     73s] |    72.46%|        -|   0.066|   0.000|   0:00:00.0| 1136.4M|
[05/29 12:59:40     73s] |    72.46%|        0|   0.065|   0.000|   0:00:00.0| 1157.0M|
[05/29 12:59:40     73s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:40     73s] |    72.46%|        0|   0.065|   0.000|   0:00:00.0| 1157.0M|
[05/29 12:59:40     73s] |    72.46%|        0|   0.065|   0.000|   0:00:00.0| 1157.0M|
[05/29 12:59:40     73s] |    72.38%|        3|   0.065|   0.000|   0:00:00.0| 1176.1M|
[05/29 12:59:40     73s] |    72.38%|        0|   0.065|   0.000|   0:00:00.0| 1176.1M|
[05/29 12:59:40     73s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/29 12:59:40     73s] |    72.38%|        0|   0.065|   0.000|   0:00:00.0| 1176.1M|
[05/29 12:59:40     73s] +----------+---------+--------+--------+------------+--------+
[05/29 12:59:40     73s] Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 72.38
[05/29 12:59:40     73s] 
[05/29 12:59:40     73s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[05/29 12:59:40     73s] --------------------------------------------------------------
[05/29 12:59:40     73s] |                                   | Total     | Sequential |
[05/29 12:59:40     73s] --------------------------------------------------------------
[05/29 12:59:40     73s] | Num insts resized                 |       1  |       0    |
[05/29 12:59:40     73s] | Num insts undone                  |       2  |       2    |
[05/29 12:59:40     73s] | Num insts Downsized               |       1  |       0    |
[05/29 12:59:40     73s] | Num insts Samesized               |       0  |       0    |
[05/29 12:59:40     73s] | Num insts Upsized                 |       0  |       0    |
[05/29 12:59:40     73s] | Num multiple commits+uncommits    |       0  |       -    |
[05/29 12:59:40     73s] --------------------------------------------------------------
[05/29 12:59:40     73s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[05/29 12:59:40     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1176.1M
[05/29 12:59:40     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.14
[05/29 12:59:40     73s] OPERPROF: Starting RefinePlace at level 1, MEM:1176.1M
[05/29 12:59:40     73s] *** Starting refinePlace (0:01:13 mem=1176.1M) ***
[05/29 12:59:40     73s] Total net bbox length = 1.235e+04 (8.534e+03 3.812e+03) (ext = 5.964e+02)
[05/29 12:59:40     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:40     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1176.1M
[05/29 12:59:40     73s] Starting refinePlace ...
[05/29 12:59:40     73s] 
[05/29 12:59:40     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 12:59:40     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:40     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1176.1MB) @(0:01:13 - 0:01:13).
[05/29 12:59:40     73s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 12:59:40     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1176.1MB
[05/29 12:59:40     73s] Statistics of distance of Instance movement in refine placement:
[05/29 12:59:40     73s]   maximum (X+Y) =         0.00 um
[05/29 12:59:40     73s]   mean    (X+Y) =         0.00 um
[05/29 12:59:40     73s] Summary Report:
[05/29 12:59:40     73s] Instances move: 0 (out of 770 movable)
[05/29 12:59:40     73s] Instances flipped: 0
[05/29 12:59:40     73s] Mean displacement: 0.00 um
[05/29 12:59:40     73s] Max displacement: 0.00 um 
[05/29 12:59:40     73s] Total instances moved : 0
[05/29 12:59:40     73s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1176.1M
[05/29 12:59:40     73s] Total net bbox length = 1.235e+04 (8.534e+03 3.812e+03) (ext = 5.964e+02)
[05/29 12:59:40     73s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1176.1MB
[05/29 12:59:40     73s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1176.1MB) @(0:01:13 - 0:01:13).
[05/29 12:59:40     73s] *** Finished refinePlace (0:01:13 mem=1176.1M) ***
[05/29 12:59:40     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.14
[05/29 12:59:40     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1176.1M
[05/29 12:59:40     73s] *** maximum move = 0.00 um ***
[05/29 12:59:40     73s] *** Finished re-routing un-routed nets (1176.1M) ***
[05/29 12:59:40     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1176.1M
[05/29 12:59:40     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1176.1M
[05/29 12:59:40     73s] 
[05/29 12:59:40     73s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1176.1M) ***
[05/29 12:59:40     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.14
[05/29 12:59:40     73s] *** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:13.5/0:01:28.8 (0.8), mem = 1176.1M
[05/29 12:59:40     73s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1102.99M, totSessionCpu=0:01:14).
[05/29 12:59:40     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1102.9M
[05/29 12:59:40     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1102.9M
[05/29 12:59:40     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Reading DB...
[05/29 12:59:40     73s] (I)       Read data from FE... (mem=1102.9M)
[05/29 12:59:40     73s] (I)       Read nodes and places... (mem=1102.9M)
[05/29 12:59:40     73s] (I)       Done Read nodes and places (cpu=0.000s, mem=1102.9M)
[05/29 12:59:40     73s] (I)       Read nets... (mem=1102.9M)
[05/29 12:59:40     73s] (I)       Done Read nets (cpu=0.000s, mem=1102.9M)
[05/29 12:59:40     73s] (I)       Done Read data from FE (cpu=0.000s, mem=1102.9M)
[05/29 12:59:40     73s] (I)       before initializing RouteDB syMemory usage = 1102.9 MB
[05/29 12:59:40     73s] (I)       Honor MSV route constraint: false
[05/29 12:59:40     73s] (I)       Maximum routing layer  : 3
[05/29 12:59:40     73s] (I)       Minimum routing layer  : 2
[05/29 12:59:40     73s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:40     73s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:40     73s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:40     73s] (I)       Reverse direction      : 
[05/29 12:59:40     73s] (I)       Honor partition pin guides: true
[05/29 12:59:40     73s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:40     73s] (I)       Route secondary PG pins: false
[05/29 12:59:40     73s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:40     73s] (I)                              : true
[05/29 12:59:40     73s] (I)                              : true
[05/29 12:59:40     73s] (I)                              : true
[05/29 12:59:40     73s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:40     73s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:40     73s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:40     73s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:40     73s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:40     73s] (I)       build grid graph
[05/29 12:59:40     73s] (I)       build grid graph start
[05/29 12:59:40     73s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:40     73s] [NR-eGR] M1 has no routable track
[05/29 12:59:40     73s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:40     73s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:40     73s] (I)       build grid graph end
[05/29 12:59:40     73s] (I)       ===========================================================================
[05/29 12:59:40     73s] (I)       == Report All Rule Vias ==
[05/29 12:59:40     73s] (I)       ===========================================================================
[05/29 12:59:40     73s] (I)        Via Rule : (Default)
[05/29 12:59:40     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:40     73s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:40     73s] (I)        1    2 : V1_V                       12 : V1_2CUT_N                
[05/29 12:59:40     73s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:40     73s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:40     73s] (I)        4    5 : VQ_H                       24 : VQ_2CUT_N                
[05/29 12:59:40     73s] (I)        5   26 : FY_2CUT_E                  28 : FY_2CUT_N                
[05/29 12:59:40     73s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:40     73s] (I)        7   34 : F1_2CUT_E                  36 : F1_2CUT_N                
[05/29 12:59:40     73s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:40     73s] (I)       ===========================================================================
[05/29 12:59:40     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:40     73s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:40     73s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:40     73s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:40     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:40     73s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:40     73s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:40     73s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:40     73s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:40     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:40     73s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 310
[05/29 12:59:40     73s] (I)       readDataFromPlaceDB
[05/29 12:59:40     73s] (I)       Read net information..
[05/29 12:59:40     73s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=1
[05/29 12:59:40     73s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:40     73s] 
[05/29 12:59:40     73s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:40     73s] (I)       Start initializing grid graph
[05/29 12:59:40     73s] (I)       End initializing grid graph
[05/29 12:59:40     73s] (I)       Model blockages into capacity
[05/29 12:59:40     73s] (I)       Read Num Blocks=56  Num Prerouted Wires=310  Num CS=0
[05/29 12:59:40     73s] (I)       Started Modeling ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 257
[05/29 12:59:40     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 53
[05/29 12:59:40     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Number of ignored nets = 1
[05/29 12:59:40     73s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:40     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:40     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:40     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1102.9 MB
[05/29 12:59:40     73s] (I)       Ndr track 0 does not exist
[05/29 12:59:40     73s] (I)       Layer1  viaCost=200.00
[05/29 12:59:40     73s] (I)       Layer2  viaCost=100.00
[05/29 12:59:40     73s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:40     73s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:40     73s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:40     73s] (I)       Site width          :   400  (dbu)
[05/29 12:59:40     73s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:40     73s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:40     73s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:40     73s] (I)       Grid                :    71    20     3
[05/29 12:59:40     73s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:40     73s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:40     73s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:40     73s] (I)       Default wire width  :   160   200   200
[05/29 12:59:40     73s] (I)       Default wire space  :   160   200   200
[05/29 12:59:40     73s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:40     73s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:40     73s] (I)       First track coord   :     0   200   200
[05/29 12:59:40     73s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:40     73s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:40     73s] (I)       Num of masks        :     1     1     1
[05/29 12:59:40     73s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:40     73s] (I)       --------------------------------------------------------
[05/29 12:59:40     73s] 
[05/29 12:59:40     73s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:40     73s] [NR-eGR] Rule id: 0  Nets: 788 
[05/29 12:59:40     73s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:40     73s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:40     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:40     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:40     73s] [NR-eGR] ========================================
[05/29 12:59:40     73s] [NR-eGR] 
[05/29 12:59:40     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:40     73s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:40     73s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:40     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1102.9 MB
[05/29 12:59:40     73s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Global Routing ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       ============= Initialization =============
[05/29 12:59:40     73s] (I)       totalPins=2126  totalGlobalPin=1979 (93.09%)
[05/29 12:59:40     73s] (I)       Started Build MST ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Generate topology with single threads
[05/29 12:59:40     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:40     73s] [NR-eGR] Layer group 1: route 788 net(s) in layer range [2, 3]
[05/29 12:59:40     73s] (I)       ============  Phase 1a Route ============
[05/29 12:59:40     73s] (I)       Started Phase 1a ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] (I)       ============  Phase 1b Route ============
[05/29 12:59:40     73s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195200e+04um
[05/29 12:59:40     73s] (I)       ============  Phase 1c Route ============
[05/29 12:59:40     73s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] (I)       ============  Phase 1d Route ============
[05/29 12:59:40     73s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] (I)       ============  Phase 1e Route ============
[05/29 12:59:40     73s] (I)       Started Phase 1e ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195200e+04um
[05/29 12:59:40     73s] [NR-eGR] 
[05/29 12:59:40     73s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:40     73s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       ============  Phase 1l Route ============
[05/29 12:59:40     73s] (I)       
[05/29 12:59:40     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:40     73s] [NR-eGR]                        OverCon            
[05/29 12:59:40     73s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:40     73s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:40     73s] [NR-eGR] ----------------------------------------------
[05/29 12:59:40     73s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:40     73s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:40     73s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:40     73s] [NR-eGR] ----------------------------------------------
[05/29 12:59:40     73s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:40     73s] [NR-eGR] 
[05/29 12:59:40     73s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:40     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:40     73s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:40     73s] (I)       ============= track Assignment ============
[05/29 12:59:40     73s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Started Greedy Track Assignment ( Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/29 12:59:40     73s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] (I)       Run Multi-thread track assignment
[05/29 12:59:40     73s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1102.95 MB )
[05/29 12:59:40     73s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:40     73s] [NR-eGR]     M1  (1F) length: 8.000000e-01um, number of vias: 2238
[05/29 12:59:40     73s] [NR-eGR]     M2  (2V) length: 4.542800e+03um, number of vias: 2815
[05/29 12:59:40     73s] [NR-eGR]     M3  (3H) length: 9.293400e+03um, number of vias: 0
[05/29 12:59:40     73s] [NR-eGR] Total length: 1.383700e+04um, number of vias: 5053
[05/29 12:59:40     73s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:40     73s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/29 12:59:40     73s] [NR-eGR] --------------------------------------------------------------------------
[05/29 12:59:40     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1088.74 MB )
[05/29 12:59:40     73s] Extraction called for design 'mult8x8' of instances=770 and nets=791 using extraction engine 'preRoute' .
[05/29 12:59:40     73s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:40     73s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:40     73s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:40     73s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:40     73s] RCMode: PreRoute
[05/29 12:59:40     73s]       RC Corner Indexes            0   
[05/29 12:59:40     73s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:40     73s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:40     73s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:40     73s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:40     73s] Shrink Factor                : 1.00000
[05/29 12:59:40     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:40     73s] LayerId::1 widthSet size::1
[05/29 12:59:40     73s] LayerId::2 widthSet size::1
[05/29 12:59:40     73s] LayerId::3 widthSet size::1
[05/29 12:59:40     73s] LayerId::4 widthSet size::1
[05/29 12:59:40     73s] LayerId::5 widthSet size::1
[05/29 12:59:40     73s] LayerId::6 widthSet size::1
[05/29 12:59:40     73s] LayerId::7 widthSet size::1
[05/29 12:59:40     73s] LayerId::8 widthSet size::1
[05/29 12:59:40     73s] Updating RC grid for preRoute extraction ...
[05/29 12:59:40     73s] Initializing multi-corner resistance tables ...
[05/29 12:59:40     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1088.742M)
[05/29 12:59:40     73s] Compute RC Scale Done ...
[05/29 12:59:40     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:1088.7M
[05/29 12:59:40     73s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:40     73s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:59:40     73s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:40     73s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:59:40     73s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:40     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:59:40     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:59:40     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1088.7M
[05/29 12:59:40     73s] #################################################################################
[05/29 12:59:40     73s] # Design Stage: PreRoute
[05/29 12:59:40     73s] # Design Name: mult8x8
[05/29 12:59:40     73s] # Design Mode: 130nm
[05/29 12:59:40     73s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:59:40     73s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:59:40     73s] # Signoff Settings: SI Off 
[05/29 12:59:40     73s] #################################################################################
[05/29 12:59:40     73s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:40     73s] Calculate delays in BcWc mode...
[05/29 12:59:40     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1094.9M, InitMEM = 1094.9M)
[05/29 12:59:40     73s] Start delay calculation (fullDC) (1 T). (MEM=1094.95)
[05/29 12:59:40     73s] End AAE Lib Interpolated Model. (MEM=1094.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:41     73s] Total number of fetched objects 790
[05/29 12:59:41     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:41     73s] End delay calculation. (MEM=1133.64 CPU=0:00:00.1 REAL=0:00:01.0)
[05/29 12:59:41     73s] End delay calculation (fullDC). (MEM=1133.64 CPU=0:00:00.2 REAL=0:00:01.0)
[05/29 12:59:41     73s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1133.6M) ***
[05/29 12:59:41     73s] Begin: GigaOpt postEco DRV Optimization
[05/29 12:59:41     73s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[05/29 12:59:41     73s] Info: 1 net with fixed/cover wires excluded.
[05/29 12:59:41     73s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:41     73s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:41     73s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.9/0:01:29.3 (0.8), mem = 1133.6M
[05/29 12:59:41     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.15
[05/29 12:59:41     73s] PhyDesignGrid: maxLocalDensity 0.98
[05/29 12:59:41     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=1133.6M
[05/29 12:59:41     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1133.6M
[05/29 12:59:41     73s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:41     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1133.6M
[05/29 12:59:41     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1133.6M
[05/29 12:59:41     73s] Core basic site is IBM13SITE
[05/29 12:59:41     73s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:41     73s] SiteArray: use 49,152 bytes
[05/29 12:59:41     73s] SiteArray: current memory after site array memory allocation 1133.7M
[05/29 12:59:41     73s] SiteArray: FP blocked sites are writable
[05/29 12:59:41     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:41     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1133.7M
[05/29 12:59:41     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1133.7M
[05/29 12:59:41     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.041, MEM:1133.7M
[05/29 12:59:41     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1133.7M
[05/29 12:59:41     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1133.7MB).
[05/29 12:59:41     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1133.7M
[05/29 12:59:41     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=1133.7M
[05/29 12:59:41     73s] 
[05/29 12:59:41     73s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/29 12:59:41     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1133.7M
[05/29 12:59:41     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1133.7M
[05/29 12:59:42     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1152.8M
[05/29 12:59:42     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1152.8M
[05/29 12:59:42     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:42     75s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/29 12:59:42     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:42     75s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 12:59:42     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:42     75s] Info: violation cost 0.099037 (cap = 0.099037, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:42     75s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0|  72.38|          |         |
[05/29 12:59:42     75s] Info: violation cost 0.099037 (cap = 0.099037, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:42     75s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0|  72.38| 0:00:00.0|  1171.8M|
[05/29 12:59:42     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] ###############################################################################
[05/29 12:59:42     75s] #
[05/29 12:59:42     75s] #  Large fanout net report:  
[05/29 12:59:42     75s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/29 12:59:42     75s] #     - current density: 72.38
[05/29 12:59:42     75s] #
[05/29 12:59:42     75s] #  List of high fanout nets:
[05/29 12:59:42     75s] #
[05/29 12:59:42     75s] ###############################################################################
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] =======================================================================
[05/29 12:59:42     75s]                 Reasons for remaining drv violations
[05/29 12:59:42     75s] =======================================================================
[05/29 12:59:42     75s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] MultiBuffering failure reasons
[05/29 12:59:42     75s] ------------------------------------------------
[05/29 12:59:42     75s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1171.8M) ***
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.15
[05/29 12:59:42     75s] *** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:15.0/0:01:30.4 (0.8), mem = 1152.8M
[05/29 12:59:42     75s] End: GigaOpt postEco DRV Optimization
[05/29 12:59:42     75s] **INFO: Flow update: Design timing is met.
[05/29 12:59:42     75s] **INFO: Flow update: Design timing is met.
[05/29 12:59:42     75s] **INFO: Flow update: Design timing is met.
[05/29 12:59:42     75s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[05/29 12:59:42     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1152.8M
[05/29 12:59:42     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1152.8M
[05/29 12:59:42     75s] Re-routed 0 nets
[05/29 12:59:42     75s] #optDebug: fT-D <X 1 0 0 0>
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] Active setup views:
[05/29 12:59:42     75s]  typical
[05/29 12:59:42     75s]   Dominating endpoints: 0
[05/29 12:59:42     75s]   Dominating TNS: -0.000
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] Extraction called for design 'mult8x8' of instances=770 and nets=791 using extraction engine 'preRoute' .
[05/29 12:59:42     75s] PreRoute RC Extraction called for design mult8x8.
[05/29 12:59:42     75s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:42     75s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:42     75s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:42     75s] RCMode: PreRoute
[05/29 12:59:42     75s]       RC Corner Indexes            0   
[05/29 12:59:42     75s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:42     75s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:42     75s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:42     75s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:42     75s] Shrink Factor                : 1.00000
[05/29 12:59:42     75s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 12:59:42     75s] LayerId::1 widthSet size::1
[05/29 12:59:42     75s] LayerId::2 widthSet size::1
[05/29 12:59:42     75s] LayerId::3 widthSet size::1
[05/29 12:59:42     75s] LayerId::4 widthSet size::1
[05/29 12:59:42     75s] LayerId::5 widthSet size::1
[05/29 12:59:42     75s] LayerId::6 widthSet size::1
[05/29 12:59:42     75s] LayerId::7 widthSet size::1
[05/29 12:59:42     75s] LayerId::8 widthSet size::1
[05/29 12:59:42     75s] Initializing multi-corner resistance tables ...
[05/29 12:59:42     75s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1138.562M)
[05/29 12:59:42     75s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Started Loading and Dumping File ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Reading DB...
[05/29 12:59:42     75s] (I)       Read data from FE... (mem=1138.6M)
[05/29 12:59:42     75s] (I)       Read nodes and places... (mem=1138.6M)
[05/29 12:59:42     75s] (I)       Done Read nodes and places (cpu=0.000s, mem=1138.6M)
[05/29 12:59:42     75s] (I)       Read nets... (mem=1138.6M)
[05/29 12:59:42     75s] (I)       Done Read nets (cpu=0.000s, mem=1138.6M)
[05/29 12:59:42     75s] (I)       Done Read data from FE (cpu=0.000s, mem=1138.6M)
[05/29 12:59:42     75s] (I)       before initializing RouteDB syMemory usage = 1138.6 MB
[05/29 12:59:42     75s] (I)                              : false
[05/29 12:59:42     75s] (I)       Honor MSV route constraint: false
[05/29 12:59:42     75s] (I)       Maximum routing layer  : 3
[05/29 12:59:42     75s] (I)       Minimum routing layer  : 2
[05/29 12:59:42     75s] (I)       Supply scale factor H  : 1.00
[05/29 12:59:42     75s] (I)       Supply scale factor V  : 1.00
[05/29 12:59:42     75s] (I)       Number of tracks used by clock wire: 0
[05/29 12:59:42     75s] (I)       Reverse direction      : 
[05/29 12:59:42     75s] (I)       Honor partition pin guides: true
[05/29 12:59:42     75s] (I)       Only route the nets which are selected in the DB: false
[05/29 12:59:42     75s] (I)       Route secondary PG pins: false
[05/29 12:59:42     75s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/29 12:59:42     75s] (I)                              : true
[05/29 12:59:42     75s] (I)                              : true
[05/29 12:59:42     75s] (I)                              : true
[05/29 12:59:42     75s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/29 12:59:42     75s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/29 12:59:42     75s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/29 12:59:42     75s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/29 12:59:42     75s] (I)       Counted 96 PG shapes. We will not process PG shapes layer by layer.
[05/29 12:59:42     75s] (I)       build grid graph
[05/29 12:59:42     75s] (I)       build grid graph start
[05/29 12:59:42     75s] [NR-eGR] Track table information for default rule: 
[05/29 12:59:42     75s] [NR-eGR] M1 has no routable track
[05/29 12:59:42     75s] [NR-eGR] M2 has single uniform track structure
[05/29 12:59:42     75s] [NR-eGR] M3 has single uniform track structure
[05/29 12:59:42     75s] (I)       build grid graph end
[05/29 12:59:42     75s] (I)       ===========================================================================
[05/29 12:59:42     75s] (I)       == Report All Rule Vias ==
[05/29 12:59:42     75s] (I)       ===========================================================================
[05/29 12:59:42     75s] (I)        Via Rule : (Default)
[05/29 12:59:42     75s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/29 12:59:42     75s] (I)       ---------------------------------------------------------------------------
[05/29 12:59:42     75s] (I)        1    2 : V1_V                       12 : V1_2CUT_N                
[05/29 12:59:42     75s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[05/29 12:59:42     75s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[05/29 12:59:42     75s] (I)        4    5 : VQ_H                       24 : VQ_2CUT_N                
[05/29 12:59:42     75s] (I)        5   26 : FY_2CUT_E                  28 : FY_2CUT_N                
[05/29 12:59:42     75s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[05/29 12:59:42     75s] (I)        7   34 : F1_2CUT_E                  36 : F1_2CUT_N                
[05/29 12:59:42     75s] (I)        8    0 : ---                         0 : ---                      
[05/29 12:59:42     75s] (I)       ===========================================================================
[05/29 12:59:42     75s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Num PG vias on layer 1 : 0
[05/29 12:59:42     75s] (I)       Num PG vias on layer 2 : 0
[05/29 12:59:42     75s] (I)       Num PG vias on layer 3 : 0
[05/29 12:59:42     75s] [NR-eGR] Read 56 PG shapes
[05/29 12:59:42     75s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] [NR-eGR] #Routing Blockages  : 0
[05/29 12:59:42     75s] [NR-eGR] #Instance Blockages : 0
[05/29 12:59:42     75s] [NR-eGR] #PG Blockages       : 56
[05/29 12:59:42     75s] [NR-eGR] #Bump Blockages     : 0
[05/29 12:59:42     75s] [NR-eGR] #Boundary Blockages : 0
[05/29 12:59:42     75s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/29 12:59:42     75s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 310
[05/29 12:59:42     75s] (I)       readDataFromPlaceDB
[05/29 12:59:42     75s] (I)       Read net information..
[05/29 12:59:42     75s] [NR-eGR] Read numTotalNets=789  numIgnoredNets=1
[05/29 12:59:42     75s] (I)       Read testcase time = 0.000 seconds
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] (I)       early_global_route_priority property id does not exist.
[05/29 12:59:42     75s] (I)       Start initializing grid graph
[05/29 12:59:42     75s] (I)       End initializing grid graph
[05/29 12:59:42     75s] (I)       Model blockages into capacity
[05/29 12:59:42     75s] (I)       Read Num Blocks=56  Num Prerouted Wires=310  Num CS=0
[05/29 12:59:42     75s] (I)       Started Modeling ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Started Modeling Layer 1 ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Started Modeling Layer 2 ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Layer 1 (V) : #blockages 44 : #preroutes 257
[05/29 12:59:42     75s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Started Modeling Layer 3 ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 53
[05/29 12:59:42     75s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Number of ignored nets = 1
[05/29 12:59:42     75s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of clock nets = 1.  Ignored: No
[05/29 12:59:42     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of special nets = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/29 12:59:42     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 12:59:42     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1138.6 MB
[05/29 12:59:42     75s] (I)       Ndr track 0 does not exist
[05/29 12:59:42     75s] (I)       Layer1  viaCost=200.00
[05/29 12:59:42     75s] (I)       Layer2  viaCost=100.00
[05/29 12:59:42     75s] (I)       ---------------------Grid Graph Info--------------------
[05/29 12:59:42     75s] (I)       Routing area        : (0, 0) - (256800, 70800)
[05/29 12:59:42     75s] (I)       Core area           : (8400, 8400) - (248400, 62400)
[05/29 12:59:42     75s] (I)       Site width          :   400  (dbu)
[05/29 12:59:42     75s] (I)       Row height          :  3600  (dbu)
[05/29 12:59:42     75s] (I)       GCell width         :  3600  (dbu)
[05/29 12:59:42     75s] (I)       GCell height        :  3600  (dbu)
[05/29 12:59:42     75s] (I)       Grid                :    71    20     3
[05/29 12:59:42     75s] (I)       Layer numbers       :     1     2     3
[05/29 12:59:42     75s] (I)       Vertical capacity   :     0  3600     0
[05/29 12:59:42     75s] (I)       Horizontal capacity :     0     0  3600
[05/29 12:59:42     75s] (I)       Default wire width  :   160   200   200
[05/29 12:59:42     75s] (I)       Default wire space  :   160   200   200
[05/29 12:59:42     75s] (I)       Default wire pitch  :   320   400   400
[05/29 12:59:42     75s] (I)       Default pitch size  :   320   400   400
[05/29 12:59:42     75s] (I)       First track coord   :     0   200   200
[05/29 12:59:42     75s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[05/29 12:59:42     75s] (I)       Total num of tracks :     0   642   177
[05/29 12:59:42     75s] (I)       Num of masks        :     1     1     1
[05/29 12:59:42     75s] (I)       Num of trim masks   :     0     0     0
[05/29 12:59:42     75s] (I)       --------------------------------------------------------
[05/29 12:59:42     75s] 
[05/29 12:59:42     75s] [NR-eGR] ============ Routing rule table ============
[05/29 12:59:42     75s] [NR-eGR] Rule id: 0  Nets: 788 
[05/29 12:59:42     75s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/29 12:59:42     75s] (I)       Pitch:  L1=320  L2=400  L3=400
[05/29 12:59:42     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:42     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[05/29 12:59:42     75s] [NR-eGR] ========================================
[05/29 12:59:42     75s] [NR-eGR] 
[05/29 12:59:42     75s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/29 12:59:42     75s] (I)       blocked tracks on layer2 : = 624 / 12840 (4.86%)
[05/29 12:59:42     75s] (I)       blocked tracks on layer3 : = 2256 / 12567 (17.95%)
[05/29 12:59:42     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1138.6 MB
[05/29 12:59:42     75s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Started Global Routing ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       ============= Initialization =============
[05/29 12:59:42     75s] (I)       totalPins=2126  totalGlobalPin=1979 (93.09%)
[05/29 12:59:42     75s] (I)       Started Build MST ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Generate topology with single threads
[05/29 12:59:42     75s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       total 2D Cap : 22560 = (10319 H, 12241 V)
[05/29 12:59:42     75s] [NR-eGR] Layer group 1: route 788 net(s) in layer range [2, 3]
[05/29 12:59:42     75s] (I)       ============  Phase 1a Route ============
[05/29 12:59:42     75s] (I)       Started Phase 1a ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] (I)       ============  Phase 1b Route ============
[05/29 12:59:42     75s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195200e+04um
[05/29 12:59:42     75s] (I)       ============  Phase 1c Route ============
[05/29 12:59:42     75s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] (I)       ============  Phase 1d Route ============
[05/29 12:59:42     75s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] (I)       ============  Phase 1e Route ============
[05/29 12:59:42     75s] (I)       Started Phase 1e ( Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Usage: 3320 = (2309 H, 1011 V) = (22.38% H, 8.26% V) = (8.312e+03um H, 3.640e+03um V)
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195200e+04um
[05/29 12:59:42     75s] [NR-eGR] 
[05/29 12:59:42     75s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       Run Multi-thread layer assignment with 1 threads
[05/29 12:59:42     75s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       ============  Phase 1l Route ============
[05/29 12:59:42     75s] (I)       
[05/29 12:59:42     75s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 12:59:42     75s] [NR-eGR]                        OverCon            
[05/29 12:59:42     75s] [NR-eGR]                         #Gcell     %Gcell
[05/29 12:59:42     75s] [NR-eGR]       Layer                (0)    OverCon 
[05/29 12:59:42     75s] [NR-eGR] ----------------------------------------------
[05/29 12:59:42     75s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:42     75s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:42     75s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/29 12:59:42     75s] [NR-eGR] ----------------------------------------------
[05/29 12:59:42     75s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/29 12:59:42     75s] [NR-eGR] 
[05/29 12:59:42     75s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] (I)       total 2D Cap : 22574 = (10323 H, 12251 V)
[05/29 12:59:42     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/29 12:59:42     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/29 12:59:42     75s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1138.56 MB )
[05/29 12:59:42     75s] OPERPROF: Starting HotSpotCal at level 1, MEM:1138.6M
[05/29 12:59:42     75s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:42     75s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 12:59:42     75s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:42     75s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 12:59:42     75s] [hotspot] +------------+---------------+---------------+
[05/29 12:59:42     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 12:59:42     75s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 12:59:42     75s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1138.6M
[05/29 12:59:42     75s] Starting delay calculation for Setup views
[05/29 12:59:42     75s] #################################################################################
[05/29 12:59:42     75s] # Design Stage: PreRoute
[05/29 12:59:42     75s] # Design Name: mult8x8
[05/29 12:59:42     75s] # Design Mode: 130nm
[05/29 12:59:42     75s] # Analysis Mode: MMMC Non-OCV 
[05/29 12:59:42     75s] # Parasitics Mode: No SPEF/RCDB
[05/29 12:59:42     75s] # Signoff Settings: SI Off 
[05/29 12:59:42     75s] #################################################################################
[05/29 12:59:42     75s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:42     75s] Calculate delays in BcWc mode...
[05/29 12:59:42     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 1152.8M, InitMEM = 1152.8M)
[05/29 12:59:42     75s] Start delay calculation (fullDC) (1 T). (MEM=1152.77)
[05/29 12:59:42     75s] End AAE Lib Interpolated Model. (MEM=1152.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:42     75s] Total number of fetched objects 790
[05/29 12:59:42     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:42     75s] End delay calculation. (MEM=1152.77 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:42     75s] End delay calculation (fullDC). (MEM=1152.77 CPU=0:00:00.2 REAL=0:00:00.0)
[05/29 12:59:42     75s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1152.8M) ***
[05/29 12:59:42     75s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:15 mem=1152.8M)
[05/29 12:59:42     75s] Reported timing to dir ./timingReports
[05/29 12:59:42     75s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 880.3M, totSessionCpu=0:01:15 **
[05/29 12:59:42     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1095.8M
[05/29 12:59:42     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1095.8M
[05/29 12:59:43     75s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.062  |  0.068  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 880.5M, totSessionCpu=0:01:16 **
[05/29 12:59:43     75s] Deleting Cell Server ...
[05/29 12:59:43     75s] Deleting Lib Analyzer.
[05/29 12:59:43     75s] *** Finished optDesign ***
[05/29 12:59:43     75s] 
[05/29 12:59:43     75s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.5 real=0:00:26.7)
[05/29 12:59:43     75s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[05/29 12:59:43     75s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.9 real=0:00:06.8)
[05/29 12:59:43     75s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[05/29 12:59:43     75s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.4 real=0:00:01.5)
[05/29 12:59:43     75s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:59:43     75s] Info: pop threads available for lower-level modules during optimization.
[05/29 12:59:43     75s] Info: Destroy the CCOpt slew target map.
[05/29 12:59:43     75s] clean pInstBBox. size 0
[05/29 12:59:43     75s] Set place::cacheFPlanSiteMark to 0
[05/29 12:59:43     75s] 
[05/29 12:59:43     75s] *** Summary of all messages that are not suppressed in this session:
[05/29 12:59:43     75s] Severity  ID               Count  Summary                                  
[05/29 12:59:43     75s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[05/29 12:59:43     75s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 12:59:43     75s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[05/29 12:59:43     75s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/29 12:59:43     75s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/29 12:59:43     75s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[05/29 12:59:43     75s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/29 12:59:43     75s] *** Message Summary: 52 warning(s), 0 error(s)
[05/29 12:59:43     75s] 
[05/29 12:59:43     75s] #% End ccopt_design (date=05/29 12:59:43, total cpu=0:00:26.6, real=0:00:28.0, peak res=900.3M, current mem=850.0M)
[05/29 12:59:43     75s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/29 12:59:43     75s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/29 12:59:43     75s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/29 12:59:43     75s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/29 12:59:43     75s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/29 12:59:43     75s] 0 new gnd-pin connection was made to global net 'VSS'.
[05/29 12:59:43     75s] <CMD> redraw
[05/29 12:59:43     75s] <CMD> saveDesign mult8x8.clock.enc
[05/29 12:59:43     75s] #% Begin save design ... (date=05/29 12:59:43, mem=850.0M)
[05/29 12:59:43     75s] % Begin Save ccopt configuration ... (date=05/29 12:59:43, mem=850.0M)
[05/29 12:59:43     75s] % End Save ccopt configuration ... (date=05/29 12:59:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.0M, current mem=851.0M)
[05/29 12:59:43     75s] % Begin Save netlist data ... (date=05/29 12:59:43, mem=851.0M)
[05/29 12:59:43     75s] Writing Binary DB to mult8x8.clock.enc.dat/mult8x8.v.bin in single-threaded mode...
[05/29 12:59:44     75s] % End Save netlist data ... (date=05/29 12:59:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=851.0M, current mem=851.0M)
[05/29 12:59:44     75s] Saving congestion map file mult8x8.clock.enc.dat/mult8x8.route.congmap.gz ...
[05/29 12:59:44     75s] % Begin Save AAE data ... (date=05/29 12:59:44, mem=851.4M)
[05/29 12:59:44     75s] Saving AAE Data ...
[05/29 12:59:44     75s] % End Save AAE data ... (date=05/29 12:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.4M, current mem=851.4M)
[05/29 12:59:44     75s] % Begin Save clock tree data ... (date=05/29 12:59:44, mem=851.5M)
[05/29 12:59:44     75s] % End Save clock tree data ... (date=05/29 12:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.5M, current mem=851.5M)
[05/29 12:59:44     75s] Saving preference file mult8x8.clock.enc.dat/gui.pref.tcl ...
[05/29 12:59:44     75s] Saving mode setting ...
[05/29 12:59:44     75s] Saving global file ...
[05/29 12:59:44     75s] % Begin Save floorplan data ... (date=05/29 12:59:44, mem=851.6M)
[05/29 12:59:44     75s] Saving floorplan file ...
[05/29 12:59:44     75s] % End Save floorplan data ... (date=05/29 12:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.6M, current mem=851.6M)
[05/29 12:59:44     75s] Saving PG file mult8x8.clock.enc.dat/mult8x8.pg.gz
[05/29 12:59:44     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
[05/29 12:59:44     75s] Saving Drc markers ...
[05/29 12:59:44     75s] ... No Drc file written since there is no markers found.
[05/29 12:59:44     75s] % Begin Save placement data ... (date=05/29 12:59:44, mem=851.6M)
[05/29 12:59:44     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/29 12:59:44     75s] Save Adaptive View Pruing View Names to Binary file
[05/29 12:59:44     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M) ***
[05/29 12:59:44     75s] % End Save placement data ... (date=05/29 12:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.6M, current mem=851.6M)
[05/29 12:59:44     75s] % Begin Save routing data ... (date=05/29 12:59:44, mem=851.6M)
[05/29 12:59:44     75s] Saving route file ...
[05/29 12:59:44     75s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
[05/29 12:59:44     75s] % End Save routing data ... (date=05/29 12:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.6M, current mem=851.6M)
[05/29 12:59:44     75s] Saving property file mult8x8.clock.enc.dat/mult8x8.prop
[05/29 12:59:44     75s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1074.7M) ***
[05/29 12:59:44     75s] #Saving pin access data to file mult8x8.clock.enc.dat/mult8x8.apa ...
[05/29 12:59:44     75s] #
[05/29 12:59:45     75s] Saving rc congestion map mult8x8.clock.enc.dat/mult8x8.congmap.gz ...
[05/29 12:59:45     76s] % Begin Save power constraints data ... (date=05/29 12:59:45, mem=851.7M)
[05/29 12:59:45     76s] % End Save power constraints data ... (date=05/29 12:59:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=851.7M, current mem=851.7M)
[05/29 12:59:47     76s] Generated self-contained design mult8x8.clock.enc.dat
[05/29 12:59:47     76s] #% End save design ... (date=05/29 12:59:47, total cpu=0:00:01.3, real=0:00:04.0, peak res=852.7M, current mem=852.7M)
[05/29 12:59:47     76s] *** Message Summary: 0 warning(s), 0 error(s)
[05/29 12:59:47     76s] 
[05/29 12:59:47     76s] Save Adaptive View Pruing View Names to Text file
[05/29 12:59:47     76s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1071.8M) ***
[05/29 12:59:47     76s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/29 12:59:47     76s] <CMD> getPlaceMode -doneQuickCTS -quiet
[05/29 12:59:47     76s] 
[05/29 12:59:47     76s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/29 12:59:47     76s] *** Changed status on (1) nets in Clock.
[05/29 12:59:47     76s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1071.8M) ***
[05/29 12:59:47     76s] ###################################
[05/29 12:59:47     76s] ###
[05/29 12:59:47     76s] ### Route Critical Signal First ...
[05/29 12:59:47     76s] ###
[05/29 12:59:47     76s] ###################################
[05/29 12:59:47     76s] <CMD> setAttribute -net resetn -weight 5 -avoid_detour true -bottom_preferred_routing_layer 2 -top_preferred_routing_layer 3 -preferred_extra_space 2
[05/29 12:59:47     76s] <CMD> selectNet resetn
[05/29 12:59:47     76s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/29 12:59:47     76s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly true
[05/29 12:59:47     76s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[05/29 12:59:47     76s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[05/29 12:59:47     77s] <CMD> globalDetailRoute
[05/29 12:59:47     77s] #% Begin globalDetailRoute (date=05/29 12:59:47, mem=852.8M)
[05/29 12:59:47     77s] 
[05/29 12:59:47     77s] globalDetailRoute
[05/29 12:59:47     77s] 
[05/29 12:59:47     77s] #setNanoRouteMode -routeBottomRoutingLayer 1
[05/29 12:59:47     77s] #setNanoRouteMode -routeSelectedNetOnly true
[05/29 12:59:47     77s] #setNanoRouteMode -routeTopRoutingLayer 3
[05/29 12:59:47     77s] #setNanoRouteMode -routeWithTimingDriven true
[05/29 12:59:47     77s] #Start globalDetailRoute on Fri May 29 12:59:47 2020
[05/29 12:59:47     77s] #
[05/29 12:59:47     77s] #Generating timing data, please wait...
[05/29 12:59:47     77s] #789 total nets, 1 already routed, 1 will ignore in trialRoute
[05/29 12:59:47     77s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:47     77s] #Dump tif for version 2.1
[05/29 12:59:48     77s] End AAE Lib Interpolated Model. (MEM=1071.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:48     77s] Total number of fetched objects 790
[05/29 12:59:48     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:48     77s] End delay calculation. (MEM=1110.46 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:48     77s] #Current view: typical 
[05/29 12:59:48     77s] #Current enabled view: typical 
[05/29 12:59:48     77s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 854.77 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Done generating timing data.
[05/29 12:59:48     77s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/29 12:59:48     77s] ### Net info: total nets: 791
[05/29 12:59:48     77s] ### Net info: dirty nets: 0
[05/29 12:59:48     77s] ### Net info: marked as disconnected nets: 0
[05/29 12:59:48     77s] #num needed restored net=0
[05/29 12:59:48     77s] #need_extraction net=0 (total=791)
[05/29 12:59:48     77s] ### Net info: fully routed nets: 1
[05/29 12:59:48     77s] ### Net info: trivial (< 2 pins) nets: 1
[05/29 12:59:48     77s] ### Net info: unrouted nets: 789
[05/29 12:59:48     77s] ### Net info: re-extraction nets: 0
[05/29 12:59:48     77s] ### Net info: selected nets: 1
[05/29 12:59:48     77s] ### Net info: ignored nets: 0
[05/29 12:59:48     77s] ### Net info: skip routing nets: 0
[05/29 12:59:48     77s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[05/29 12:59:48     77s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[05/29 12:59:48     77s] #Start reading timing information from file .timing_file_765.tif.gz ...
[05/29 12:59:48     77s] #Read in timing information for 34 ports, 770 instances from timing file .timing_file_765.tif.gz.
[05/29 12:59:48     77s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[05/29 12:59:48     77s] #RTESIG:78da8dce410b82401086e1cefd8a413d18a4cdb8eee85e83ae15525d456115617143d7ff
[05/29 12:59:48     77s] #       9fd1b5b4b97e2f0fe3078f53011ea998307a222625c1b9208529e511712a0ea4ca79ba1f
[05/29 12:59:48     77s] #       bdad1f5caeb74c213495193584b5b5660fd3a80718b5735ddfee3e0d25c42065ccf83e08
[05/29 12:59:48     77s] #       1b632bf7a394c91f9c52eb91981f2308bbdee9560fdf1b160c6e98161dce19c48a9361b6
[05/29 12:59:48     77s] #       e06c5ea58a63b5
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #RTESIG:78da8dce410b82401086e1cefd8a413d18a4cdb8eee85e83ae15525d456115617143d7ff
[05/29 12:59:48     77s] #       9fd1b5b4b97e2f0fe3078f53011ea998307a222625c1b9208529e511712a0ea4ca79ba1f
[05/29 12:59:48     77s] #       bdad1f5caeb74c213495193584b5b5660fd3a80718b5735ddfee3e0d25c42065ccf83e08
[05/29 12:59:48     77s] #       1b632bf7a394c91f9c52eb91981f2308bbdee9560fdf1b160c6e98161dce19c48a9361b6
[05/29 12:59:48     77s] #       e06c5ea58a63b5
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Start routing data preparation on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Minimum voltage of a net in the design = 0.000.
[05/29 12:59:48     77s] #Maximum voltage of a net in the design = 1.200.
[05/29 12:59:48     77s] #Voltage range [0.000 - 1.200] has 789 nets.
[05/29 12:59:48     77s] #Voltage range [0.000 - 0.000] has 1 net.
[05/29 12:59:48     77s] #Voltage range [1.200 - 1.200] has 1 net.
[05/29 12:59:48     77s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/29 12:59:48     77s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:48     77s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:48     77s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:48     77s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:48     77s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/29 12:59:48     77s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/29 12:59:48     77s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/29 12:59:48     77s] #Regenerating Ggrids automatically.
[05/29 12:59:48     77s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/29 12:59:48     77s] #Using automatically generated G-grids.
[05/29 12:59:48     77s] #Done routing data preparation.
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Merging special wires: starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Connectivity extraction summary:
[05/29 12:59:48     77s] #1 routed net(s) are imported.
[05/29 12:59:48     77s] #789 (99.75%) nets are without wires.
[05/29 12:59:48     77s] #1 nets are fixed|skipped|trivial (not extracted).
[05/29 12:59:48     77s] #Total number of nets = 791.
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Finished routing data preparation on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Cpu time = 00:00:00
[05/29 12:59:48     77s] #Elapsed time = 00:00:00
[05/29 12:59:48     77s] #Increased memory = 3.86 (MB)
[05/29 12:59:48     77s] #Total memory = 858.63 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Start global routing on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Start global routing initialization on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Number of eco nets is 1
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Start global routing data preparation on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### build_merged_routing_blockage_rect_list starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] #Start routing resource analysis on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### init_is_bin_blocked starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### adjust_flow_cap starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### adjust_partial_route_blockage starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### set_via_blocked starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### copy_flow starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] #Routing resource analysis is done on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### report_flow_cap starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #  Resource Analysis:
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/29 12:59:48     77s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/29 12:59:48     77s] #  --------------------------------------------------------------
[05/29 12:59:48     77s] #  M1             H         177           0         288    57.99%
[05/29 12:59:48     77s] #  M2             V         610          32         288     0.00%
[05/29 12:59:48     77s] #  M3             H         145          32         288     0.00%
[05/29 12:59:48     77s] #  --------------------------------------------------------------
[05/29 12:59:48     77s] #  Total                    932       7.69%         864    19.33%
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #  1 nets (0.13%) with 2 preferred extra spacing.
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### analyze_m2_tracks starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### report_initial_resource starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### mark_pg_pins_accessibility starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### set_net_region starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Global routing data preparation is done on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### prepare_level starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init level 1 starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### prepare_level_flow starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:900.3 MB
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Global routing initialization is done on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #start global routing iteration 1...
[05/29 12:59:48     77s] ### init_flow_edge starts on Fri May 29 12:59:48 2020 with memory = 858.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:859.0 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### measure_qor starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #start global routing iteration 2...
[05/29 12:59:48     77s] ### measure_qor starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #start global routing iteration 3...
[05/29 12:59:48     77s] ### measure_qor starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### route_end starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[05/29 12:59:48     77s] #Total number of selected nets for routing = 1.
[05/29 12:59:48     77s] #Total number of unselected nets (but routable) for routing = 789 (skipped).
[05/29 12:59:48     77s] #Total number of nets in the design = 791.
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #789 skipped nets do not have any wires.
[05/29 12:59:48     77s] #1 routable net has only global wires.
[05/29 12:59:48     77s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Routed net constraints summary:
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #        Rules   Pref Extra Space   Unconstrained  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #      Default                  1               0  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #        Total                  1               0  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Routing constraints summary of the whole design:
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #        Rules   Pref Extra Space   Unconstrained  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #      Default                  1             789  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #        Total                  1             789  
[05/29 12:59:48     77s] #------------------------------------------------
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### cal_base_flow starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_flow_edge starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### cal_flow starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### report_overcon starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #                 OverCon          
[05/29 12:59:48     77s] #                  #Gcell    %Gcell
[05/29 12:59:48     77s] #     Layer           (1)   OverCon
[05/29 12:59:48     77s] #  --------------------------------
[05/29 12:59:48     77s] #  M1            0(0.00%)   (0.00%)
[05/29 12:59:48     77s] #  M2            0(0.00%)   (0.00%)
[05/29 12:59:48     77s] #  M3            0(0.00%)   (0.00%)
[05/29 12:59:48     77s] #  --------------------------------
[05/29 12:59:48     77s] #     Total      0(0.00%)   (0.00%)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/29 12:59:48     77s] #  Overflow after GR: 0.00% H + 0.00% V
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### cal_base_flow starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_flow_edge starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### cal_flow starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### export_cong_map starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### PDZT_Export::export_cong_map starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### import_cong_map starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:859.1 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### update starts on Fri May 29 12:59:48 2020 with memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Complete Global Routing.
[05/29 12:59:48     77s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:48     77s] #Total wire length = 1214 um.
[05/29 12:59:48     77s] #Total half perimeter of net bounding box = 280 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M2 = 363 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:48     77s] #Total number of vias = 325
[05/29 12:59:48     77s] #Up-Via Summary (total 325):
[05/29 12:59:48     77s] #           
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] # M1                146
[05/29 12:59:48     77s] # M2                179
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] #                   325 
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### update cpu:00:00:00, real:00:00:00, mem:859.4 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### report_overcon starts on Fri May 29 12:59:48 2020 with memory = 859.55 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:859.5 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### report_overcon starts on Fri May 29 12:59:48 2020 with memory = 859.55 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Max overcon = 0 track.
[05/29 12:59:48     77s] #Total overcon = 0.00%.
[05/29 12:59:48     77s] #Worst layer Gcell overcon rate = 0.00%.
[05/29 12:59:48     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:859.5 MB, peak:900.3 MB
[05/29 12:59:48     77s] ### route_end cpu:00:00:00, real:00:00:00, mem:859.5 MB, peak:900.3 MB
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Global routing statistics:
[05/29 12:59:48     77s] #Cpu time = 00:00:00
[05/29 12:59:48     77s] #Elapsed time = 00:00:00
[05/29 12:59:48     77s] #Increased memory = 0.92 (MB)
[05/29 12:59:48     77s] #Total memory = 859.55 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Finished global routing on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.12 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Start Track Assignment.
[05/29 12:59:48     77s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/29 12:59:48     77s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/29 12:59:48     77s] #Complete Track Assignment.
[05/29 12:59:48     77s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:48     77s] #Total wire length = 1214 um.
[05/29 12:59:48     77s] #Total half perimeter of net bounding box = 280 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M2 = 363 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:48     77s] #Total number of vias = 325
[05/29 12:59:48     77s] #Up-Via Summary (total 325):
[05/29 12:59:48     77s] #           
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] # M1                146
[05/29 12:59:48     77s] # M2                179
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] #                   325 
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.40 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/29 12:59:48     77s] #Cpu time = 00:00:00
[05/29 12:59:48     77s] #Elapsed time = 00:00:00
[05/29 12:59:48     77s] #Increased memory = 4.81 (MB)
[05/29 12:59:48     77s] #Total memory = 859.57 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Start Detail Routing..
[05/29 12:59:48     77s] #start initial detail routing ...
[05/29 12:59:48     77s] ### Design has 0 dirty nets, 147 dirty-areas)
[05/29 12:59:48     77s] #   number of violations = 0
[05/29 12:59:48     77s] #146 out of 770 instances (19.0%) need to be verified(marked ipoed), dirty area = 16.3%.
[05/29 12:59:48     77s] #111.3% of the total area is being checked for drcs
[05/29 12:59:48     77s] #111.3% of the total area was checked
[05/29 12:59:48     77s] #   number of violations = 0
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.89 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #Complete Detail Routing.
[05/29 12:59:48     77s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:48     77s] #Total wire length = 1216 um.
[05/29 12:59:48     77s] #Total half perimeter of net bounding box = 280 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M2 = 366 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:48     77s] #Total number of vias = 325
[05/29 12:59:48     77s] #Up-Via Summary (total 325):
[05/29 12:59:48     77s] #           
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] # M1                146
[05/29 12:59:48     77s] # M2                179
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] #                   325 
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of DRC violations = 0
[05/29 12:59:48     77s] #Cpu time = 00:00:00
[05/29 12:59:48     77s] #Elapsed time = 00:00:00
[05/29 12:59:48     77s] #Increased memory = 2.00 (MB)
[05/29 12:59:48     77s] #Total memory = 861.57 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #start routing for process antenna violation fix ...
[05/29 12:59:48     77s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 12:59:48     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.63 (MB), peak = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:48     77s] #Total wire length = 1216 um.
[05/29 12:59:48     77s] #Total half perimeter of net bounding box = 280 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M2 = 366 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:48     77s] #Total number of vias = 325
[05/29 12:59:48     77s] #Up-Via Summary (total 325):
[05/29 12:59:48     77s] #           
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] # M1                146
[05/29 12:59:48     77s] # M2                179
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] #                   325 
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of DRC violations = 0
[05/29 12:59:48     77s] #Total number of net violated process antenna rule = 0
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:48     77s] #Total wire length = 1216 um.
[05/29 12:59:48     77s] #Total half perimeter of net bounding box = 280 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M1 = 1 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M2 = 366 um.
[05/29 12:59:48     77s] #Total wire length on LAYER M3 = 849 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:48     77s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:48     77s] #Total number of vias = 325
[05/29 12:59:48     77s] #Up-Via Summary (total 325):
[05/29 12:59:48     77s] #           
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] # M1                146
[05/29 12:59:48     77s] # M2                179
[05/29 12:59:48     77s] #-----------------------
[05/29 12:59:48     77s] #                   325 
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Total number of DRC violations = 0
[05/29 12:59:48     77s] #Total number of net violated process antenna rule = 0
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #detailRoute Statistics:
[05/29 12:59:48     77s] #Cpu time = 00:00:00
[05/29 12:59:48     77s] #Elapsed time = 00:00:00
[05/29 12:59:48     77s] #Increased memory = 3.30 (MB)
[05/29 12:59:48     77s] #Total memory = 862.88 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #globalDetailRoute statistics:
[05/29 12:59:48     77s] #Cpu time = 00:00:01
[05/29 12:59:48     77s] #Elapsed time = 00:00:01
[05/29 12:59:48     77s] #Increased memory = -9.12 (MB)
[05/29 12:59:48     77s] #Total memory = 843.71 (MB)
[05/29 12:59:48     77s] #Peak memory = 900.32 (MB)
[05/29 12:59:48     77s] #Number of warnings = 3
[05/29 12:59:48     77s] #Total number of warnings = 14
[05/29 12:59:48     77s] #Number of fails = 0
[05/29 12:59:48     77s] #Total number of fails = 0
[05/29 12:59:48     77s] #Complete globalDetailRoute on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] ### 
[05/29 12:59:48     77s] ###   Scalability Statistics
[05/29 12:59:48     77s] ### 
[05/29 12:59:48     77s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:48     77s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/29 12:59:48     77s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:48     77s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[05/29 12:59:48     77s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:48     77s] ###   Entire Command                |        00:00:01|        00:00:01|             0.7|
[05/29 12:59:48     77s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:48     77s] ### 
[05/29 12:59:48     77s] #% End globalDetailRoute (date=05/29 12:59:48, total cpu=0:00:00.7, real=0:00:01.0, peak res=852.8M, current mem=827.9M)
[05/29 12:59:48     77s] <CMD> redraw
[05/29 12:59:48     77s] ###########################
[05/29 12:59:48     77s] ###
[05/29 12:59:48     77s] ### Route Other Signals ...
[05/29 12:59:48     77s] ###
[05/29 12:59:48     77s] ###########################
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeSiLengthLimit 200
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeSiEffort high
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -routeWithViaOnlyForStandardCellPin false
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia none
[05/29 12:59:48     77s] #WARNING (NRIF-83) When droutePostRouteSwapVia is set to 'none', the post route via swapping step will be skipped in all scenarios.
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort high
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[05/29 12:59:48     77s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[05/29 12:59:48     77s] <CMD> globalDetailRoute
[05/29 12:59:48     77s] #% Begin globalDetailRoute (date=05/29 12:59:48, mem=827.9M)
[05/29 12:59:48     77s] 
[05/29 12:59:48     77s] globalDetailRoute
[05/29 12:59:48     77s] 
[05/29 12:59:48     77s] #setNanoRouteMode -drouteFixAntenna true
[05/29 12:59:48     77s] #setNanoRouteMode -droutePostRouteSwapVia "none"
[05/29 12:59:48     77s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[05/29 12:59:48     77s] #setNanoRouteMode -routeBottomRoutingLayer 1
[05/29 12:59:48     77s] #setNanoRouteMode -routeSelectedNetOnly false
[05/29 12:59:48     77s] #setNanoRouteMode -routeTopRoutingLayer 3
[05/29 12:59:48     77s] #setNanoRouteMode -routeWithSiDriven true
[05/29 12:59:48     77s] #setNanoRouteMode -routeWithTimingDriven true
[05/29 12:59:48     77s] #setNanoRouteMode -routeWithViaInPin "true"
[05/29 12:59:48     77s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "false"
[05/29 12:59:48     77s] #Start globalDetailRoute on Fri May 29 12:59:48 2020
[05/29 12:59:48     77s] #
[05/29 12:59:48     77s] #Generating timing data, please wait...
[05/29 12:59:48     77s] #789 total nets, 2 already routed, 2 will ignore in trialRoute
[05/29 12:59:48     77s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:48     77s] #Dump tif for version 2.1
[05/29 12:59:49     77s] End AAE Lib Interpolated Model. (MEM=1078.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:49     78s] Total number of fetched objects 790
[05/29 12:59:49     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:49     78s] End delay calculation. (MEM=1125.91 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:49     78s] #Current view: typical 
[05/29 12:59:49     78s] #Current enabled view: typical 
[05/29 12:59:49     78s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.28 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #Done generating timing data.
[05/29 12:59:49     78s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/29 12:59:49     78s] ### Net info: total nets: 791
[05/29 12:59:49     78s] ### Net info: dirty nets: 1
[05/29 12:59:49     78s] ### Net info: marked as disconnected nets: 0
[05/29 12:59:49     78s] #num needed restored net=0
[05/29 12:59:49     78s] #need_extraction net=0 (total=791)
[05/29 12:59:49     78s] ### Net info: fully routed nets: 2
[05/29 12:59:49     78s] ### Net info: trivial (< 2 pins) nets: 1
[05/29 12:59:49     78s] ### Net info: unrouted nets: 788
[05/29 12:59:49     78s] ### Net info: re-extraction nets: 0
[05/29 12:59:49     78s] ### Net info: ignored nets: 0
[05/29 12:59:49     78s] ### Net info: skip routing nets: 0
[05/29 12:59:49     78s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[05/29 12:59:49     78s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[05/29 12:59:49     78s] #Start reading timing information from file .timing_file_765.tif.gz ...
[05/29 12:59:49     78s] #Read in timing information for 34 ports, 770 instances from timing file .timing_file_765.tif.gz.
[05/29 12:59:49     78s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[05/29 12:59:49     78s] #RTESIG:78da8dd14d4fc3300c0660cefc8a57d90e4562c5ce87d35c91b8029a80eb34a4acab54b5
[05/29 12:59:49     78s] #       a8cdfe3f295cb765b9fa91f3da5eadbf5eb6501c6aa6cd0f91de315eb71cc872b361b1e6
[05/29 12:59:49     78s] #       89c32e973e9fd5fd6afdf6fe611b87349d22aaef71ec1f719ae38439a6d40dedc33f71d6
[05/29 12:59:49     78s] #       410de31015aa394db9709ef906ead8b5c7ebcc07c261dfcfd77e64cd02e76aa1e5a13af4
[05/29 12:59:49     78s] #       e33e5d904edfd02e8432323918a3ea8614db389d3762a4dc48acbe6511cb35a0896a2a4f
[05/29 12:59:49     78s] #       29a2c1540ad7084cc178b2a57367e3cb26a7510b2acce8d940fd6dec22bcfb056599cebb
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #RTESIG:78da8dd14d4fc3300c0660cefc8a57d90e4562c5ce87d35c91b8029a80eb34a4acab54b5
[05/29 12:59:49     78s] #       a8cdfe3f295cb765b9fa91f3da5eadbf5eb6501c6aa6cd0f91de315eb71cc872b361b1e6
[05/29 12:59:49     78s] #       89c32e973e9fd5fd6afdf6fe611b87349d22aaef71ec1f719ae38439a6d40dedc33f71d6
[05/29 12:59:49     78s] #       410de31015aa394db9709ef906ead8b5c7ebcc07c261dfcfd77e64cd02e76aa1e5a13af4
[05/29 12:59:49     78s] #       e33e5d904edfd02e8432323918a3ea8614db389d3762a4dc48acbe6511cb35a0896a2a4f
[05/29 12:59:49     78s] #       29a2c1540ad7084cc178b2a57367e3cb26a7510b2acce8d940fd6dec22bcfb056599cebb
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Start routing data preparation on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Minimum voltage of a net in the design = 0.000.
[05/29 12:59:49     78s] #Maximum voltage of a net in the design = 1.200.
[05/29 12:59:49     78s] #Voltage range [0.000 - 1.200] has 789 nets.
[05/29 12:59:49     78s] #Voltage range [0.000 - 0.000] has 1 net.
[05/29 12:59:49     78s] #Voltage range [1.200 - 1.200] has 1 net.
[05/29 12:59:49     78s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/29 12:59:49     78s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:49     78s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 12:59:49     78s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:49     78s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 12:59:49     78s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/29 12:59:49     78s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/29 12:59:49     78s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/29 12:59:49     78s] #Regenerating Ggrids automatically.
[05/29 12:59:49     78s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/29 12:59:49     78s] #Using automatically generated G-grids.
[05/29 12:59:49     78s] #Done routing data preparation.
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #Merging special wires: starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Connectivity extraction summary:
[05/29 12:59:49     78s] #2 routed net(s) are imported.
[05/29 12:59:49     78s] #788 (99.62%) nets are without wires.
[05/29 12:59:49     78s] #1 nets are fixed|skipped|trivial (not extracted).
[05/29 12:59:49     78s] #Total number of nets = 791.
[05/29 12:59:49     78s] ### Total number of dirty nets = 1.
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Finished routing data preparation on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Cpu time = 00:00:00
[05/29 12:59:49     78s] #Elapsed time = 00:00:00
[05/29 12:59:49     78s] #Increased memory = 3.77 (MB)
[05/29 12:59:49     78s] #Total memory = 863.04 (MB)
[05/29 12:59:49     78s] #Peak memory = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Start global routing on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Start global routing initialization on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Number of eco nets is 1
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Start global routing data preparation on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### build_merged_routing_blockage_rect_list starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] #Start routing resource analysis on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### init_is_bin_blocked starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### adjust_flow_cap starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### adjust_partial_route_blockage starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### set_via_blocked starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### copy_flow starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] #Routing resource analysis is done on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### report_flow_cap starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #  Resource Analysis:
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/29 12:59:49     78s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/29 12:59:49     78s] #  --------------------------------------------------------------
[05/29 12:59:49     78s] #  M1             H         177           0         288    57.99%
[05/29 12:59:49     78s] #  M2             V         610          32         288     0.00%
[05/29 12:59:49     78s] #  M3             H         145          32         288     0.00%
[05/29 12:59:49     78s] #  --------------------------------------------------------------
[05/29 12:59:49     78s] #  Total                    932       7.69%         864    19.33%
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #  1 nets (0.13%) with 2 preferred extra spacing.
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### analyze_m2_tracks starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### report_initial_resource starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### mark_pg_pins_accessibility starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### set_net_region starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Global routing data preparation is done on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### prepare_level starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init level 1 starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### prepare_level_flow starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:863.0 MB, peak:900.3 MB
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Global routing initialization is done on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #start global routing iteration 1...
[05/29 12:59:49     78s] ### init_flow_edge starts on Fri May 29 12:59:49 2020 with memory = 863.04 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:863.4 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### measure_qor starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #start global routing iteration 2...
[05/29 12:59:49     78s] ### measure_qor starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #start global routing iteration 3...
[05/29 12:59:49     78s] ### measure_qor starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:863.6 MB, peak:900.3 MB
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### route_end starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[05/29 12:59:49     78s] #Total number of routable nets = 790.
[05/29 12:59:49     78s] #Total number of nets in the design = 791.
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #789 routable nets have only global wires.
[05/29 12:59:49     78s] #1 routable net has only detail routed wires.
[05/29 12:59:49     78s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Routed nets constraints summary:
[05/29 12:59:49     78s] #-----------------------------
[05/29 12:59:49     78s] #        Rules   Unconstrained  
[05/29 12:59:49     78s] #-----------------------------
[05/29 12:59:49     78s] #      Default             789  
[05/29 12:59:49     78s] #-----------------------------
[05/29 12:59:49     78s] #        Total             789  
[05/29 12:59:49     78s] #-----------------------------
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Routing constraints summary of the whole design:
[05/29 12:59:49     78s] #------------------------------------------------
[05/29 12:59:49     78s] #        Rules   Pref Extra Space   Unconstrained  
[05/29 12:59:49     78s] #------------------------------------------------
[05/29 12:59:49     78s] #      Default                  1             789  
[05/29 12:59:49     78s] #------------------------------------------------
[05/29 12:59:49     78s] #        Total                  1             789  
[05/29 12:59:49     78s] #------------------------------------------------
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### cal_base_flow starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_flow_edge starts on Fri May 29 12:59:49 2020 with memory = 863.57 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:863.7 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### cal_flow starts on Fri May 29 12:59:49 2020 with memory = 863.80 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### report_overcon starts on Fri May 29 12:59:49 2020 with memory = 863.80 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #                 OverCon          
[05/29 12:59:49     78s] #                  #Gcell    %Gcell
[05/29 12:59:49     78s] #     Layer           (1)   OverCon
[05/29 12:59:49     78s] #  --------------------------------
[05/29 12:59:49     78s] #  M1            0(0.00%)   (0.00%)
[05/29 12:59:49     78s] #  M2            0(0.00%)   (0.00%)
[05/29 12:59:49     78s] #  M3            0(0.00%)   (0.00%)
[05/29 12:59:49     78s] #  --------------------------------
[05/29 12:59:49     78s] #     Total      0(0.00%)   (0.00%)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/29 12:59:49     78s] #  Overflow after GR: 0.00% H + 0.00% V
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### cal_base_flow starts on Fri May 29 12:59:49 2020 with memory = 863.80 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_flow_edge starts on Fri May 29 12:59:49 2020 with memory = 863.80 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### cal_flow starts on Fri May 29 12:59:49 2020 with memory = 863.81 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### export_cong_map starts on Fri May 29 12:59:49 2020 with memory = 863.81 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### PDZT_Export::export_cong_map starts on Fri May 29 12:59:49 2020 with memory = 863.81 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### import_cong_map starts on Fri May 29 12:59:49 2020 with memory = 863.81 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:863.8 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### update starts on Fri May 29 12:59:49 2020 with memory = 863.81 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #Complete Global Routing.
[05/29 12:59:49     78s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:49     78s] #Total wire length = 12726 um.
[05/29 12:59:49     78s] #Total half perimeter of net bounding box = 14078 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M1 = 464 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M2 = 3793 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M3 = 8468 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:49     78s] #Total number of vias = 3227
[05/29 12:59:49     78s] #Up-Via Summary (total 3227):
[05/29 12:59:49     78s] #           
[05/29 12:59:49     78s] #-----------------------
[05/29 12:59:49     78s] # M1               2067
[05/29 12:59:49     78s] # M2               1160
[05/29 12:59:49     78s] #-----------------------
[05/29 12:59:49     78s] #                  3227 
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] ### update cpu:00:00:00, real:00:00:00, mem:864.1 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### report_overcon starts on Fri May 29 12:59:49 2020 with memory = 864.23 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:864.2 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### report_overcon starts on Fri May 29 12:59:49 2020 with memory = 864.23 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #Max overcon = 0 track.
[05/29 12:59:49     78s] #Total overcon = 0.00%.
[05/29 12:59:49     78s] #Worst layer Gcell overcon rate = 0.00%.
[05/29 12:59:49     78s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:864.2 MB, peak:900.3 MB
[05/29 12:59:49     78s] ### route_end cpu:00:00:00, real:00:00:00, mem:864.2 MB, peak:900.3 MB
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Global routing statistics:
[05/29 12:59:49     78s] #Cpu time = 00:00:00
[05/29 12:59:49     78s] #Elapsed time = 00:00:00
[05/29 12:59:49     78s] #Increased memory = 1.20 (MB)
[05/29 12:59:49     78s] #Total memory = 864.23 (MB)
[05/29 12:59:49     78s] #Peak memory = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Finished global routing on Fri May 29 12:59:49 2020
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.76 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #Start Track Assignment.
[05/29 12:59:49     78s] #Done with 627 horizontal wires in 1 hboxes and 442 vertical wires in 1 hboxes.
[05/29 12:59:49     78s] #Done with 136 horizontal wires in 1 hboxes and 99 vertical wires in 1 hboxes.
[05/29 12:59:49     78s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Track assignment summary:
[05/29 12:59:49     78s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/29 12:59:49     78s] #------------------------------------------------------------------------
[05/29 12:59:49     78s] # M1           472.56 	  0.00%  	  0.00% 	  0.00%
[05/29 12:59:49     78s] # M2          3182.00 	  0.01%  	  0.00% 	  0.00%
[05/29 12:59:49     78s] # M3          7463.56 	  0.04%  	  0.00% 	  0.00%
[05/29 12:59:49     78s] #------------------------------------------------------------------------
[05/29 12:59:49     78s] # All       11118.12  	  0.03% 	  0.00% 	  0.00%
[05/29 12:59:49     78s] #Complete Track Assignment.
[05/29 12:59:49     78s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:49     78s] #Total wire length = 13702 um.
[05/29 12:59:49     78s] #Total half perimeter of net bounding box = 14078 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M1 = 1351 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M2 = 3479 um.
[05/29 12:59:49     78s] #Total wire length on LAYER M3 = 8872 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:49     78s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:49     78s] #Total number of vias = 3227
[05/29 12:59:49     78s] #Up-Via Summary (total 3227):
[05/29 12:59:49     78s] #           
[05/29 12:59:49     78s] #-----------------------
[05/29 12:59:49     78s] # M1               2067
[05/29 12:59:49     78s] # M2               1160
[05/29 12:59:49     78s] #-----------------------
[05/29 12:59:49     78s] #                  3227 
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 865.17 (MB), peak = 900.32 (MB)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #number of short segments in preferred routing layers
[05/29 12:59:49     78s] #	
[05/29 12:59:49     78s] #	
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/29 12:59:49     78s] #Cpu time = 00:00:01
[05/29 12:59:49     78s] #Elapsed time = 00:00:01
[05/29 12:59:49     78s] #Increased memory = 6.08 (MB)
[05/29 12:59:49     78s] #Total memory = 865.34 (MB)
[05/29 12:59:49     78s] #Peak memory = 900.32 (MB)
[05/29 12:59:49     78s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 12:59:49     78s] #
[05/29 12:59:49     78s] #Start Detail Routing..
[05/29 12:59:49     78s] #start initial detail routing ...
[05/29 12:59:49     78s] ### Design has 1 dirty net, 285 dirty-areas)
[05/29 12:59:51     80s] #   number of violations = 10
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #    By Layer and Type :
[05/29 12:59:51     80s] #	         CutSpc ViaInPin   Totals
[05/29 12:59:51     80s] #	M1            1        9       10
[05/29 12:59:51     80s] #	Totals        1        9       10
[05/29 12:59:51     80s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 921.54 (MB), peak = 924.95 (MB)
[05/29 12:59:51     80s] #start 1st optimization iteration ...
[05/29 12:59:51     80s] #   number of violations = 8
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #    By Layer and Type :
[05/29 12:59:51     80s] #	       ViaInPin   Totals
[05/29 12:59:51     80s] #	M1            8        8
[05/29 12:59:51     80s] #	Totals        8        8
[05/29 12:59:51     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.18 (MB), peak = 924.95 (MB)
[05/29 12:59:51     80s] #start 2nd optimization iteration ...
[05/29 12:59:51     80s] #   number of violations = 7
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #    By Layer and Type :
[05/29 12:59:51     80s] #	       ViaInPin   Totals
[05/29 12:59:51     80s] #	M1            7        7
[05/29 12:59:51     80s] #	Totals        7        7
[05/29 12:59:51     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.27 (MB), peak = 924.95 (MB)
[05/29 12:59:51     80s] #start 3rd optimization iteration ...
[05/29 12:59:51     80s] #   number of violations = 0
[05/29 12:59:51     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.42 (MB), peak = 924.95 (MB)
[05/29 12:59:51     80s] #Complete Detail Routing.
[05/29 12:59:51     80s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:51     80s] #Total wire length = 13597 um.
[05/29 12:59:51     80s] #Total half perimeter of net bounding box = 14078 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M1 = 1401 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M2 = 4579 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M3 = 7617 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:51     80s] #Total number of vias = 3927
[05/29 12:59:51     80s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 12:59:51     80s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 12:59:51     80s] #Up-Via Summary (total 3927):
[05/29 12:59:51     80s] #                   single-cut          multi-cut      Total
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 12:59:51     80s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #Total number of DRC violations = 0
[05/29 12:59:51     80s] #Cpu time = 00:00:02
[05/29 12:59:51     80s] #Elapsed time = 00:00:02
[05/29 12:59:51     80s] #Increased memory = 3.41 (MB)
[05/29 12:59:51     80s] #Total memory = 868.76 (MB)
[05/29 12:59:51     80s] #Peak memory = 924.95 (MB)
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #start routing for process antenna violation fix ...
[05/29 12:59:51     80s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 12:59:51     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.53 (MB), peak = 924.95 (MB)
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:51     80s] #Total wire length = 13597 um.
[05/29 12:59:51     80s] #Total half perimeter of net bounding box = 14078 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M1 = 1401 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M2 = 4579 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M3 = 7617 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:51     80s] #Total number of vias = 3927
[05/29 12:59:51     80s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 12:59:51     80s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 12:59:51     80s] #Up-Via Summary (total 3927):
[05/29 12:59:51     80s] #                   single-cut          multi-cut      Total
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 12:59:51     80s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #Total number of DRC violations = 0
[05/29 12:59:51     80s] #Total number of net violated process antenna rule = 0
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 12:59:51     80s] #Total wire length = 13597 um.
[05/29 12:59:51     80s] #Total half perimeter of net bounding box = 14078 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M1 = 1401 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M2 = 4579 um.
[05/29 12:59:51     80s] #Total wire length on LAYER M3 = 7617 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MQ = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MG = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER LY = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER E1 = 0 um.
[05/29 12:59:51     80s] #Total wire length on LAYER MA = 0 um.
[05/29 12:59:51     80s] #Total number of vias = 3927
[05/29 12:59:51     80s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 12:59:51     80s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 12:59:51     80s] #Up-Via Summary (total 3927):
[05/29 12:59:51     80s] #                   single-cut          multi-cut      Total
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 12:59:51     80s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 12:59:51     80s] #-----------------------------------------------------------
[05/29 12:59:51     80s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #Total number of DRC violations = 0
[05/29 12:59:51     80s] #Total number of net violated process antenna rule = 0
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #detailRoute Statistics:
[05/29 12:59:51     80s] #Cpu time = 00:00:02
[05/29 12:59:51     80s] #Elapsed time = 00:00:02
[05/29 12:59:51     80s] #Increased memory = 4.52 (MB)
[05/29 12:59:51     80s] #Total memory = 869.87 (MB)
[05/29 12:59:51     80s] #Peak memory = 924.95 (MB)
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] #globalDetailRoute statistics:
[05/29 12:59:51     80s] #Cpu time = 00:00:03
[05/29 12:59:51     80s] #Elapsed time = 00:00:03
[05/29 12:59:51     80s] #Increased memory = 24.38 (MB)
[05/29 12:59:51     80s] #Total memory = 852.25 (MB)
[05/29 12:59:51     80s] #Peak memory = 924.95 (MB)
[05/29 12:59:51     80s] #Number of warnings = 3
[05/29 12:59:51     80s] #Total number of warnings = 18
[05/29 12:59:51     80s] #Number of fails = 0
[05/29 12:59:51     80s] #Total number of fails = 0
[05/29 12:59:51     80s] #Complete globalDetailRoute on Fri May 29 12:59:51 2020
[05/29 12:59:51     80s] #
[05/29 12:59:51     80s] ### 
[05/29 12:59:51     80s] ###   Scalability Statistics
[05/29 12:59:51     80s] ### 
[05/29 12:59:51     80s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:51     80s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/29 12:59:51     80s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:51     80s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[05/29 12:59:51     80s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[05/29 12:59:51     80s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/29 12:59:51     80s] ###   Entire Command                |        00:00:03|        00:00:03|             0.9|
[05/29 12:59:51     80s] ### --------------------------------+----------------+----------------+----------------+
[05/29 12:59:51     80s] ### 
[05/29 12:59:51     80s] #% End globalDetailRoute (date=05/29 12:59:51, total cpu=0:00:02.6, real=0:00:03.0, peak res=924.9M, current mem=835.7M)
[05/29 12:59:51     80s] <CMD> redraw
[05/29 12:59:51     80s] ######################################
[05/29 12:59:51     80s] ###
[05/29 12:59:51     80s] ### RC Extraction and Optimization ...
[05/29 12:59:51     80s] ###
[05/29 12:59:51     80s] ######################################
[05/29 12:59:51     80s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[05/29 12:59:51     80s] <CMD> extractRC
[05/29 12:59:51     80s] Extraction called for design 'mult8x8' of instances=770 and nets=791 using extraction engine 'postRoute' at effort level 'low' .
[05/29 12:59:51     80s] PostRoute (effortLevel low) RC Extraction called for design mult8x8.
[05/29 12:59:51     80s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:51     80s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:51     80s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:51     80s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/29 12:59:51     80s] * Layer Id             : 1 - M1
[05/29 12:59:51     80s]       Thickness        : 0.34
[05/29 12:59:51     80s]       Min Width        : 0.16
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 2 - M2
[05/29 12:59:51     80s]       Thickness        : 0.37
[05/29 12:59:51     80s]       Min Width        : 0.2
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 3 - M3
[05/29 12:59:51     80s]       Thickness        : 0.37
[05/29 12:59:51     80s]       Min Width        : 0.2
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 4 - M4
[05/29 12:59:51     80s]       Thickness        : 0.66
[05/29 12:59:51     80s]       Min Width        : 0.4
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 5 - M5
[05/29 12:59:51     80s]       Thickness        : 0.66
[05/29 12:59:51     80s]       Min Width        : 0.4
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 6 - M6
[05/29 12:59:51     80s]       Thickness        : 0.53
[05/29 12:59:51     80s]       Min Width        : 0.6
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 7 - M7
[05/29 12:59:51     80s]       Thickness        : 0.35
[05/29 12:59:51     80s]       Min Width        : 1.5
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] * Layer Id             : 8 - M8
[05/29 12:59:51     80s]       Thickness        : 0.45
[05/29 12:59:51     80s]       Min Width        : 4
[05/29 12:59:51     80s]       Layer Dielectric : 4.1
[05/29 12:59:51     80s] extractDetailRC Option : -outfile /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d  -basic
[05/29 12:59:51     80s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/29 12:59:51     80s]       RC Corner Indexes            0   
[05/29 12:59:51     80s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:51     80s] Coupling Cap. Scaling Factor : 1.00000 
[05/29 12:59:51     80s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:51     80s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:51     80s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:51     80s] Shrink Factor                : 1.00000
[05/29 12:59:51     80s] LayerId::1 widthSet size::1
[05/29 12:59:51     80s] LayerId::2 widthSet size::1
[05/29 12:59:51     80s] LayerId::3 widthSet size::1
[05/29 12:59:51     80s] LayerId::4 widthSet size::1
[05/29 12:59:51     80s] LayerId::5 widthSet size::1
[05/29 12:59:51     80s] LayerId::6 widthSet size::1
[05/29 12:59:51     80s] LayerId::7 widthSet size::1
[05/29 12:59:51     80s] LayerId::8 widthSet size::1
[05/29 12:59:51     80s] Initializing multi-corner resistance tables ...
[05/29 12:59:51     80s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1066.3M)
[05/29 12:59:51     80s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for storing RC.
[05/29 12:59:51     80s] Extracted 10.0453% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 20.0429% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 30.0406% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 40.0382% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 50.0358% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 60.0334% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 70.031% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 80.0286% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 90.0262% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1126.4M)
[05/29 12:59:51     80s] Number of Extracted Resistors     : 8117
[05/29 12:59:51     80s] Number of Extracted Ground Cap.   : 8879
[05/29 12:59:51     80s] Number of Extracted Coupling Cap. : 16908
[05/29 12:59:51     80s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1070.332M)
[05/29 12:59:51     80s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/29 12:59:51     80s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1070.3M)
[05/29 12:59:51     80s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb_Filter.rcdb.d' for storing RC.
[05/29 12:59:52     80s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 789 access done (mem: 1094.340M)
[05/29 12:59:52     80s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1094.340M)
[05/29 12:59:52     80s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1094.340M)
[05/29 12:59:52     80s] processing rcdb (/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d) for hinst (top) of cell (mult8x8);
[05/29 12:59:52     80s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 0 access done (mem: 1094.340M)
[05/29 12:59:52     80s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1094.340M)
[05/29 12:59:52     80s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1094.340M)
[05/29 12:59:52     80s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/29 12:59:52     80s] <CMD> setOptMode -yieldEffort none
[05/29 12:59:52     80s] <CMD> setOptMode -effort high
[05/29 12:59:52     80s] <CMD> setOptMode -drcMargin 0.0
[05/29 12:59:52     80s] <CMD> setOptMode -holdTargetSlack 0.2 -setupTargetSlack 0.0
[05/29 12:59:52     80s] <CMD> setOptMode -simplifyNetlist false
[05/29 12:59:52     80s] <CMD> setOptMode -usefulSkew false
[05/29 12:59:52     80s] <CMD> setOptMode -moveInst true
[05/29 12:59:52     80s] <CMD> setOptMode -reclaimArea true
[05/29 12:59:52     80s] <CMD> setOptMode -fixDRC true
[05/29 12:59:52     80s] <CMD> setOptMode -fixCap true
[05/29 12:59:52     80s] <CMD> optDesign -postRoute -setup -hold
[05/29 12:59:52     80s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 838.0M, totSessionCpu=0:01:21 **
[05/29 12:59:52     80s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/29 12:59:52     80s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/29 12:59:52     80s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:52     80s] Summary for sequential cells identification: 
[05/29 12:59:52     80s]   Identified SBFF number: 120
[05/29 12:59:52     80s]   Identified MBFF number: 0
[05/29 12:59:52     80s]   Identified SB Latch number: 0
[05/29 12:59:52     80s]   Identified MB Latch number: 0
[05/29 12:59:52     80s]   Not identified SBFF number: 0
[05/29 12:59:52     80s]   Not identified MBFF number: 0
[05/29 12:59:52     80s]   Not identified SB Latch number: 0
[05/29 12:59:52     80s]   Not identified MB Latch number: 0
[05/29 12:59:52     80s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:52     80s]  Visiting view : typical
[05/29 12:59:52     80s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:52     80s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:52     80s]  Visiting view : typical
[05/29 12:59:52     80s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:52     80s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:52     80s]  Setting StdDelay to 55.60
[05/29 12:59:52     80s] Creating Cell Server, finished. 
[05/29 12:59:52     80s] 
[05/29 12:59:52     80s] Need call spDPlaceInit before registerPrioInstLoc.
[05/29 12:59:52     80s] Switching SI Aware to true by default in postroute mode   
[05/29 12:59:52     80s] GigaOpt running with 1 threads.
[05/29 12:59:52     80s] Info: 1 threads available for lower-level modules during optimization.
[05/29 12:59:52     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1072.8M
[05/29 12:59:52     80s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:52     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1072.8M
[05/29 12:59:52     80s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1072.8M
[05/29 12:59:52     80s] Core basic site is IBM13SITE
[05/29 12:59:52     80s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 12:59:52     80s] SiteArray: use 49,152 bytes
[05/29 12:59:52     80s] SiteArray: current memory after site array memory allocation 1072.9M
[05/29 12:59:52     80s] SiteArray: FP blocked sites are writable
[05/29 12:59:52     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 12:59:52     80s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1072.9M
[05/29 12:59:52     80s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1072.9M
[05/29 12:59:52     80s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1072.9M
[05/29 12:59:52     80s] OPERPROF:     Starting CMU at level 3, MEM:1072.9M
[05/29 12:59:52     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1072.9M
[05/29 12:59:52     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1072.9M
[05/29 12:59:52     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1072.9MB).
[05/29 12:59:52     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1072.9M
[05/29 12:59:52     80s] LayerId::1 widthSet size::1
[05/29 12:59:52     80s] LayerId::2 widthSet size::1
[05/29 12:59:52     80s] LayerId::3 widthSet size::1
[05/29 12:59:52     80s] LayerId::4 widthSet size::1
[05/29 12:59:52     80s] LayerId::5 widthSet size::1
[05/29 12:59:52     80s] LayerId::6 widthSet size::1
[05/29 12:59:52     80s] LayerId::7 widthSet size::1
[05/29 12:59:52     80s] LayerId::8 widthSet size::1
[05/29 12:59:52     80s] Initializing multi-corner resistance tables ...
[05/29 12:59:52     80s] 
[05/29 12:59:52     80s] Creating Lib Analyzer ...
[05/29 12:59:52     80s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:52     80s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:52     80s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:52     80s] 
[05/29 12:59:53     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=1076.9M
[05/29 12:59:53     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=1076.9M
[05/29 12:59:53     81s] Creating Lib Analyzer, finished. 
[05/29 12:59:53     81s] Effort level <high> specified for reg2reg path_group
[05/29 12:59:53     81s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 853.0M, totSessionCpu=0:01:21 **
[05/29 12:59:53     81s] Existing Dirty Nets : 0
[05/29 12:59:53     81s] New Signature Flow (optDesignCheckOptions) ....
[05/29 12:59:53     81s] #Taking db snapshot
[05/29 12:59:53     81s] #Taking db snapshot ... done
[05/29 12:59:53     81s] OPERPROF: Starting checkPlace at level 1, MEM:1078.9M
[05/29 12:59:53     81s] #spOpts: N=130 
[05/29 12:59:53     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1078.9M
[05/29 12:59:53     81s] Begin checking placement ... (start mem=1078.9M, init mem=1078.9M)
[05/29 12:59:53     81s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1078.9M
[05/29 12:59:53     81s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1078.9M
[05/29 12:59:53     81s] *info: Placed = 770           
[05/29 12:59:53     81s] *info: Unplaced = 0           
[05/29 12:59:53     81s] Placement Density:72.38%(9380/12960)
[05/29 12:59:53     81s] Placement Density (including fixed std cells):72.38%(9380/12960)
[05/29 12:59:53     81s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1078.9M)
[05/29 12:59:53     81s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.045, MEM:1078.9M
[05/29 12:59:53     81s]  Initial DC engine is -> aae
[05/29 12:59:53     81s]  
[05/29 12:59:53     81s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/29 12:59:53     81s]  
[05/29 12:59:53     81s]  
[05/29 12:59:53     81s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/29 12:59:53     81s]  
[05/29 12:59:53     81s] Reset EOS DB
[05/29 12:59:53     81s] Ignoring AAE DB Resetting ...
[05/29 12:59:53     81s]  Set Options for AAE Based Opt flow 
[05/29 12:59:53     81s] *** optDesign -postRoute ***
[05/29 12:59:53     81s] DRC Margin: user margin 0.0; extra margin 0
[05/29 12:59:53     81s] Setup Target Slack: user slack 0
[05/29 12:59:53     81s] Hold Target Slack: user slack 0.2
[05/29 12:59:53     81s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1078.852M)
[05/29 12:59:53     81s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1080.9M)
[05/29 12:59:53     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1080.9M
[05/29 12:59:53     81s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1080.9M
[05/29 12:59:53     81s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1080.9M
[05/29 12:59:53     81s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1080.9M
[05/29 12:59:53     81s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1080.9M
[05/29 12:59:53     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1080.9M
[05/29 12:59:53     81s] Deleting Cell Server ...
[05/29 12:59:53     81s] Deleting Lib Analyzer.
[05/29 12:59:53     81s] Multi-VT timing optimization disabled based on library information.
[05/29 12:59:53     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:59:53     81s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:53     81s] Summary for sequential cells identification: 
[05/29 12:59:53     81s]   Identified SBFF number: 120
[05/29 12:59:53     81s]   Identified MBFF number: 0
[05/29 12:59:53     81s]   Identified SB Latch number: 0
[05/29 12:59:53     81s]   Identified MB Latch number: 0
[05/29 12:59:53     81s]   Not identified SBFF number: 0
[05/29 12:59:53     81s]   Not identified MBFF number: 0
[05/29 12:59:53     81s]   Not identified SB Latch number: 0
[05/29 12:59:53     81s]   Not identified MB Latch number: 0
[05/29 12:59:53     81s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:53     81s]  Visiting view : typical
[05/29 12:59:53     81s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:53     81s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:53     81s]  Visiting view : typical
[05/29 12:59:53     81s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:53     81s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:53     81s]  Setting StdDelay to 55.60
[05/29 12:59:53     81s] Creating Cell Server, finished. 
[05/29 12:59:53     81s] 
[05/29 12:59:53     81s] Deleting Cell Server ...
[05/29 12:59:53     81s] ** INFO : this run is activating 'postRoute' automaton
[05/29 12:59:53     81s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 0 access done (mem: 1078.902M)
[05/29 12:59:53     81s] Extraction called for design 'mult8x8' of instances=770 and nets=791 using extraction engine 'postRoute' at effort level 'low' .
[05/29 12:59:53     81s] PostRoute (effortLevel low) RC Extraction called for design mult8x8.
[05/29 12:59:53     81s] RC Extraction called in multi-corner(1) mode.
[05/29 12:59:53     81s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 12:59:53     81s] Type 'man IMPEXT-6197' for more detail.
[05/29 12:59:53     81s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/29 12:59:53     81s] * Layer Id             : 1 - M1
[05/29 12:59:53     81s]       Thickness        : 0.34
[05/29 12:59:53     81s]       Min Width        : 0.16
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 2 - M2
[05/29 12:59:53     81s]       Thickness        : 0.37
[05/29 12:59:53     81s]       Min Width        : 0.2
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 3 - M3
[05/29 12:59:53     81s]       Thickness        : 0.37
[05/29 12:59:53     81s]       Min Width        : 0.2
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 4 - M4
[05/29 12:59:53     81s]       Thickness        : 0.66
[05/29 12:59:53     81s]       Min Width        : 0.4
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 5 - M5
[05/29 12:59:53     81s]       Thickness        : 0.66
[05/29 12:59:53     81s]       Min Width        : 0.4
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 6 - M6
[05/29 12:59:53     81s]       Thickness        : 0.53
[05/29 12:59:53     81s]       Min Width        : 0.6
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 7 - M7
[05/29 12:59:53     81s]       Thickness        : 0.35
[05/29 12:59:53     81s]       Min Width        : 1.5
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] * Layer Id             : 8 - M8
[05/29 12:59:53     81s]       Thickness        : 0.45
[05/29 12:59:53     81s]       Min Width        : 4
[05/29 12:59:53     81s]       Layer Dielectric : 4.1
[05/29 12:59:53     81s] extractDetailRC Option : -outfile /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d -maxResLength 200  -basic
[05/29 12:59:53     81s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/29 12:59:53     81s]       RC Corner Indexes            0   
[05/29 12:59:53     81s] Capacitance Scaling Factor   : 1.00000 
[05/29 12:59:53     81s] Coupling Cap. Scaling Factor : 1.00000 
[05/29 12:59:53     81s] Resistance Scaling Factor    : 1.00000 
[05/29 12:59:53     81s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 12:59:53     81s] Clock Res. Scaling Factor    : 1.00000 
[05/29 12:59:53     81s] Shrink Factor                : 1.00000
[05/29 12:59:53     81s] LayerId::1 widthSet size::1
[05/29 12:59:53     81s] LayerId::2 widthSet size::1
[05/29 12:59:53     81s] LayerId::3 widthSet size::1
[05/29 12:59:53     81s] LayerId::4 widthSet size::1
[05/29 12:59:53     81s] LayerId::5 widthSet size::1
[05/29 12:59:53     81s] LayerId::6 widthSet size::1
[05/29 12:59:53     81s] LayerId::7 widthSet size::1
[05/29 12:59:53     81s] LayerId::8 widthSet size::1
[05/29 12:59:53     81s] Initializing multi-corner resistance tables ...
[05/29 12:59:53     81s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1078.9M)
[05/29 12:59:53     81s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for storing RC.
[05/29 12:59:53     81s] Extracted 10.0453% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 20.0429% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 30.0406% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 40.0382% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 50.0358% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 60.0334% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 70.031% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 80.0286% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 90.0262% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1114.9M)
[05/29 12:59:53     81s] Number of Extracted Resistors     : 8117
[05/29 12:59:53     81s] Number of Extracted Ground Cap.   : 8879
[05/29 12:59:53     81s] Number of Extracted Coupling Cap. : 16908
[05/29 12:59:53     81s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1098.902M)
[05/29 12:59:53     81s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/29 12:59:53     81s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1098.9M)
[05/29 12:59:53     81s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb_Filter.rcdb.d' for storing RC.
[05/29 12:59:53     81s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 789 access done (mem: 1102.902M)
[05/29 12:59:53     81s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1102.902M)
[05/29 12:59:53     81s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1102.902M)
[05/29 12:59:53     81s] processing rcdb (/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d) for hinst (top) of cell (mult8x8);
[05/29 12:59:53     81s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 0 access done (mem: 1102.902M)
[05/29 12:59:53     81s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1102.902M)
[05/29 12:59:53     81s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1102.902M)
[05/29 12:59:54     81s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1102.902M)
[05/29 12:59:54     81s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1102.9M)
[05/29 12:59:54     81s] LayerId::1 widthSet size::1
[05/29 12:59:54     81s] LayerId::2 widthSet size::1
[05/29 12:59:54     81s] LayerId::3 widthSet size::1
[05/29 12:59:54     81s] LayerId::4 widthSet size::1
[05/29 12:59:54     81s] LayerId::5 widthSet size::1
[05/29 12:59:54     81s] LayerId::6 widthSet size::1
[05/29 12:59:54     81s] LayerId::7 widthSet size::1
[05/29 12:59:54     81s] LayerId::8 widthSet size::1
[05/29 12:59:54     81s] Initializing multi-corner resistance tables ...
[05/29 12:59:54     81s] Starting delay calculation for Setup views
[05/29 12:59:54     81s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 12:59:54     81s] #################################################################################
[05/29 12:59:54     81s] # Design Stage: PostRoute
[05/29 12:59:54     81s] # Design Name: mult8x8
[05/29 12:59:54     81s] # Design Mode: 130nm
[05/29 12:59:54     81s] # Analysis Mode: MMMC OCV 
[05/29 12:59:54     81s] # Parasitics Mode: SPEF/RCDB
[05/29 12:59:54     81s] # Signoff Settings: SI On 
[05/29 12:59:54     81s] #################################################################################
[05/29 12:59:54     81s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:54     81s] Setting infinite Tws ...
[05/29 12:59:54     81s] First Iteration Infinite Tw... 
[05/29 12:59:54     81s] Calculate early delays in OCV mode...
[05/29 12:59:54     81s] Calculate late delays in OCV mode...
[05/29 12:59:54     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 1117.2M, InitMEM = 1117.2M)
[05/29 12:59:54     81s] Start delay calculation (fullDC) (1 T). (MEM=1117.2)
[05/29 12:59:54     81s] End AAE Lib Interpolated Model. (MEM=1117.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:54     82s] Total number of fetched objects 790
[05/29 12:59:54     82s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 12:59:54     82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:54     82s] End delay calculation. (MEM=1155.34 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:54     82s] End delay calculation (fullDC). (MEM=1155.34 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 12:59:54     82s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1155.3M) ***
[05/29 12:59:54     82s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1155.3M)
[05/29 12:59:54     82s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 12:59:54     82s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1155.3M)
[05/29 12:59:54     82s] 
[05/29 12:59:54     82s] Executing IPO callback for view pruning ..
[05/29 12:59:54     82s] Starting SI iteration 2
[05/29 12:59:54     82s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:54     82s] Calculate early delays in OCV mode...
[05/29 12:59:54     82s] Calculate late delays in OCV mode...
[05/29 12:59:54     82s] Start delay calculation (fullDC) (1 T). (MEM=1097.46)
[05/29 12:59:54     82s] End AAE Lib Interpolated Model. (MEM=1097.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:54     82s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 12:59:54     82s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 12:59:54     82s] Total number of fetched objects 790
[05/29 12:59:54     82s] AAE_INFO-618: Total number of nets in the design is 791,  2.4 percent of the nets selected for SI analysis
[05/29 12:59:54     82s] End delay calculation. (MEM=1103.61 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:54     82s] End delay calculation (fullDC). (MEM=1103.61 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:54     82s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1103.6M) ***
[05/29 12:59:54     82s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:22 mem=1103.6M)
[05/29 12:59:54     82s] End AAE Lib Interpolated Model. (MEM=1103.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:54     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1103.6M
[05/29 12:59:54     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1103.6M
[05/29 12:59:55     82s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 872.9M, totSessionCpu=0:01:22 **
[05/29 12:59:55     82s] Setting latch borrow mode to budget during optimization.
[05/29 12:59:55     82s] Info: Done creating the CCOpt slew target map.
[05/29 12:59:55     82s] Glitch fixing enabled
[05/29 12:59:55     82s] Running CCOpt-PRO on entire clock network
[05/29 12:59:55     82s] Net route status summary:
[05/29 12:59:55     82s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:55     82s]   Non-clock:   790 (unrouted=1, trialRouted=0, noStatus=0, routed=789, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:55     82s] Clock tree cells fixed by user: 0 out of 0
[05/29 12:59:55     82s] PRO...
[05/29 12:59:55     82s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/29 12:59:55     82s] Initializing clock structures...
[05/29 12:59:55     82s]   Creating own balancer
[05/29 12:59:55     82s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/29 12:59:55     82s]   Removing CTS place status from clock tree and sinks.
[05/29 12:59:55     82s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[05/29 12:59:55     82s]   Initializing legalizer
[05/29 12:59:55     82s]   Using cell based legalization.
[05/29 12:59:55     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1089.4M
[05/29 12:59:55     82s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:55     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1089.4M
[05/29 12:59:55     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1089.4M
[05/29 12:59:55     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1089.4MB).
[05/29 12:59:55     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1089.4M
[05/29 12:59:55     82s] (I)       Load db... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Read data from FE... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Read nodes and places... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Number of ignored instance 0
[05/29 12:59:55     82s] (I)       Number of inbound cells 0
[05/29 12:59:55     82s] (I)       numMoveCells=770, numMacros=0  numPads=34  numMultiRowHeightInsts=0
[05/29 12:59:55     82s] (I)       Done Read nodes and places (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s] (I)       Read rows... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Done Read rows (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s] (I)       Done Read data from FE (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s] (I)       Done Load db (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s] (I)       Constructing placeable region... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Constructing bin map
[05/29 12:59:55     82s] (I)       Initialize bin information with width=36000 height=36000
[05/29 12:59:55     82s] (I)       Done constructing bin map
[05/29 12:59:55     82s] (I)       Removing 0 blocked bin with high fixed inst density
[05/29 12:59:55     82s] (I)       Compute region effective width... (mem=1089.4M)
[05/29 12:59:55     82s] (I)       Done Compute region effective width (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1089.4M)
[05/29 12:59:55     82s]   Reconstructing clock tree datastructures...
[05/29 12:59:55     82s]     Validating CTS configuration...
[05/29 12:59:55     82s]     Checking module port directions...
[05/29 12:59:55     82s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:55     82s]     Non-default CCOpt properties:
[05/29 12:59:55     82s]     adjacent_rows_legal: true (default: false)
[05/29 12:59:55     82s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/29 12:59:55     82s]     buffer_cells is set for at least one key
[05/29 12:59:55     82s]     cell_density is set for at least one key
[05/29 12:59:55     82s]     cell_halo_rows: 0 (default: 1)
[05/29 12:59:55     82s]     cell_halo_sites: 0 (default: 4)
[05/29 12:59:55     82s]     clock_nets_detailed_routed: 1 (default: false)
[05/29 12:59:55     82s]     force_design_routing_status: 1 (default: auto)
[05/29 12:59:55     82s]     inverter_cells is set for at least one key
[05/29 12:59:55     82s]     primary_delay_corner: typical_dly (default: )
[05/29 12:59:55     82s]     route_type is set for at least one key
[05/29 12:59:55     82s]     source_driver is set for at least one key
[05/29 12:59:55     82s]     source_max_capacitance is set for at least one key
[05/29 12:59:55     82s]     target_insertion_delay is set for at least one key
[05/29 12:59:55     82s]     target_max_trans is set for at least one key
[05/29 12:59:55     82s]     target_max_trans_sdc is set for at least one key
[05/29 12:59:55     82s]     target_skew is set for at least one key
[05/29 12:59:55     82s]     target_skew_wire is set for at least one key
[05/29 12:59:55     82s]     use_inverters is set for at least one key
[05/29 12:59:55     82s]     Route type trimming info:
[05/29 12:59:55     82s]       No route type modifications were made.
[05/29 12:59:55     82s] Accumulated time to calculate placeable region: 0
[05/29 12:59:55     82s] (I)       Initializing Steiner engine. 
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] End AAE Lib Interpolated Model. (MEM=1089.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s]     Library trimming buffers in power domain auto-default and half-corner typical_dly:setup.late removed 0 of 8 cells
[05/29 12:59:55     82s]     Original list had 8 cells:
[05/29 12:59:55     82s]     CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:55     82s]     Library trimming was not able to trim any cells:
[05/29 12:59:55     82s]     CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:55     82s] Accumulated time to calculate placeable region: 0
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[05/29 12:59:55     82s]     Library trimming inverters in power domain auto-default and half-corner typical_dly:setup.late removed 1 of 9 cells
[05/29 12:59:55     82s]     Original list had 9 cells:
[05/29 12:59:55     82s]     CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX3TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:55     82s]     New trimmed list has 8 cells:
[05/29 12:59:55     82s]     CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS 
[05/29 12:59:55     82s] Accumulated time to calculate placeable region: 0
[05/29 12:59:55     82s] Accumulated time to calculate placeable region: 0
[05/29 12:59:56     83s]     Clock tree balancer configuration for clock_tree clk:
[05/29 12:59:56     83s]     Non-default CCOpt properties:
[05/29 12:59:56     83s]       cell_density: 1 (default: 0.75)
[05/29 12:59:56     83s]       route_type (leaf): leaf (default: default)
[05/29 12:59:56     83s]       route_type (trunk): trunk (default: default)
[05/29 12:59:56     83s]       route_type (top): top (default: default)
[05/29 12:59:56     83s]       source_driver: INVX1TS/A INVX1TS/Y (default: )
[05/29 12:59:56     83s]       source_max_capacitance: 5 (default: auto)
[05/29 12:59:56     83s]       use_inverters: true (default: auto)
[05/29 12:59:56     83s]     For power domain auto-default:
[05/29 12:59:56     83s]       Buffers:     CLKBUFX20TS CLKBUFX16TS CLKBUFX12TS CLKBUFX8TS CLKBUFX6TS CLKBUFX4TS CLKBUFX3TS CLKBUFX2TS 
[05/29 12:59:56     83s]       Inverters:   {CLKINVX20TS CLKINVX16TS CLKINVX12TS CLKINVX8TS CLKINVX6TS CLKINVX4TS CLKINVX2TS CLKINVX1TS}
[05/29 12:59:56     83s]       Clock gates (with test): TLATNTSCAX20TS TLATNTSCAX16TS TLATNTSCAX12TS TLATNTSCAX8TS TLATNTSCAX6TS TLATNTSCAX4TS TLATNTSCAX3TS TLATNTSCAX2TS 
[05/29 12:59:56     83s]       Clock gates   (no test): TLATNCAX20TS TLATNCAX16TS TLATNCAX12TS TLATNCAX8TS TLATNCAX6TS TLATNCAX4TS TLATNCAX3TS TLATNCAX2TS 
[05/29 12:59:56     83s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 12960.000um^2
[05/29 12:59:56     83s]     Top Routing info:
[05/29 12:59:56     83s]       Route-type name: top; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:56     83s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:56     83s]     Trunk Routing info:
[05/29 12:59:56     83s]       Route-type name: trunk; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:56     83s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:56     83s]     Leaf Routing info:
[05/29 12:59:56     83s]       Route-type name: leaf; Top/bottom preferred layer name: M3/M2; 
[05/29 12:59:56     83s]       Unshielded; Mask Constraint: 0; Source: route_type.
[05/29 12:59:56     83s]     For timing_corner typical_dly:setup, late and power domain auto-default:
[05/29 12:59:56     83s]       Slew time target (leaf):    0.500ns
[05/29 12:59:56     83s]       Slew time target (trunk):   0.500ns
[05/29 12:59:56     83s]       Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[05/29 12:59:56     83s]       Buffer unit delay: 0.308ns
[05/29 12:59:56     83s]       Buffer max distance: 1623.650um
[05/29 12:59:56     83s]     Fastest wire driving cells and distances:
[05/29 12:59:56     83s]       Buffer    : {lib_cell:CLKBUFX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1624.058um, saturatedSlew=0.358ns, speed=3483.608um per ns, cellArea=15.960um^2 per 1000um}
[05/29 12:59:56     83s]       Inverter  : {lib_cell:CLKINVX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1623.650um, saturatedSlew=0.366ns, speed=4394.776um per ns, cellArea=12.416um^2 per 1000um}
[05/29 12:59:56     83s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2170.572um, saturatedSlew=0.354ns, speed=2558.430um per ns, cellArea=32.508um^2 per 1000um}
[05/29 12:59:56     83s]       Clock gate   (no test): {lib_cell:TLATNCAX20TS, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2130.072um, saturatedSlew=0.353ns, speed=2545.497um per ns, cellArea=29.745um^2 per 1000um}
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     Logic Sizing Table:
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     ----------------------------------------------------------
[05/29 12:59:56     83s]     Cell    Instance count    Source    Eligible library cells
[05/29 12:59:56     83s]     ----------------------------------------------------------
[05/29 12:59:56     83s]       (empty table)
[05/29 12:59:56     83s]     ----------------------------------------------------------
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s]     Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/29 12:59:56     83s]       Sources:                     pin clk
[05/29 12:59:56     83s]       Total number of sinks:       145
[05/29 12:59:56     83s]       Delay constrained sinks:     145
[05/29 12:59:56     83s]       Non-leaf sinks:              0
[05/29 12:59:56     83s]       Ignore pins:                 0
[05/29 12:59:56     83s]      Timing corner typical_dly:setup.late:
[05/29 12:59:56     83s]       Skew target:                 0.308ns
[05/29 12:59:56     83s]     Primary reporting skew groups are:
[05/29 12:59:56     83s]     skew_group clk/typical_constraint with 145 clock sinks
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     Via Selection for Estimated Routes (rule default):
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     -------------------------------------------------------------
[05/29 12:59:56     83s]     Layer    Via Cell     Res.     Cap.     RC       Top of Stack
[05/29 12:59:56     83s]     Range                 (Ohm)    (fF)     (fs)     Only
[05/29 12:59:56     83s]     -------------------------------------------------------------
[05/29 12:59:56     83s]     M1-M2    V1_H         6.000    0.000    0.000    false
[05/29 12:59:56     83s]     M2-M3    V2_H         6.000    0.000    0.000    false
[05/29 12:59:56     83s]     M3-MQ    VL_H         3.000    0.000    0.000    false
[05/29 12:59:56     83s]     MQ-MG    VQ_H         3.000    0.000    0.000    false
[05/29 12:59:56     83s]     MG-LY    FY_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:56     83s]     LY-E1    FT_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:56     83s]     E1-MA    F1_2CUT_E    1.500    0.000    0.000    false
[05/29 12:59:56     83s]     -------------------------------------------------------------
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     Ideal and dont_touch net fanout counts:
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     -----------------------------------------------------------
[05/29 12:59:56     83s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/29 12:59:56     83s]     -----------------------------------------------------------
[05/29 12:59:56     83s]           1            10                      0
[05/29 12:59:56     83s]          11           100                      0
[05/29 12:59:56     83s]         101          1000                      1
[05/29 12:59:56     83s]        1001         10000                      0
[05/29 12:59:56     83s]       10001           +                        0
[05/29 12:59:56     83s]     -----------------------------------------------------------
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     Top ideal and dont_touch nets by fanout:
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     ---------------------
[05/29 12:59:56     83s]     Net name    Fanout ()
[05/29 12:59:56     83s]     ---------------------
[05/29 12:59:56     83s]     clk            145
[05/29 12:59:56     83s]     ---------------------
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     
[05/29 12:59:56     83s]     No dont_touch hnets found in the clock tree
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Filtering reasons for cell type: inverter
[05/29 12:59:56     83s] =========================================
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] -----------------------------------------------------------------
[05/29 12:59:56     83s] Clock trees    Power domain    Reason              Library cells
[05/29 12:59:56     83s] -----------------------------------------------------------------
[05/29 12:59:56     83s] all            auto-default    Library trimming    { CLKINVX3TS }
[05/29 12:59:56     83s] -----------------------------------------------------------------
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s]     Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s]     CCOpt configuration status: all checks passed.
[05/29 12:59:56     83s]   Reconstructing clock tree datastructures done.
[05/29 12:59:56     83s] Initializing clock structures done.
[05/29 12:59:56     83s] PRO...
[05/29 12:59:56     83s]   PRO active optimizations:
[05/29 12:59:56     83s]    - DRV fixing with cell sizing
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   Detected clock skew data from CTS
[05/29 12:59:56     83s]   Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:56     83s]   Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:56     83s]   Clock DAG stats PRO initial state:
[05/29 12:59:56     83s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:56     83s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:56     83s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:56     83s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]   Clock DAG net violations PRO initial state:
[05/29 12:59:56     83s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:56     83s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/29 12:59:56     83s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:56     83s]   Primary reporting skew groups PRO initial state:
[05/29 12:59:56     83s]     skew_group default.clk/typical_constraint: unconstrained
[05/29 12:59:56     83s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]   Skew group summary PRO initial state:
[05/29 12:59:56     83s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:56     83s]   Recomputing CTS skew targets...
[05/29 12:59:56     83s]   Resolving skew group constraints...
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s]   Resolving skew group constraints done.
[05/29 12:59:56     83s] **WARN: (IMPCCOPT-1261):	The skew target of 0.300ns for skew_group clk/typical_constraint is too small. For best results, it is recommended that the skew target be set no lower than 0.308ns. The skew target has been relaxed to 0.308ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[05/29 12:59:56     83s] Type 'man IMPCCOPT-1261' for more detail.
[05/29 12:59:56     83s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:56     83s]   Fixing DRVs...
[05/29 12:59:56     83s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/29 12:59:56     83s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   PRO Statistics: Fix DRVs (cell sizing):
[05/29 12:59:56     83s]   =======================================
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   Cell changes by Net Type:
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   -------------------------------------------------------------------------------------------------
[05/29 12:59:56     83s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/29 12:59:56     83s]   -------------------------------------------------------------------------------------------------
[05/29 12:59:56     83s]   top                0            0           0            0                    0                0
[05/29 12:59:56     83s]   trunk              0            0           0            0                    0                0
[05/29 12:59:56     83s]   leaf               0            0           0            0                    0                0
[05/29 12:59:56     83s]   -------------------------------------------------------------------------------------------------
[05/29 12:59:56     83s]   Total              0            0           0            0                    0                0
[05/29 12:59:56     83s]   -------------------------------------------------------------------------------------------------
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/29 12:59:56     83s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/29 12:59:56     83s]   
[05/29 12:59:56     83s]   Clock DAG stats PRO after DRV fixing:
[05/29 12:59:56     83s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:56     83s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:56     83s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:56     83s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]   Clock DAG net violations PRO after DRV fixing:
[05/29 12:59:56     83s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:56     83s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/29 12:59:56     83s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:56     83s]   Primary reporting skew groups PRO after DRV fixing:
[05/29 12:59:56     83s]     skew_group default.clk/typical_constraint: unconstrained
[05/29 12:59:56     83s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]   Skew group summary PRO after DRV fixing:
[05/29 12:59:56     83s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:56     83s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Slew Diagnostics: After DRV fixing
[05/29 12:59:56     83s] ==================================
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Global Causes:
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] -------------------------------------
[05/29 12:59:56     83s] Cause
[05/29 12:59:56     83s] -------------------------------------
[05/29 12:59:56     83s] DRV fixing with buffering is disabled
[05/29 12:59:56     83s] -------------------------------------
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Top 5 overslews:
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] ---------------------------------
[05/29 12:59:56     83s] Overslew    Causes    Driving Pin
[05/29 12:59:56     83s] ---------------------------------
[05/29 12:59:56     83s]   (empty table)
[05/29 12:59:56     83s] ---------------------------------
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s] Cause    Occurences
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s]   (empty table)
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] Violation diagnostics counts from the 0 nodes that have violations:
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s] Cause    Occurences
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s]   (empty table)
[05/29 12:59:56     83s] -------------------
[05/29 12:59:56     83s] 
[05/29 12:59:56     83s]   Reconnecting optimized routes...
[05/29 12:59:56     83s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:56     83s]   Set dirty flag on 0 insts, 0 nets
[05/29 12:59:56     83s]   Clock tree timing engine global stage delay update for typical_dly:setup.late...
[05/29 12:59:56     83s] End AAE Lib Interpolated Model. (MEM=1127.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:56     83s]   Clock tree timing engine global stage delay update for typical_dly:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/29 12:59:56     83s]   Clock DAG stats PRO final:
[05/29 12:59:56     83s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/29 12:59:56     83s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/29 12:59:56     83s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     sink capacitance : count=145, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/29 12:59:56     83s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/29 12:59:56     83s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/29 12:59:56     83s]   Clock DAG net violations PRO final:
[05/29 12:59:56     83s]     Fanout : {count=1, worst=[45]} avg=45 sd=0 sum=45
[05/29 12:59:56     83s]   Clock DAG primary half-corner transition distribution PRO final:
[05/29 12:59:56     83s]     Leaf : target=0.500ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/29 12:59:56     83s]   Primary reporting skew groups PRO final:
[05/29 12:59:56     83s]     skew_group default.clk/typical_constraint: unconstrained
[05/29 12:59:56     83s]       min path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]       max path sink: pip_sum_sum1_reg_11_/CK
[05/29 12:59:56     83s]   Skew group summary PRO final:
[05/29 12:59:56     83s]     skew_group clk/typical_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.308], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/29 12:59:56     83s] PRO done.
[05/29 12:59:56     83s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/29 12:59:56     83s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/29 12:59:56     83s] Net route status summary:
[05/29 12:59:56     83s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:56     83s]   Non-clock:   790 (unrouted=1, trialRouted=0, noStatus=0, routed=789, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1, (crossesIlmBoundary AND tooFewTerms=0)])
[05/29 12:59:56     83s] Updating delays...
[05/29 12:59:56     83s] Updating delays done.
[05/29 12:59:56     83s] PRO done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/29 12:59:56     84s] **INFO: Start fixing DRV (Mem = 1089.73M) ...
[05/29 12:59:56     84s] Begin: GigaOpt DRV Optimization
[05/29 12:59:56     84s] Glitch fixing enabled
[05/29 12:59:56     84s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/29 12:59:56     84s] Info: 1 ideal net excluded from IPO operation.
[05/29 12:59:56     84s] Info: 1 clock net  excluded from IPO operation.
[05/29 12:59:56     84s] End AAE Lib Interpolated Model. (MEM=1089.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:56     84s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:24.0/0:01:44.9 (0.8), mem = 1089.7M
[05/29 12:59:56     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.16
[05/29 12:59:56     84s] PhyDesignGrid: maxLocalDensity 0.96
[05/29 12:59:56     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=1089.7M
[05/29 12:59:56     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:1089.7M
[05/29 12:59:56     84s] #spOpts: N=130 mergeVia=F 
[05/29 12:59:56     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1089.7M
[05/29 12:59:56     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1089.7M
[05/29 12:59:56     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1089.7MB).
[05/29 12:59:56     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1089.7M
[05/29 12:59:56     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=1089.7M
[05/29 12:59:56     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1141.3M
[05/29 12:59:57     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=1155.3M
[05/29 12:59:57     84s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 12:59:57     84s] 
[05/29 12:59:57     84s] Creating Lib Analyzer ...
[05/29 12:59:57     84s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:57     84s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:57     84s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:57     84s] 
[05/29 12:59:58     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=1155.3M
[05/29 12:59:58     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=1155.3M
[05/29 12:59:58     85s] Creating Lib Analyzer, finished. 
[05/29 12:59:59     86s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/29 12:59:59     86s] **INFO: Disabling fanout fix in postRoute stage.
[05/29 12:59:59     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1174.4M
[05/29 12:59:59     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1174.4M
[05/29 12:59:59     86s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:59     86s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/29 12:59:59     86s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:59     86s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 12:59:59     86s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:59     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:59     86s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  72.38|          |         |
[05/29 12:59:59     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 12:59:59     86s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  72.38| 0:00:00.0|  1174.4M|
[05/29 12:59:59     86s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1174.4M) ***
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] Begin: glitch net info
[05/29 12:59:59     86s] glitch slack range: number of glitch nets
[05/29 12:59:59     86s] glitch slack < -0.32 : 0
[05/29 12:59:59     86s] -0.32 < glitch slack < -0.28 : 0
[05/29 12:59:59     86s] -0.28 < glitch slack < -0.24 : 0
[05/29 12:59:59     86s] -0.24 < glitch slack < -0.2 : 0
[05/29 12:59:59     86s] -0.2 < glitch slack < -0.16 : 0
[05/29 12:59:59     86s] -0.16 < glitch slack < -0.12 : 0
[05/29 12:59:59     86s] -0.12 < glitch slack < -0.08 : 0
[05/29 12:59:59     86s] -0.08 < glitch slack < -0.04 : 0
[05/29 12:59:59     86s] -0.04 < glitch slack : 0
[05/29 12:59:59     86s] End: glitch net info
[05/29 12:59:59     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.16
[05/29 12:59:59     86s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:26.4/0:01:47.3 (0.8), mem = 1155.3M
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] =============================================================================================
[05/29 12:59:59     86s]  Step TAT Report for DrvOpt #1
[05/29 12:59:59     86s] =============================================================================================
[05/29 12:59:59     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 12:59:59     86s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     86s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[05/29 12:59:59     86s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 12:59:59     86s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  52.8 % )     0:00:01.3 /  0:00:01.3    1.0
[05/29 12:59:59     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     86s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 12:59:59     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/29 12:59:59     86s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     86s] [ MISC                   ]          0:00:01.1  (  44.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/29 12:59:59     86s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     86s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/29 12:59:59     86s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] drv optimizer changes nothing and skips refinePlace
[05/29 12:59:59     86s] End: GigaOpt DRV Optimization
[05/29 12:59:59     86s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 911.8M, totSessionCpu=0:01:26 **
[05/29 12:59:59     86s] *info:
[05/29 12:59:59     86s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1132.30M).
[05/29 12:59:59     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1132.3M
[05/29 12:59:59     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1132.3M
[05/29 12:59:59     86s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=1132.3M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 911.8M, totSessionCpu=0:01:26 **
[05/29 12:59:59     86s]   DRV Snapshot: (REF)
[05/29 12:59:59     86s]          Tran DRV: 0
[05/29 12:59:59     86s]           Cap DRV: 1
[05/29 12:59:59     86s]        Fanout DRV: 1
[05/29 12:59:59     86s]            Glitch: 0
[05/29 12:59:59     86s] *** Timing Is met
[05/29 12:59:59     86s] *** Check timing (0:00:00.0)
[05/29 12:59:59     86s] *** Setup timing is met (target slack 0ns)
[05/29 12:59:59     86s]   Timing Snapshot: (REF)
[05/29 12:59:59     86s]      Weighted WNS: 0.000
[05/29 12:59:59     86s]       All  PG WNS: 0.000
[05/29 12:59:59     86s]       High PG WNS: 0.000
[05/29 12:59:59     86s]       All  PG TNS: 0.000
[05/29 12:59:59     86s]       High PG TNS: 0.000
[05/29 12:59:59     86s]    Category Slack: { [L, 0.029] [H, 0.029] }
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] Deleting Cell Server ...
[05/29 12:59:59     86s] Deleting Lib Analyzer.
[05/29 12:59:59     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 12:59:59     86s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:59     86s] Summary for sequential cells identification: 
[05/29 12:59:59     86s]   Identified SBFF number: 120
[05/29 12:59:59     86s]   Identified MBFF number: 0
[05/29 12:59:59     86s]   Identified SB Latch number: 0
[05/29 12:59:59     86s]   Identified MB Latch number: 0
[05/29 12:59:59     86s]   Not identified SBFF number: 0
[05/29 12:59:59     86s]   Not identified MBFF number: 0
[05/29 12:59:59     86s]   Not identified SB Latch number: 0
[05/29 12:59:59     86s]   Not identified MB Latch number: 0
[05/29 12:59:59     86s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:59     86s]  Visiting view : typical
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:59     86s]  Visiting view : typical
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:59     86s]  Setting StdDelay to 55.60
[05/29 12:59:59     86s] Creating Cell Server, finished. 
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] Deleting Cell Server ...
[05/29 12:59:59     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1122.8M
[05/29 12:59:59     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1122.8M
[05/29 12:59:59     86s] GigaOpt Hold Optimizer is used
[05/29 12:59:59     86s] End AAE Lib Interpolated Model. (MEM=1122.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] Creating Lib Analyzer ...
[05/29 12:59:59     86s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 12:59:59     86s] Summary for sequential cells identification: 
[05/29 12:59:59     86s]   Identified SBFF number: 120
[05/29 12:59:59     86s]   Identified MBFF number: 0
[05/29 12:59:59     86s]   Identified SB Latch number: 0
[05/29 12:59:59     86s]   Identified MB Latch number: 0
[05/29 12:59:59     86s]   Not identified SBFF number: 0
[05/29 12:59:59     86s]   Not identified MBFF number: 0
[05/29 12:59:59     86s]   Not identified SB Latch number: 0
[05/29 12:59:59     86s]   Not identified MB Latch number: 0
[05/29 12:59:59     86s]   Number of sequential cells which are not FFs: 34
[05/29 12:59:59     86s]  Visiting view : typical
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:59     86s]  Visiting view : typical
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 12:59:59     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 12:59:59     86s]  Setting StdDelay to 55.60
[05/29 12:59:59     86s] Creating Cell Server, finished. 
[05/29 12:59:59     86s] 
[05/29 12:59:59     86s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 12:59:59     86s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/29 12:59:59     86s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 12:59:59     86s] 
[05/29 12:59:59     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1122.8M
[05/29 12:59:59     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1122.8M
[05/29 12:59:59     87s] Creating Lib Analyzer, finished. 
[05/29 12:59:59     87s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:27 mem=1122.8M ***
[05/29 12:59:59     87s] End AAE Lib Interpolated Model. (MEM=1122.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:59     87s] **INFO: Starting Blocking QThread with 1 CPU
[05/29 12:59:59     87s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/29 12:59:59     87s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/29 12:59:59     87s] Latch borrow mode reset to max_borrow
[05/29 12:59:59     87s] Starting delay calculation for Hold views
[05/29 12:59:59     87s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 12:59:59     87s] Begin IPO call back ...
[05/29 12:59:59     87s] End IPO call back ...
[05/29 12:59:59     87s] #################################################################################
[05/29 12:59:59     87s] # Design Stage: PostRoute
[05/29 12:59:59     87s] # Design Name: mult8x8
[05/29 12:59:59     87s] # Design Mode: 130nm
[05/29 12:59:59     87s] # Analysis Mode: MMMC OCV 
[05/29 12:59:59     87s] # Parasitics Mode: SPEF/RCDB
[05/29 12:59:59     87s] # Signoff Settings: SI On 
[05/29 12:59:59     87s] #################################################################################
[05/29 12:59:59     87s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:59     87s] Setting infinite Tws ...
[05/29 12:59:59     87s] First Iteration Infinite Tw... 
[05/29 12:59:59     87s] Calculate late delays in OCV mode...
[05/29 12:59:59     87s] Calculate early delays in OCV mode...
[05/29 12:59:59     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/29 12:59:59     87s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/29 12:59:59     87s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:59     87s] Total number of fetched objects 790
[05/29 12:59:59     87s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 12:59:59     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:59     87s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 12:59:59     87s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 12:59:59     87s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[05/29 12:59:59     87s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/29 12:59:59     87s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 12:59:59     87s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/29 12:59:59     87s] 
[05/29 12:59:59     87s] Executing IPO callback for view pruning ..
[05/29 12:59:59     87s] 
[05/29 12:59:59     87s] Active hold views:
[05/29 12:59:59     87s]  typical
[05/29 12:59:59     87s]   Dominating endpoints: 0
[05/29 12:59:59     87s]   Dominating TNS: -0.000
[05/29 12:59:59     87s] 
[05/29 12:59:59     87s] Starting SI iteration 2
[05/29 12:59:59     87s] AAE_INFO: 1 threads acquired from CTE.
[05/29 12:59:59     87s] Calculate late delays in OCV mode...
[05/29 12:59:59     87s] Calculate early delays in OCV mode...
[05/29 12:59:59     87s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/29 12:59:59     87s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 12:59:59     87s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 12:59:59     87s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 12:59:59     87s] Total number of fetched objects 790
[05/29 12:59:59     87s] AAE_INFO-618: Total number of nets in the design is 791,  0.0 percent of the nets selected for SI analysis
[05/29 12:59:59     87s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:59     87s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 12:59:59     87s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/29 12:59:59     87s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:00:01.0 mem=0.0M)
[05/29 12:59:59     87s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[05/29 12:59:59     87s] Timing Data dump into file /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/coe_eosdata_sVGnHV/typical.twf, for view: typical 
[05/29 12:59:59     87s] 	 Dumping view 0 typical 
[05/29 12:59:59     87s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[05/29 12:59:59     87s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.2 (0.9), mem = 0.0M
[05/29 12:59:59     87s] 
[05/29 12:59:59     87s] =============================================================================================
[05/29 12:59:59     87s]  Step TAT Report for QThreadWorker #1
[05/29 12:59:59     87s] =============================================================================================
[05/29 12:59:59     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 12:59:59     87s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     87s] [ TimingUpdate           ]      2   0:00:00.0  (   1.6 % )     0:00:01.0 /  0:00:00.9    0.9
[05/29 12:59:59     87s] [ FullDelayCalc          ]      1   0:00:01.0  (  87.5 % )     0:00:01.0 /  0:00:00.9    0.9
[05/29 12:59:59     87s] [ ViewPruning            ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     87s] [ TimingReport           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 12:59:59     87s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     87s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     87s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     87s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 12:59:59     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 12:59:59     87s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 12:59:59     87s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     87s]  QThreadWorker #1 TOTAL             0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/29 12:59:59     87s] ---------------------------------------------------------------------------------------------
[05/29 12:59:59     87s] 
[05/29 13:00:01     87s]  
_______________________________________________________________________
[05/29 13:00:01     87s] Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:02.0 totSessionCpu=0:01:27 mem=1122.8M ***
[05/29 13:00:01     87s] *info: category slack lower bound [L 0.0] default
[05/29 13:00:01     87s] *info: category slack lower bound [H 0.0] reg2reg 
[05/29 13:00:01     87s] --------------------------------------------------- 
[05/29 13:00:01     87s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/29 13:00:01     87s] --------------------------------------------------- 
[05/29 13:00:01     87s]          WNS    reg2regWNS
[05/29 13:00:01     87s]     0.029 ns      0.029 ns
[05/29 13:00:01     87s] --------------------------------------------------- 
[05/29 13:00:01     87s] Restoring Auto Hold Views:  typical
[05/29 13:00:01     87s] Restoring Active Hold Views:  typical 
[05/29 13:00:01     87s] Restoring Hold Target Slack: 2000
[05/29 13:00:01     87s] Loading timing data from /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/coe_eosdata_sVGnHV/typical.twf 
[05/29 13:00:01     87s] 	 Loading view 0 typical 
[05/29 13:00:01     87s] 
[05/29 13:00:01     87s] *Info: minBufDelay = 125.0 ps, libStdDelay = 55.6 ps, minBufSize = 5760000 (4.0)
[05/29 13:00:01     87s] *Info: worst delay setup view: typical
[05/29 13:00:01     87s] Footprint list for hold buffering (delay unit: ps)
[05/29 13:00:01     87s] =================================================================
[05/29 13:00:01     87s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/29 13:00:01     87s] ------------------------------------------------------------------
[05/29 13:00:01     87s] *Info:      162.6       1.00    4.0  55.37 CLKBUFX2TS (A,Y)
[05/29 13:00:01     87s] *Info:      146.4       1.00    5.0  27.68 BUFX3TS (A,Y)
[05/29 13:00:01     87s] *Info:      182.1       1.00    5.0  38.00 CLKBUFX3TS (A,Y)
[05/29 13:00:01     87s] *Info:      165.3       1.00    5.0  43.73 BUFX2TS (A,Y)
[05/29 13:00:01     87s] *Info:      141.8       1.00    6.0  19.57 BUFX4TS (A,Y)
[05/29 13:00:01     87s] *Info:      178.2       1.00    6.0  27.39 CLKBUFX4TS (A,Y)
[05/29 13:00:01     87s] *Info:      169.6       1.00    7.0  17.83 CLKBUFX6TS (A,Y)
[05/29 13:00:01     87s] *Info:      134.2       1.00    8.0  12.80 BUFX6TS (A,Y)
[05/29 13:00:01     87s] *Info:      133.8       1.00    9.0   9.55 BUFX8TS (A,Y)
[05/29 13:00:01     87s] *Info:      171.2       1.00    9.0  13.36 CLKBUFX8TS (A,Y)
[05/29 13:00:01     87s] *Info:      340.8       1.00   10.0 105.95 DLY1X1TS (A,Y)
[05/29 13:00:01     87s] *Info:      543.8       1.00   10.0 107.04 DLY2X1TS (A,Y)
[05/29 13:00:01     87s] *Info:      900.2       1.00   10.0 110.14 DLY3X1TS (A,Y)
[05/29 13:00:01     87s] *Info:     1189.7       1.00   10.0 113.23 DLY4X1TS (A,Y)
[05/29 13:00:01     87s] *Info:      127.0       1.00   11.0   6.95 BUFX12TS (A,Y)
[05/29 13:00:01     87s] *Info:      265.7       1.00   11.0  26.85 DLY1X4TS (A,Y)
[05/29 13:00:01     87s] *Info:      616.0       1.00   11.0  27.79 DLY2X4TS (A,Y)
[05/29 13:00:01     87s] *Info:     1032.8       1.00   11.0  29.06 DLY3X4TS (A,Y)
[05/29 13:00:01     87s] *Info:     1241.2       1.00   11.0  29.69 DLY4X4TS (A,Y)
[05/29 13:00:01     87s] *Info:      157.0       1.00   12.0   8.60 CLKBUFX12TS (A,Y)
[05/29 13:00:01     87s] *Info:      127.3       1.00   15.0   4.97 BUFX16TS (A,Y)
[05/29 13:00:01     87s] *Info:      162.7       1.00   15.0   6.39 CLKBUFX16TS (A,Y)
[05/29 13:00:01     87s] *Info:      159.7       1.00   18.0   5.05 CLKBUFX20TS (A,Y)
[05/29 13:00:01     87s] *Info:      125.0       1.00   19.0   3.82 BUFX20TS (A,Y)
[05/29 13:00:01     87s] =================================================================
[05/29 13:00:01     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1132.8M
[05/29 13:00:01     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.071, MEM:1132.8M
[05/29 13:00:01     87s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.322  |  0.464  |  0.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[05/29 13:00:01     87s] Deleting Lib Analyzer.
[05/29 13:00:01     87s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 13:00:01     87s] Summary for sequential cells identification: 
[05/29 13:00:01     87s]   Identified SBFF number: 120
[05/29 13:00:01     87s]   Identified MBFF number: 0
[05/29 13:00:01     87s]   Identified SB Latch number: 0
[05/29 13:00:01     87s]   Identified MB Latch number: 0
[05/29 13:00:01     87s]   Not identified SBFF number: 0
[05/29 13:00:01     87s]   Not identified MBFF number: 0
[05/29 13:00:01     87s]   Not identified SB Latch number: 0
[05/29 13:00:01     87s]   Not identified MB Latch number: 0
[05/29 13:00:01     87s]   Number of sequential cells which are not FFs: 34
[05/29 13:00:01     87s]  Visiting view : typical
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     87s]  Visiting view : typical
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     87s]  Setting StdDelay to 55.60
[05/29 13:00:01     87s] Creating Cell Server, finished. 
[05/29 13:00:01     87s] 
[05/29 13:00:01     87s] Deleting Cell Server ...
[05/29 13:00:01     87s] 
[05/29 13:00:01     87s] Creating Lib Analyzer ...
[05/29 13:00:01     87s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 13:00:01     87s] Summary for sequential cells identification: 
[05/29 13:00:01     87s]   Identified SBFF number: 120
[05/29 13:00:01     87s]   Identified MBFF number: 0
[05/29 13:00:01     87s]   Identified SB Latch number: 0
[05/29 13:00:01     87s]   Identified MB Latch number: 0
[05/29 13:00:01     87s]   Not identified SBFF number: 0
[05/29 13:00:01     87s]   Not identified MBFF number: 0
[05/29 13:00:01     87s]   Not identified SB Latch number: 0
[05/29 13:00:01     87s]   Not identified MB Latch number: 0
[05/29 13:00:01     87s]   Number of sequential cells which are not FFs: 34
[05/29 13:00:01     87s]  Visiting view : typical
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     87s]  Visiting view : typical
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     87s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     87s]  Setting StdDelay to 55.60
[05/29 13:00:01     87s] Creating Cell Server, finished. 
[05/29 13:00:01     87s] 
[05/29 13:00:01     87s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 13:00:01     87s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/29 13:00:01     87s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 13:00:01     87s] 
[05/29 13:00:01     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=1132.8M
[05/29 13:00:01     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=1132.8M
[05/29 13:00:01     88s] Creating Lib Analyzer, finished. 
[05/29 13:00:01     88s] Hold Timer stdDelay = 55.6ps
[05/29 13:00:01     88s]  Visiting view : typical
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     88s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 910.6M, totSessionCpu=0:01:28 **
[05/29 13:00:01     88s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:28.0/0:01:50.1 (0.8), mem = 1122.8M
[05/29 13:00:01     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.765.17
[05/29 13:00:01     88s] gigaOpt Hold fixing search radius: 144.000000 Microns (40 stdCellHgt)
[05/29 13:00:01     88s] gigaOpt Hold fixing search radius on new term: 18.000000 Microns (5 stdCellHgt)
[05/29 13:00:01     88s] gigaOpt Hold fixing search radius: 144.000000 Microns (40 stdCellHgt)
[05/29 13:00:01     88s] gigaOpt Hold fixing search radius on new term: 18.000000 Microns (5 stdCellHgt)
[05/29 13:00:01     88s] *info: Run optDesign holdfix with 1 thread.
[05/29 13:00:01     88s] Info: 1 ideal net excluded from IPO operation.
[05/29 13:00:01     88s] Info: 1 clock net  excluded from IPO operation.
[05/29 13:00:01     88s] --------------------------------------------------- 
[05/29 13:00:01     88s]    Hold Timing Summary  - Initial 
[05/29 13:00:01     88s] --------------------------------------------------- 
[05/29 13:00:01     88s]  Target slack:       0.2000 ns
[05/29 13:00:01     88s]  View: typical 
[05/29 13:00:01     88s]    WNS:       0.3216  >>>  WNS:       0.1216 with TargetSlack
[05/29 13:00:01     88s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[05/29 13:00:01     88s]    VP :            0  >>>  VP:            0  with TargetSlack
[05/29 13:00:01     88s]    Worst hold path end point: delay_a_reg_3_/D
[05/29 13:00:01     88s] --------------------------------------------------- 
[05/29 13:00:01     88s] *** Hold timing is met. Hold fixing is not needed 
[05/29 13:00:01     88s] **INFO: total 0 insts, 0 nets marked don't touch
[05/29 13:00:01     88s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[05/29 13:00:01     88s] **INFO: total 0 insts, 0 nets unmarked don't touch

[05/29 13:00:01     88s] 
[05/29 13:00:01     88s] Capturing REF for hold ...
[05/29 13:00:01     88s]    Hold Timing Snapshot: (REF)
[05/29 13:00:01     88s]              All PG WNS: 0.000
[05/29 13:00:01     88s]              All PG TNS: 0.000
[05/29 13:00:01     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.765.17
[05/29 13:00:01     88s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:28.0/0:01:50.1 (0.8), mem = 1122.8M
[05/29 13:00:01     88s] 
[05/29 13:00:01     88s] =============================================================================================
[05/29 13:00:01     88s]  Step TAT Report for HoldOpt #1
[05/29 13:00:01     88s] =============================================================================================
[05/29 13:00:01     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 13:00:01     88s] ---------------------------------------------------------------------------------------------
[05/29 13:00:01     88s] [ TimingUpdate           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 13:00:01     88s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 13:00:01     88s] [ QThreadMaster          ]      1   0:00:01.2  (  44.2 % )     0:00:01.2 /  0:00:00.0    0.0
[05/29 13:00:01     88s] [ TimingReport           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 13:00:01     88s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 13:00:01     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[05/29 13:00:01     88s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[05/29 13:00:01     88s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  47.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/29 13:00:01     88s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.6
[05/29 13:00:01     88s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 13:00:01     88s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 13:00:01     88s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/29 13:00:01     88s] ---------------------------------------------------------------------------------------------
[05/29 13:00:01     88s]  HoldOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.5    0.5
[05/29 13:00:01     88s] ---------------------------------------------------------------------------------------------
[05/29 13:00:01     88s] 
[05/29 13:00:01     88s] Deleting Cell Server ...
[05/29 13:00:01     88s] Deleting Lib Analyzer.
[05/29 13:00:01     88s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 13:00:01     88s] Summary for sequential cells identification: 
[05/29 13:00:01     88s]   Identified SBFF number: 120
[05/29 13:00:01     88s]   Identified MBFF number: 0
[05/29 13:00:01     88s]   Identified SB Latch number: 0
[05/29 13:00:01     88s]   Identified MB Latch number: 0
[05/29 13:00:01     88s]   Not identified SBFF number: 0
[05/29 13:00:01     88s]   Not identified MBFF number: 0
[05/29 13:00:01     88s]   Not identified SB Latch number: 0
[05/29 13:00:01     88s]   Not identified MB Latch number: 0
[05/29 13:00:01     88s]   Number of sequential cells which are not FFs: 34
[05/29 13:00:01     88s]  Visiting view : typical
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     88s]  Visiting view : typical
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:01     88s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:01     88s]  Setting StdDelay to 55.60
[05/29 13:00:01     88s] Creating Cell Server, finished. 
[05/29 13:00:01     88s] 
[05/29 13:00:01     88s] Deleting Cell Server ...
[05/29 13:00:01     88s] Running postRoute recovery in preEcoRoute mode
[05/29 13:00:01     88s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 906.6M, totSessionCpu=0:01:28 **
[05/29 13:00:02     88s]   DRV Snapshot: (TGT)
[05/29 13:00:02     88s]          Tran DRV: 0
[05/29 13:00:02     88s]           Cap DRV: 1
[05/29 13:00:02     88s]        Fanout DRV: 1
[05/29 13:00:02     88s]            Glitch: 0
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] Creating Lib Analyzer ...
[05/29 13:00:02     88s] Creating Cell Server ...(0, 0, 0, 0)
[05/29 13:00:02     88s] Summary for sequential cells identification: 
[05/29 13:00:02     88s]   Identified SBFF number: 120
[05/29 13:00:02     88s]   Identified MBFF number: 0
[05/29 13:00:02     88s]   Identified SB Latch number: 0
[05/29 13:00:02     88s]   Identified MB Latch number: 0
[05/29 13:00:02     88s]   Not identified SBFF number: 0
[05/29 13:00:02     88s]   Not identified MBFF number: 0
[05/29 13:00:02     88s]   Not identified SB Latch number: 0
[05/29 13:00:02     88s]   Not identified MB Latch number: 0
[05/29 13:00:02     88s]   Number of sequential cells which are not FFs: 34
[05/29 13:00:02     88s]  Visiting view : typical
[05/29 13:00:02     88s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:02     88s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:02     88s]  Visiting view : typical
[05/29 13:00:02     88s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[05/29 13:00:02     88s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[05/29 13:00:02     88s]  Setting StdDelay to 55.60
[05/29 13:00:02     88s] Creating Cell Server, finished. 
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/29 13:00:02     88s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/29 13:00:02     88s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=1124.8M
[05/29 13:00:02     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=1124.8M
[05/29 13:00:02     88s] Creating Lib Analyzer, finished. 
[05/29 13:00:02     88s] Checking DRV degradation...
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] Recovery Manager:
[05/29 13:00:02     88s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/29 13:00:02     88s]      Cap DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[05/29 13:00:02     88s]   Fanout DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[05/29 13:00:02     88s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/29 13:00:02     88s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1122.79M, totSessionCpu=0:01:29).
[05/29 13:00:02     88s] **optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 910.7M, totSessionCpu=0:01:29 **
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s]   DRV Snapshot: (REF)
[05/29 13:00:02     88s]          Tran DRV: 0
[05/29 13:00:02     88s]           Cap DRV: 1
[05/29 13:00:02     88s]        Fanout DRV: 1
[05/29 13:00:02     88s]            Glitch: 0
[05/29 13:00:02     88s] Skipping post route harden opt
[05/29 13:00:02     88s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[05/29 13:00:02     88s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[05/29 13:00:02     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1122.8M
[05/29 13:00:02     88s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  0.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 911.2M, totSessionCpu=0:01:29 **
[05/29 13:00:02     88s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1122.8M
[05/29 13:00:02     88s] #spOpts: N=130 
[05/29 13:00:02     88s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.036, MEM:1122.8M
[05/29 13:00:02     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8MB).
[05/29 13:00:02     88s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.039, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.039, MEM:1122.8M
[05/29 13:00:02     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.765.15
[05/29 13:00:02     88s] OPERPROF:   Starting RefinePlace at level 2, MEM:1122.8M
[05/29 13:00:02     88s] *** Starting refinePlace (0:01:29 mem=1122.8M) ***
[05/29 13:00:02     88s] Total net bbox length = 1.235e+04 (8.534e+03 3.812e+03) (ext = 5.964e+02)
[05/29 13:00:02     88s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1122.8M
[05/29 13:00:02     88s] Starting refinePlace ...
[05/29 13:00:02     88s] ** Cut row section cpu time 0:00:00.0.
[05/29 13:00:02     88s]    Spread Effort: high, post-route mode, useDDP on.
[05/29 13:00:02     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8MB) @(0:01:29 - 0:01:29).
[05/29 13:00:02     88s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 13:00:02     88s] wireLenOptFixPriorityInst 145 inst fixed
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 13:00:02     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 13:00:02     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8MB) @(0:01:29 - 0:01:29).
[05/29 13:00:02     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 13:00:02     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1122.8MB
[05/29 13:00:02     88s] Statistics of distance of Instance movement in refine placement:
[05/29 13:00:02     88s]   maximum (X+Y) =         0.00 um
[05/29 13:00:02     88s]   mean    (X+Y) =         0.00 um
[05/29 13:00:02     88s] Summary Report:
[05/29 13:00:02     88s] Instances move: 0 (out of 770 movable)
[05/29 13:00:02     88s] Instances flipped: 0
[05/29 13:00:02     88s] Mean displacement: 0.00 um
[05/29 13:00:02     88s] Max displacement: 0.00 um 
[05/29 13:00:02     88s] Total instances moved : 0
[05/29 13:00:02     88s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.016, MEM:1122.8M
[05/29 13:00:02     88s] Total net bbox length = 1.235e+04 (8.534e+03 3.812e+03) (ext = 5.964e+02)
[05/29 13:00:02     88s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1122.8MB
[05/29 13:00:02     88s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1122.8MB) @(0:01:29 - 0:01:29).
[05/29 13:00:02     88s] *** Finished refinePlace (0:01:29 mem=1122.8M) ***
[05/29 13:00:02     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.765.15
[05/29 13:00:02     88s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.019, MEM:1122.8M
[05/29 13:00:02     88s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.061, MEM:1122.8M
[05/29 13:00:02     88s] -routeWithEco false                       # bool, default=false
[05/29 13:00:02     88s] -routeWithEco true                        # bool, default=false, user setting
[05/29 13:00:02     88s] -routeSelectedNetOnly false               # bool, default=false, user setting
[05/29 13:00:02     88s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/29 13:00:02     88s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/29 13:00:02     88s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/29 13:00:02     88s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/29 13:00:02     88s] Existing Dirty Nets : 0
[05/29 13:00:02     88s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/29 13:00:02     88s] Reset Dirty Nets : 0
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] globalDetailRoute
[05/29 13:00:02     88s] 
[05/29 13:00:02     88s] #setNanoRouteMode -drouteFixAntenna true
[05/29 13:00:02     88s] #setNanoRouteMode -droutePostRouteSwapVia "none"
[05/29 13:00:02     88s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[05/29 13:00:02     88s] #setNanoRouteMode -routeBottomRoutingLayer 1
[05/29 13:00:02     88s] #setNanoRouteMode -routeSelectedNetOnly false
[05/29 13:00:02     88s] #setNanoRouteMode -routeTopRoutingLayer 3
[05/29 13:00:02     88s] #setNanoRouteMode -routeWithEco true
[05/29 13:00:02     88s] #setNanoRouteMode -routeWithSiDriven false
[05/29 13:00:02     88s] #setNanoRouteMode -routeWithTimingDriven false
[05/29 13:00:02     88s] #setNanoRouteMode -routeWithViaInPin "true"
[05/29 13:00:02     88s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "false"
[05/29 13:00:02     88s] #Start globalDetailRoute on Fri May 29 13:00:02 2020
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 788 access done (mem: 1122.797M)
[05/29 13:00:02     88s] ### Net info: total nets: 791
[05/29 13:00:02     88s] ### Net info: dirty nets: 0
[05/29 13:00:02     88s] ### Net info: marked as disconnected nets: 0
[05/29 13:00:02     88s] #num needed restored net=0
[05/29 13:00:02     88s] #need_extraction net=0 (total=791)
[05/29 13:00:02     88s] ### Net info: fully routed nets: 790
[05/29 13:00:02     88s] ### Net info: trivial (< 2 pins) nets: 1
[05/29 13:00:02     88s] ### Net info: unrouted nets: 0
[05/29 13:00:02     88s] ### Net info: re-extraction nets: 0
[05/29 13:00:02     88s] ### Net info: ignored nets: 0
[05/29 13:00:02     88s] ### Net info: skip routing nets: 0
[05/29 13:00:02     88s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[05/29 13:00:02     88s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[05/29 13:00:02     88s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[05/29 13:00:02     88s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/29 13:00:02     88s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[05/29 13:00:02     88s] #RTESIG:78da8d914d6fc2300c8677e657588143278d62e7c369ae48bb0e84b65d119342a954b553
[05/29 13:00:02     88s] #       1bfeffd27105dc5cfde889dfd7cbd5f7fb0114859270fd8ba88f041f070a68a95a135bb3
[05/29 13:00:02     88s] #       a170cca3afad5a2c57bbfda7ad1ca4e11aa1f8e9fbf60dae631c608c29355dfd7a439c75
[05/29 13:00:02     88s] #       a0babe8b0a8a310d79701ff315a84b535f9e633e209c4fedf8ec47d2c4e05cc9383d28ce
[05/29 13:00:02     88s] #       6d7f4a0f48a767e8429021931723289a2ec53a0ef719cb5a6a8b9c4699715e64d8b0bc34
[05/29 13:00:02     88s] #       5b3da7f4e9f2a0114b941be59c915028822b06233181c5901ead1cd2e31c919f21cab9d4
[05/29 13:00:02     88s] #       6412daf26440fddb1e822f7fceef077d
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Skip comparing routing design signature in db-snapshot flow
[05/29 13:00:02     88s] #RTESIG:78da8d914d6fc2300c8677e657588143278d62e7c369ae48bb0e84b65d119342a954b553
[05/29 13:00:02     88s] #       1bfeffd27105dc5cfde889dfd7cbd5f7fb0114859270fd8ba88f041f070a68a95a135bb3
[05/29 13:00:02     88s] #       a170cca3afad5a2c57bbfda7ad1ca4e11aa1f8e9fbf60dae631c608c29355dfd7a439c75
[05/29 13:00:02     88s] #       a0babe8b0a8a310d79701ff315a84b535f9e633e209c4fedf8ec47d2c4e05cc9383d28ce
[05/29 13:00:02     88s] #       6d7f4a0f48a767e8429021931723289a2ec53a0ef719cb5a6a8b9c4699715e64d8b0bc34
[05/29 13:00:02     88s] #       5b3da7f4e9f2a0114b941be59c915028822b06233181c5901ead1cd2e31c919f21cab9d4
[05/29 13:00:02     88s] #       6412daf26440fddb1e822f7fceef077d
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Start routing data preparation on Fri May 29 13:00:02 2020
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Minimum voltage of a net in the design = 0.000.
[05/29 13:00:02     88s] #Maximum voltage of a net in the design = 1.200.
[05/29 13:00:02     88s] #Voltage range [0.000 - 1.200] has 789 nets.
[05/29 13:00:02     88s] #Voltage range [0.000 - 0.000] has 1 net.
[05/29 13:00:02     88s] #Voltage range [1.200 - 1.200] has 1 net.
[05/29 13:00:02     88s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/29 13:00:02     88s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 13:00:02     88s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/29 13:00:02     88s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 13:00:02     88s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/29 13:00:02     88s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/29 13:00:02     88s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/29 13:00:02     88s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/29 13:00:02     88s] #Regenerating Ggrids automatically.
[05/29 13:00:02     88s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/29 13:00:02     88s] #Using automatically generated G-grids.
[05/29 13:00:02     88s] #Done routing data preparation.
[05/29 13:00:02     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.36 (MB), peak = 924.95 (MB)
[05/29 13:00:02     88s] #Merging special wires: starts on Fri May 29 13:00:02 2020 with memory = 916.36 (MB), peak = 924.95 (MB)
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:916.4 MB, peak:924.9 MB
[05/29 13:00:02     88s] #Found 0 nets for post-route si or timing fixing.
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Finished routing data preparation on Fri May 29 13:00:02 2020
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Cpu time = 00:00:00
[05/29 13:00:02     88s] #Elapsed time = 00:00:00
[05/29 13:00:02     88s] #Increased memory = 3.77 (MB)
[05/29 13:00:02     88s] #Total memory = 916.36 (MB)
[05/29 13:00:02     88s] #Peak memory = 924.95 (MB)
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Start global routing on Fri May 29 13:00:02 2020
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Start global routing initialization on Fri May 29 13:00:02 2020
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #WARNING (NRGR-22) Design is already detail routed.
[05/29 13:00:02     88s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/29 13:00:02     88s] #Cpu time = 00:00:00
[05/29 13:00:02     88s] #Elapsed time = 00:00:00
[05/29 13:00:02     88s] #Increased memory = 3.77 (MB)
[05/29 13:00:02     88s] #Total memory = 916.36 (MB)
[05/29 13:00:02     88s] #Peak memory = 924.95 (MB)
[05/29 13:00:02     88s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Start Detail Routing..
[05/29 13:00:02     88s] #start initial detail routing ...
[05/29 13:00:02     88s] ### Design has 0 dirty nets, has valid drcs
[05/29 13:00:02     88s] #   number of violations = 0
[05/29 13:00:02     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 917.14 (MB), peak = 924.95 (MB)
[05/29 13:00:02     88s] #Complete Detail Routing.
[05/29 13:00:02     88s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 13:00:02     88s] #Total wire length = 13597 um.
[05/29 13:00:02     88s] #Total half perimeter of net bounding box = 14078 um.
[05/29 13:00:02     88s] #Total wire length on LAYER M1 = 1401 um.
[05/29 13:00:02     88s] #Total wire length on LAYER M2 = 4579 um.
[05/29 13:00:02     88s] #Total wire length on LAYER M3 = 7617 um.
[05/29 13:00:02     88s] #Total wire length on LAYER MQ = 0 um.
[05/29 13:00:02     88s] #Total wire length on LAYER MG = 0 um.
[05/29 13:00:02     88s] #Total wire length on LAYER LY = 0 um.
[05/29 13:00:02     88s] #Total wire length on LAYER E1 = 0 um.
[05/29 13:00:02     88s] #Total wire length on LAYER MA = 0 um.
[05/29 13:00:02     88s] #Total number of vias = 3927
[05/29 13:00:02     88s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 13:00:02     88s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 13:00:02     88s] #Up-Via Summary (total 3927):
[05/29 13:00:02     88s] #                   single-cut          multi-cut      Total
[05/29 13:00:02     88s] #-----------------------------------------------------------
[05/29 13:00:02     88s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 13:00:02     88s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 13:00:02     88s] #-----------------------------------------------------------
[05/29 13:00:02     88s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #Total number of DRC violations = 0
[05/29 13:00:02     88s] #Cpu time = 00:00:00
[05/29 13:00:02     88s] #Elapsed time = 00:00:00
[05/29 13:00:02     88s] #Increased memory = 0.08 (MB)
[05/29 13:00:02     88s] #Total memory = 916.45 (MB)
[05/29 13:00:02     88s] #Peak memory = 924.95 (MB)
[05/29 13:00:02     88s] #
[05/29 13:00:02     88s] #start routing for process antenna violation fix ...
[05/29 13:00:02     88s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 13:00:03     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 917.45 (MB), peak = 924.95 (MB)
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 13:00:03     89s] #Total wire length = 13597 um.
[05/29 13:00:03     89s] #Total half perimeter of net bounding box = 14078 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M1 = 1401 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M2 = 4579 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M3 = 7617 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MQ = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MG = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER LY = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER E1 = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MA = 0 um.
[05/29 13:00:03     89s] #Total number of vias = 3927
[05/29 13:00:03     89s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 13:00:03     89s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 13:00:03     89s] #Up-Via Summary (total 3927):
[05/29 13:00:03     89s] #                   single-cut          multi-cut      Total
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 13:00:03     89s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Total number of DRC violations = 0
[05/29 13:00:03     89s] #Total number of net violated process antenna rule = 0
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 13:00:03     89s] #Total wire length = 13597 um.
[05/29 13:00:03     89s] #Total half perimeter of net bounding box = 14078 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M1 = 1401 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M2 = 4579 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M3 = 7617 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MQ = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MG = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER LY = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER E1 = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MA = 0 um.
[05/29 13:00:03     89s] #Total number of vias = 3927
[05/29 13:00:03     89s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 13:00:03     89s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 13:00:03     89s] #Up-Via Summary (total 3927):
[05/29 13:00:03     89s] #                   single-cut          multi-cut      Total
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 13:00:03     89s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Total number of DRC violations = 0
[05/29 13:00:03     89s] #Total number of net violated process antenna rule = 0
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Start Post Route wire spreading..
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Start data preparation for wire spreading...
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Data preparation is done on Fri May 29 13:00:03 2020
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Start Post Route Wire Spread.
[05/29 13:00:03     89s] #Done with 154 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
[05/29 13:00:03     89s] #Complete Post Route Wire Spread.
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 13:00:03     89s] #Total wire length = 13736 um.
[05/29 13:00:03     89s] #Total half perimeter of net bounding box = 14078 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M1 = 1408 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M2 = 4601 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M3 = 7727 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MQ = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MG = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER LY = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER E1 = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MA = 0 um.
[05/29 13:00:03     89s] #Total number of vias = 3927
[05/29 13:00:03     89s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 13:00:03     89s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 13:00:03     89s] #Up-Via Summary (total 3927):
[05/29 13:00:03     89s] #                   single-cut          multi-cut      Total
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 13:00:03     89s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #   number of violations = 0
[05/29 13:00:03     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.61 (MB), peak = 924.95 (MB)
[05/29 13:00:03     89s] #CELL_VIEW mult8x8,init has no DRC violation.
[05/29 13:00:03     89s] #Total number of DRC violations = 0
[05/29 13:00:03     89s] #Total number of net violated process antenna rule = 0
[05/29 13:00:03     89s] #Post Route wire spread is done.
[05/29 13:00:03     89s] #Total number of nets with non-default rule or having extra spacing = 1
[05/29 13:00:03     89s] #Total wire length = 13736 um.
[05/29 13:00:03     89s] #Total half perimeter of net bounding box = 14078 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M1 = 1408 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M2 = 4601 um.
[05/29 13:00:03     89s] #Total wire length on LAYER M3 = 7727 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MQ = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MG = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER LY = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER E1 = 0 um.
[05/29 13:00:03     89s] #Total wire length on LAYER MA = 0 um.
[05/29 13:00:03     89s] #Total number of vias = 3927
[05/29 13:00:03     89s] #Total number of multi-cut vias = 2800 ( 71.3%)
[05/29 13:00:03     89s] #Total number of single cut vias = 1127 ( 28.7%)
[05/29 13:00:03     89s] #Up-Via Summary (total 3927):
[05/29 13:00:03     89s] #                   single-cut          multi-cut      Total
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] # M1              1098 ( 49.6%)      1116 ( 50.4%)       2214
[05/29 13:00:03     89s] # M2                29 (  1.7%)      1684 ( 98.3%)       1713
[05/29 13:00:03     89s] #-----------------------------------------------------------
[05/29 13:00:03     89s] #                 1127 ( 28.7%)      2800 ( 71.3%)       3927 
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #detailRoute Statistics:
[05/29 13:00:03     89s] #Cpu time = 00:00:00
[05/29 13:00:03     89s] #Elapsed time = 00:00:00
[05/29 13:00:03     89s] #Increased memory = 0.58 (MB)
[05/29 13:00:03     89s] #Total memory = 916.94 (MB)
[05/29 13:00:03     89s] #Peak memory = 924.95 (MB)
[05/29 13:00:03     89s] #Skip updating routing design signature in db-snapshot flow
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] #globalDetailRoute statistics:
[05/29 13:00:03     89s] #Cpu time = 00:00:00
[05/29 13:00:03     89s] #Elapsed time = 00:00:00
[05/29 13:00:03     89s] #Increased memory = 4.47 (MB)
[05/29 13:00:03     89s] #Total memory = 916.43 (MB)
[05/29 13:00:03     89s] #Peak memory = 924.95 (MB)
[05/29 13:00:03     89s] #Number of warnings = 3
[05/29 13:00:03     89s] #Total number of warnings = 21
[05/29 13:00:03     89s] #Number of fails = 0
[05/29 13:00:03     89s] #Total number of fails = 0
[05/29 13:00:03     89s] #Complete globalDetailRoute on Fri May 29 13:00:03 2020
[05/29 13:00:03     89s] #
[05/29 13:00:03     89s] ### 
[05/29 13:00:03     89s] ###   Scalability Statistics
[05/29 13:00:03     89s] ### 
[05/29 13:00:03     89s] ### --------------------------------+----------------+----------------+----------------+
[05/29 13:00:03     89s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/29 13:00:03     89s] ### --------------------------------+----------------+----------------+----------------+
[05/29 13:00:03     89s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/29 13:00:03     89s] ###   Entire Command                |        00:00:00|        00:00:00|             0.6|
[05/29 13:00:03     89s] ### --------------------------------+----------------+----------------+----------------+
[05/29 13:00:03     89s] ### 
[05/29 13:00:03     89s] **optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 916.6M, totSessionCpu=0:01:29 **
[05/29 13:00:03     89s] -routeWithEco false                       # bool, default=false
[05/29 13:00:03     89s] -routeSelectedNetOnly false               # bool, default=false, user setting
[05/29 13:00:03     89s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/29 13:00:03     89s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/29 13:00:03     89s] New Signature Flow (restoreNanoRouteOptions) ....
[05/29 13:00:03     89s] Extraction called for design 'mult8x8' of instances=770 and nets=791 using extraction engine 'postRoute' at effort level 'low' .
[05/29 13:00:03     89s] PostRoute (effortLevel low) RC Extraction called for design mult8x8.
[05/29 13:00:03     89s] RC Extraction called in multi-corner(1) mode.
[05/29 13:00:03     89s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 13:00:03     89s] Type 'man IMPEXT-6197' for more detail.
[05/29 13:00:03     89s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/29 13:00:03     89s] * Layer Id             : 1 - M1
[05/29 13:00:03     89s]       Thickness        : 0.34
[05/29 13:00:03     89s]       Min Width        : 0.16
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 2 - M2
[05/29 13:00:03     89s]       Thickness        : 0.37
[05/29 13:00:03     89s]       Min Width        : 0.2
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 3 - M3
[05/29 13:00:03     89s]       Thickness        : 0.37
[05/29 13:00:03     89s]       Min Width        : 0.2
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 4 - M4
[05/29 13:00:03     89s]       Thickness        : 0.66
[05/29 13:00:03     89s]       Min Width        : 0.4
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 5 - M5
[05/29 13:00:03     89s]       Thickness        : 0.66
[05/29 13:00:03     89s]       Min Width        : 0.4
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 6 - M6
[05/29 13:00:03     89s]       Thickness        : 0.53
[05/29 13:00:03     89s]       Min Width        : 0.6
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 7 - M7
[05/29 13:00:03     89s]       Thickness        : 0.35
[05/29 13:00:03     89s]       Min Width        : 1.5
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] * Layer Id             : 8 - M8
[05/29 13:00:03     89s]       Thickness        : 0.45
[05/29 13:00:03     89s]       Min Width        : 4
[05/29 13:00:03     89s]       Layer Dielectric : 4.1
[05/29 13:00:03     89s] extractDetailRC Option : -outfile /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d -maxResLength 200  -basic
[05/29 13:00:03     89s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/29 13:00:03     89s]       RC Corner Indexes            0   
[05/29 13:00:03     89s] Capacitance Scaling Factor   : 1.00000 
[05/29 13:00:03     89s] Coupling Cap. Scaling Factor : 1.00000 
[05/29 13:00:03     89s] Resistance Scaling Factor    : 1.00000 
[05/29 13:00:03     89s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 13:00:03     89s] Clock Res. Scaling Factor    : 1.00000 
[05/29 13:00:03     89s] Shrink Factor                : 1.00000
[05/29 13:00:03     89s] LayerId::1 widthSet size::1
[05/29 13:00:03     89s] LayerId::2 widthSet size::1
[05/29 13:00:03     89s] LayerId::3 widthSet size::1
[05/29 13:00:03     89s] LayerId::4 widthSet size::1
[05/29 13:00:03     89s] LayerId::5 widthSet size::1
[05/29 13:00:03     89s] LayerId::6 widthSet size::1
[05/29 13:00:03     89s] LayerId::7 widthSet size::1
[05/29 13:00:03     89s] LayerId::8 widthSet size::1
[05/29 13:00:03     89s] Initializing multi-corner resistance tables ...
[05/29 13:00:03     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1124.6M)
[05/29 13:00:03     89s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for storing RC.
[05/29 13:00:03     89s] Extracted 10.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 20.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 30.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 40.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 50.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 60.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 70.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 80.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 90.0399% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1176.6M)
[05/29 13:00:03     89s] Number of Extracted Resistors     : 8936
[05/29 13:00:03     89s] Number of Extracted Ground Cap.   : 9698
[05/29 13:00:03     89s] Number of Extracted Coupling Cap. : 17932
[05/29 13:00:03     89s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1152.570M)
[05/29 13:00:03     89s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/29 13:00:03     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1152.6M)
[05/29 13:00:03     89s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb_Filter.rcdb.d' for storing RC.
[05/29 13:00:03     89s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 789 access done (mem: 1160.570M)
[05/29 13:00:03     89s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1160.570M)
[05/29 13:00:03     89s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1160.570M)
[05/29 13:00:03     89s] processing rcdb (/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d) for hinst (top) of cell (mult8x8);
[05/29 13:00:03     89s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 0 access done (mem: 1153.309M)
[05/29 13:00:03     89s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1153.309M)
[05/29 13:00:03     89s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1153.309M)
[05/29 13:00:03     89s] **optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 875.7M, totSessionCpu=0:01:29 **
[05/29 13:00:03     89s] Starting delay calculation for Setup views
[05/29 13:00:03     89s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:03     89s] Begin IPO call back ...
[05/29 13:00:04     89s] End IPO call back ...
[05/29 13:00:04     89s] #################################################################################
[05/29 13:00:04     89s] # Design Stage: PostRoute
[05/29 13:00:04     89s] # Design Name: mult8x8
[05/29 13:00:04     89s] # Design Mode: 130nm
[05/29 13:00:04     89s] # Analysis Mode: MMMC OCV 
[05/29 13:00:04     89s] # Parasitics Mode: SPEF/RCDB
[05/29 13:00:04     89s] # Signoff Settings: SI On 
[05/29 13:00:04     89s] #################################################################################
[05/29 13:00:04     89s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:04     89s] Setting infinite Tws ...
[05/29 13:00:04     89s] First Iteration Infinite Tw... 
[05/29 13:00:04     89s] Calculate early delays in OCV mode...
[05/29 13:00:04     89s] Calculate late delays in OCV mode...
[05/29 13:00:04     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1115.7M, InitMEM = 1115.7M)
[05/29 13:00:04     89s] Start delay calculation (fullDC) (1 T). (MEM=1115.7)
[05/29 13:00:04     89s] LayerId::1 widthSet size::1
[05/29 13:00:04     89s] LayerId::2 widthSet size::1
[05/29 13:00:04     89s] LayerId::3 widthSet size::1
[05/29 13:00:04     89s] LayerId::4 widthSet size::1
[05/29 13:00:04     89s] LayerId::5 widthSet size::1
[05/29 13:00:04     89s] LayerId::6 widthSet size::1
[05/29 13:00:04     89s] LayerId::7 widthSet size::1
[05/29 13:00:04     89s] LayerId::8 widthSet size::1
[05/29 13:00:04     89s] Initializing multi-corner resistance tables ...
[05/29 13:00:04     89s] End AAE Lib Interpolated Model. (MEM=1115.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:04     89s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1115.699M)
[05/29 13:00:04     89s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1115.7M)
[05/29 13:00:04     89s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:04     90s] Total number of fetched objects 790
[05/29 13:00:04     90s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:04     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:04     90s] End delay calculation. (MEM=1158.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:04     90s] End delay calculation (fullDC). (MEM=1158.39 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 13:00:04     90s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1158.4M) ***
[05/29 13:00:04     90s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1158.4M)
[05/29 13:00:04     90s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:04     90s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1158.4M)
[05/29 13:00:04     90s] Starting SI iteration 2
[05/29 13:00:04     90s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:04     90s] Calculate early delays in OCV mode...
[05/29 13:00:04     90s] Calculate late delays in OCV mode...
[05/29 13:00:04     90s] Start delay calculation (fullDC) (1 T). (MEM=1128.51)
[05/29 13:00:04     90s] End AAE Lib Interpolated Model. (MEM=1128.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:04     90s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:04     90s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:04     90s] Total number of fetched objects 790
[05/29 13:00:04     90s] AAE_INFO-618: Total number of nets in the design is 791,  2.0 percent of the nets selected for SI analysis
[05/29 13:00:04     90s] End delay calculation. (MEM=1134.66 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:04     90s] End delay calculation (fullDC). (MEM=1134.66 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:04     90s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1134.7M) ***
[05/29 13:00:04     90s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:30 mem=1115.7M)
[05/29 13:00:04     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1115.7M
[05/29 13:00:04     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1115.7M
[05/29 13:00:04     90s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.034  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 912.9M, totSessionCpu=0:01:30 **
[05/29 13:00:04     90s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 912.9M, totSessionCpu=0:01:30 **
[05/29 13:00:04     90s] Executing marking Critical Nets1
[05/29 13:00:04     90s] *** Timing Is met
[05/29 13:00:04     90s] *** Check timing (0:00:00.0)
[05/29 13:00:04     90s] Running postRoute recovery in postEcoRoute mode
[05/29 13:00:04     90s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 912.9M, totSessionCpu=0:01:30 **
[05/29 13:00:05     90s]   Timing/DRV Snapshot: (TGT)
[05/29 13:00:05     90s]      Weighted WNS: 0.000
[05/29 13:00:05     90s]       All  PG WNS: 0.000
[05/29 13:00:05     90s]       High PG WNS: 0.000
[05/29 13:00:05     90s]       All  PG TNS: 0.000
[05/29 13:00:05     90s]       High PG TNS: 0.000
[05/29 13:00:05     90s]          Tran DRV: 0
[05/29 13:00:05     90s]           Cap DRV: 1
[05/29 13:00:05     90s]        Fanout DRV: 1
[05/29 13:00:05     90s]            Glitch: 0
[05/29 13:00:05     90s]    Category Slack: { [L, 0.030] [H, 0.034] }
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] Checking setup slack degradation ...
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] Recovery Manager:
[05/29 13:00:05     90s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/29 13:00:05     90s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/29 13:00:05     90s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/29 13:00:05     90s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] Checking DRV degradation...
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] Recovery Manager:
[05/29 13:00:05     90s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/29 13:00:05     90s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[05/29 13:00:05     90s]   Fanout DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[05/29 13:00:05     90s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/29 13:00:05     90s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1111.93M, totSessionCpu=0:01:30).
[05/29 13:00:05     90s] **optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 912.9M, totSessionCpu=0:01:30 **
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] Latch borrow mode reset to max_borrow
[05/29 13:00:05     90s] Reported timing to dir ./timingReports
[05/29 13:00:05     90s] **optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 913.0M, totSessionCpu=0:01:30 **
[05/29 13:00:05     90s] End AAE Lib Interpolated Model. (MEM=1111.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:05     90s] Begin: glitch net info
[05/29 13:00:05     90s] glitch slack range: number of glitch nets
[05/29 13:00:05     90s] glitch slack < -0.32 : 0
[05/29 13:00:05     90s] -0.32 < glitch slack < -0.28 : 0
[05/29 13:00:05     90s] -0.28 < glitch slack < -0.24 : 0
[05/29 13:00:05     90s] -0.24 < glitch slack < -0.2 : 0
[05/29 13:00:05     90s] -0.2 < glitch slack < -0.16 : 0
[05/29 13:00:05     90s] -0.16 < glitch slack < -0.12 : 0
[05/29 13:00:05     90s] -0.12 < glitch slack < -0.08 : 0
[05/29 13:00:05     90s] -0.08 < glitch slack < -0.04 : 0
[05/29 13:00:05     90s] -0.04 < glitch slack : 0
[05/29 13:00:05     90s] End: glitch net info
[05/29 13:00:05     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1111.9M
[05/29 13:00:05     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1111.9M
[05/29 13:00:05     90s] End AAE Lib Interpolated Model. (MEM=1111.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:05     90s] **INFO: Starting Blocking QThread with 1 CPU
[05/29 13:00:05     90s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/29 13:00:05     90s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[05/29 13:00:05     90s] Starting delay calculation for Hold views
[05/29 13:00:05     90s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:05     90s] Begin IPO call back ...
[05/29 13:00:05     90s] End IPO call back ...
[05/29 13:00:05     90s] #################################################################################
[05/29 13:00:05     90s] # Design Stage: PostRoute
[05/29 13:00:05     90s] # Design Name: mult8x8
[05/29 13:00:05     90s] # Design Mode: 130nm
[05/29 13:00:05     90s] # Analysis Mode: MMMC OCV 
[05/29 13:00:05     90s] # Parasitics Mode: SPEF/RCDB
[05/29 13:00:05     90s] # Signoff Settings: SI On 
[05/29 13:00:05     90s] #################################################################################
[05/29 13:00:05     90s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:05     90s] Setting infinite Tws ...
[05/29 13:00:05     90s] First Iteration Infinite Tw... 
[05/29 13:00:05     90s] Calculate late delays in OCV mode...
[05/29 13:00:05     90s] Calculate early delays in OCV mode...
[05/29 13:00:05     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/29 13:00:05     90s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/29 13:00:05     90s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:05     90s] Total number of fetched objects 790
[05/29 13:00:05     90s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:05     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:05     90s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[05/29 13:00:05     90s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[05/29 13:00:05     90s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[05/29 13:00:05     90s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/29 13:00:05     90s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:05     90s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/29 13:00:05     90s] Starting SI iteration 2
[05/29 13:00:05     90s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:05     90s] Calculate late delays in OCV mode...
[05/29 13:00:05     90s] Calculate early delays in OCV mode...
[05/29 13:00:05     90s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/29 13:00:05     90s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:05     90s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:05     90s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:05     90s] Total number of fetched objects 790
[05/29 13:00:05     90s] AAE_INFO-618: Total number of nets in the design is 791,  0.0 percent of the nets selected for SI analysis
[05/29 13:00:05     90s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:05     90s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:05     90s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[05/29 13:00:05     90s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
[05/29 13:00:05     90s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.2 (0.9), mem = 0.0M
[05/29 13:00:05     90s] 
[05/29 13:00:05     90s] =============================================================================================
[05/29 13:00:05     90s]  Step TAT Report for QThreadWorker #1
[05/29 13:00:05     90s] =============================================================================================
[05/29 13:00:05     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 13:00:05     90s] ---------------------------------------------------------------------------------------------
[05/29 13:00:05     90s] [ TimingUpdate           ]      1   0:00:00.0  (   2.3 % )     0:00:01.1 /  0:00:01.0    0.9
[05/29 13:00:05     90s] [ FullDelayCalc          ]      1   0:00:01.0  (  84.1 % )     0:00:01.0 /  0:00:00.9    0.9
[05/29 13:00:05     90s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 13:00:05     90s] [ TimingReport           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.8
[05/29 13:00:05     90s] [ MISC                   ]          0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.1    0.8
[05/29 13:00:05     90s] ---------------------------------------------------------------------------------------------
[05/29 13:00:05     90s]  QThreadWorker #1 TOTAL             0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/29 13:00:05     90s] ---------------------------------------------------------------------------------------------
[05/29 13:00:05     90s] 
[05/29 13:00:06     91s]  
_______________________________________________________________________
[05/29 13:00:07     91s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.034  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.322  |  0.462  |  0.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   168   |   130   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.378%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.2, REAL=0:00:02.0, MEM=1111.9M
[05/29 13:00:07     91s] **optDesign ... cpu = 0:00:11, real = 0:00:15, mem = 913.0M, totSessionCpu=0:01:32 **
[05/29 13:00:07     91s]  ReSet Options after AAE Based Opt flow 
[05/29 13:00:07     91s] Deleting Cell Server ...
[05/29 13:00:07     91s] Deleting Lib Analyzer.
[05/29 13:00:07     91s] *** Finished optDesign ***
[05/29 13:00:07     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 13:00:07     91s] Info: pop threads available for lower-level modules during optimization.
[05/29 13:00:07     91s] Info: Destroy the CCOpt slew target map.
[05/29 13:00:07     91s] clean pInstBBox. size 0
[05/29 13:00:07     91s] 
[05/29 13:00:07     91s] =============================================================================================
[05/29 13:00:07     91s]  Final TAT Report for optDesign
[05/29 13:00:07     91s] =============================================================================================
[05/29 13:00:07     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 13:00:07     91s] ---------------------------------------------------------------------------------------------
[05/29 13:00:07     91s] [ DrvOpt                 ]      1   0:00:02.4  (  15.4 % )     0:00:02.4 /  0:00:02.4    1.0
[05/29 13:00:07     91s] [ HoldOpt                ]      1   0:00:01.5  (   9.5 % )     0:00:02.7 /  0:00:01.5    0.5
[05/29 13:00:07     91s] [ ClockDrv               ]      1   0:00:01.6  (  10.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/29 13:00:07     91s] [ TimingUpdate           ]     14   0:00:00.1  (   0.9 % )     0:00:01.9 /  0:00:01.7    0.9
[05/29 13:00:07     91s] [ FullDelayCalc          ]      2   0:00:01.8  (  11.5 % )     0:00:01.8 /  0:00:01.6    0.9
[05/29 13:00:07     91s] [ Extraction             ]      2   0:00:01.5  (   9.8 % )     0:00:01.5 /  0:00:00.2    0.2
[05/29 13:00:07     91s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 13:00:07     91s] [ RefinePlace            ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.6
[05/29 13:00:07     91s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 13:00:07     91s] [ EcoRoute               ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.2    0.6
[05/29 13:00:07     91s] [ ViewPruning            ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 13:00:07     91s] [ QThreadMaster          ]      2   0:00:02.5  (  16.0 % )     0:00:02.5 /  0:00:01.0    0.4
[05/29 13:00:07     91s] [ TimingReport           ]     12   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 13:00:07     91s] [ DrvReport              ]      6   0:00:01.2  (   7.6 % )     0:00:01.2 /  0:00:00.1    0.1
[05/29 13:00:07     91s] [ MISC                   ]          0:00:02.4  (  15.2 % )     0:00:02.4 /  0:00:02.2    0.9
[05/29 13:00:07     91s] ---------------------------------------------------------------------------------------------
[05/29 13:00:07     91s]  optDesign TOTAL                    0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:11.0    0.7
[05/29 13:00:07     91s] ---------------------------------------------------------------------------------------------
[05/29 13:00:07     91s] 
[05/29 13:00:07     91s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override
[05/29 13:00:07     91s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override
[05/29 13:00:07     91s] <CMD> globalNetConnect VDD -type tiehi
[05/29 13:00:07     91s] <CMD> globalNetConnect VSS -type tielo
[05/29 13:00:07     91s] <CMD> applyGlobalNets
[05/29 13:00:07     91s] *** Checked 8 GNC rules.
[05/29 13:00:07     91s] *** Applying global-net connections...
[05/29 13:00:07     91s] 770 new pwr-pin connections were made to global net 'VDD'.
[05/29 13:00:07     91s] 770 new gnd-pin connections were made to global net 'VSS'.
[05/29 13:00:07     91s] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[05/29 13:00:07     91s] <CMD> saveDesign mult8x8.routed.enc
[05/29 13:00:07     91s] The in-memory database contained RC information but was not saved. To save 
[05/29 13:00:07     91s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/29 13:00:07     91s] so it should only be saved when it is really desired.
[05/29 13:00:07     91s] #% Begin save design ... (date=05/29 13:00:07, mem=883.1M)
[05/29 13:00:07     91s] % Begin Save ccopt configuration ... (date=05/29 13:00:07, mem=883.1M)
[05/29 13:00:07     91s] % End Save ccopt configuration ... (date=05/29 13:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.7M, current mem=883.7M)
[05/29 13:00:07     91s] % Begin Save netlist data ... (date=05/29 13:00:07, mem=883.7M)
[05/29 13:00:07     91s] Writing Binary DB to mult8x8.routed.enc.dat/mult8x8.v.bin in single-threaded mode...
[05/29 13:00:07     91s] % End Save netlist data ... (date=05/29 13:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.7M, current mem=883.7M)
[05/29 13:00:08     91s] Saving congestion map file mult8x8.routed.enc.dat/mult8x8.route.congmap.gz ...
[05/29 13:00:08     91s] % Begin Save AAE data ... (date=05/29 13:00:08, mem=884.1M)
[05/29 13:00:08     91s] Saving AAE Data ...
[05/29 13:00:08     91s] % End Save AAE data ... (date=05/29 13:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.1M, current mem=884.1M)
[05/29 13:00:08     91s] % Begin Save clock tree data ... (date=05/29 13:00:08, mem=886.5M)
[05/29 13:00:08     91s] % End Save clock tree data ... (date=05/29 13:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
[05/29 13:00:08     91s] Saving preference file mult8x8.routed.enc.dat/gui.pref.tcl ...
[05/29 13:00:08     91s] Saving mode setting ...
[05/29 13:00:08     91s] Saving global file ...
[05/29 13:00:08     91s] % Begin Save floorplan data ... (date=05/29 13:00:08, mem=886.5M)
[05/29 13:00:08     91s] Saving floorplan file ...
[05/29 13:00:08     91s] % End Save floorplan data ... (date=05/29 13:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
[05/29 13:00:08     91s] Saving PG file mult8x8.routed.enc.dat/mult8x8.pg.gz
[05/29 13:00:08     91s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1087.9M) ***
[05/29 13:00:08     91s] Saving Drc markers ...
[05/29 13:00:08     91s] ... No Drc file written since there is no markers found.
[05/29 13:00:08     91s] % Begin Save placement data ... (date=05/29 13:00:08, mem=886.5M)
[05/29 13:00:08     91s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/29 13:00:08     91s] Save Adaptive View Pruing View Names to Binary file
[05/29 13:00:08     91s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1090.9M) ***
[05/29 13:00:08     91s] % End Save placement data ... (date=05/29 13:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
[05/29 13:00:08     91s] % Begin Save routing data ... (date=05/29 13:00:08, mem=886.5M)
[05/29 13:00:08     91s] Saving route file ...
[05/29 13:00:08     91s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1087.9M) ***
[05/29 13:00:08     91s] % End Save routing data ... (date=05/29 13:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
[05/29 13:00:08     91s] Saving property file mult8x8.routed.enc.dat/mult8x8.prop
[05/29 13:00:08     91s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1090.9M) ***
[05/29 13:00:08     91s] #Saving pin access data to file mult8x8.routed.enc.dat/mult8x8.apa ...
[05/29 13:00:08     91s] #
[05/29 13:00:09     91s] % Begin Save power constraints data ... (date=05/29 13:00:09, mem=886.5M)
[05/29 13:00:09     91s] % End Save power constraints data ... (date=05/29 13:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.5M, current mem=886.5M)
[05/29 13:00:11     92s] Generated self-contained design mult8x8.routed.enc.dat
[05/29 13:00:11     92s] #% End save design ... (date=05/29 13:00:11, total cpu=0:00:01.3, real=0:00:04.0, peak res=887.1M, current mem=887.1M)
[05/29 13:00:11     92s] *** Message Summary: 0 warning(s), 0 error(s)
[05/29 13:00:11     92s] 
[05/29 13:00:11     92s] ############################
[05/29 13:00:11     92s] ###
[05/29 13:00:11     92s] ### Add Decap or Fillers ...
[05/29 13:00:11     92s] ###
[05/29 13:00:11     92s] ############################
[05/29 13:00:11     92s] <CMD> verify_drc
[05/29 13:00:11     92s]  *** Starting Verify DRC (MEM: 1087.9) ***
[05/29 13:00:11     92s] 
[05/29 13:00:11     92s]   VERIFY DRC ...... Starting Verification
[05/29 13:00:11     92s]   VERIFY DRC ...... Initializing
[05/29 13:00:11     92s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 13:00:11     92s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 13:00:11     92s]   VERIFY DRC ...... Using new threading
[05/29 13:00:11     92s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 130.560 70.800} 1 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area: {130.560 0.000 256.800 70.800} 2 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]   Verification Complete : 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] <CMD> addFiller -cell FILL16TS FILL1TS FILL2TS FILL32TS FILL4TS FILL64TS FILL8TS -prefix IBM13RFLPVT_FILLER
[05/29 13:00:11     93s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/29 13:00:11     93s] Type 'man IMPSP-5217' for more detail.
[05/29 13:00:11     93s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1087.9M
[05/29 13:00:11     93s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1087.9M
[05/29 13:00:11     93s] #spOpts: N=130 
[05/29 13:00:11     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1087.9M
[05/29 13:00:11     93s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1087.9M
[05/29 13:00:11     93s] Core basic site is IBM13SITE
[05/29 13:00:11     93s] SiteArray: non-trimmed site array dimensions = 15 x 600
[05/29 13:00:11     93s] SiteArray: use 49,152 bytes
[05/29 13:00:11     93s] SiteArray: current memory after site array memory allocation 1088.0M
[05/29 13:00:11     93s] SiteArray: FP blocked sites are writable
[05/29 13:00:11     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 13:00:11     93s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.041, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1088.0M
[05/29 13:00:11     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1088.0MB).
[05/29 13:00:11     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1088.0M
[05/29 13:00:11     93s]   Signal wire search tree: 8955 elements. (cpu=0:00:00.0, mem=0.0M)
[05/29 13:00:11     93s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1088.0M
[05/29 13:00:11     93s] AddFiller main function time CPU:0.026, REAL:0.027
[05/29 13:00:11     93s] Filler instance commit time CPU:0.007, REAL:0.007
[05/29 13:00:11     93s] *INFO: Adding fillers to top-module.
[05/29 13:00:11     93s] *INFO:   Added 0 filler inst  (cell FILL64TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 7 filler insts (cell FILL32TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 15 filler insts (cell FILL16TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 59 filler insts (cell FILL8TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 176 filler insts (cell FILL4TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 288 filler insts (cell FILL2TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] *INFO:   Added 270 filler insts (cell FILL1TS / prefix IBM13RFLPVT_FILLER).
[05/29 13:00:11     93s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.030, REAL:0.028, MEM:1088.0M
[05/29 13:00:11     93s] *INFO: Total 815 filler insts added - prefix IBM13RFLPVT_FILLER (CPU: 0:00:00.1).
[05/29 13:00:11     93s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.030, REAL:0.028, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1088.0M
[05/29 13:00:11     93s] For 815 new insts, 815 new pwr-pin connections were made to global net 'VDD'.
[05/29 13:00:11     93s] 815 new gnd-pin connections were made to global net 'VSS'.
[05/29 13:00:11     93s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/29 13:00:11     93s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.030, REAL:0.029, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.030, REAL:0.029, MEM:1088.0M
[05/29 13:00:11     93s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.080, REAL:0.080, MEM:1087.9M
[05/29 13:00:11     93s] <CMD> verify_drc
[05/29 13:00:11     93s]  *** Starting Verify DRC (MEM: 1087.9) ***
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]   VERIFY DRC ...... Starting Verification
[05/29 13:00:11     93s]   VERIFY DRC ...... Initializing
[05/29 13:00:11     93s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 13:00:11     93s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 13:00:11     93s]   VERIFY DRC ...... Using new threading
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 130.560 70.800} 1 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area: {130.560 0.000 256.800 70.800} 2 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]   Verification Complete : 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] <CMD> redraw
[05/29 13:00:11     93s] ##############
[05/29 13:00:11     93s] ###
[05/29 13:00:11     93s] ### Verify ...
[05/29 13:00:11     93s] ###
[05/29 13:00:11     93s] ##############
[05/29 13:00:11     93s] <CMD> clearDrc
[05/29 13:00:11     93s] <CMD> verify_drc
[05/29 13:00:11     93s]  *** Starting Verify DRC (MEM: 1087.9) ***
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]   VERIFY DRC ...... Starting Verification
[05/29 13:00:11     93s]   VERIFY DRC ...... Initializing
[05/29 13:00:11     93s]   VERIFY DRC ...... Deleting Existing Violations
[05/29 13:00:11     93s]   VERIFY DRC ...... Creating Sub-Areas
[05/29 13:00:11     93s]   VERIFY DRC ...... Using new threading
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 130.560 70.800} 1 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area: {130.560 0.000 256.800 70.800} 2 of 2
[05/29 13:00:11     93s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]   Verification Complete : 0 Viols.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] <CMD> verifyConnectivity -type regular -error 1000 -warning 50
[05/29 13:00:11     93s] VERIFY_CONNECTIVITY use new engine.
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 13:00:11     93s] Start Time: Fri May 29 13:00:11 2020
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Design Name: mult8x8
[05/29 13:00:11     93s] Database Units: 1000
[05/29 13:00:11     93s] Design Boundary: (0.0000, 0.0000) (256.8000, 70.8000)
[05/29 13:00:11     93s] Error Limit = 1000; Warning Limit = 50
[05/29 13:00:11     93s] Check specified nets
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Summary 
[05/29 13:00:11     93s]   Found no problems or warnings.
[05/29 13:00:11     93s] End Summary
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] End Time: Fri May 29 13:00:11 2020
[05/29 13:00:11     93s] Time Elapsed: 0:00:00.0
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] ******** End: VERIFY CONNECTIVITY ********
[05/29 13:00:11     93s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/29 13:00:11     93s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] <CMD> verifyProcessAntenna
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] ******* START VERIFY ANTENNA ********
[05/29 13:00:11     93s] Report File: mult8x8.antenna.rpt
[05/29 13:00:11     93s] LEF Macro File: mult8x8.antenna.lef
[05/29 13:00:11     93s] Verification Complete: 0 Violations
[05/29 13:00:11     93s] ******* DONE VERIFY ANTENNA ********
[05/29 13:00:11     93s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] #######################
[05/29 13:00:11     93s] ###
[05/29 13:00:11     93s] ### Produce Outputs ...
[05/29 13:00:11     93s] ###
[05/29 13:00:11     93s] #######################
[05/29 13:00:11     93s] <CMD> report_power -leakage -cap -nworst -pg_pin -outfile mult8x8.power.rpt
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Power Net Detected:
[05/29 13:00:11     93s]     Voltage	    Name
[05/29 13:00:11     93s]     0.00V	    VSS
[05/29 13:00:11     93s]     1.20V	    VDD
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Power Analysis
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]     0.00V	    VSS
[05/29 13:00:11     93s]     1.20V	    VDD
[05/29 13:00:11     93s] Begin Processing Timing Library for Power Calculation
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing Timing Library for Power Calculation
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing Power Net/Grid for Power Calculation
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=898.59MB/1982.05MB/898.61MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing Timing Window Data for Power Calculation
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=898.68MB/1982.05MB/898.68MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing User Attributes
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=898.72MB/1982.05MB/898.73MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing Signal Activity
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=898.99MB/1982.05MB/898.99MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Power Computation
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s]       ----------------------------------------------------------
[05/29 13:00:11     93s]       # of cell(s) missing both power/leakage table: 0
[05/29 13:00:11     93s]       # of cell(s) missing power table: 0
[05/29 13:00:11     93s]       # of cell(s) missing leakage table: 0
[05/29 13:00:11     93s]       # of MSMV cell(s) missing power_level: 0
[05/29 13:00:11     93s]       ----------------------------------------------------------
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=899.23MB/1982.05MB/899.23MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Begin Processing User Attributes
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=899.23MB/1982.05MB/899.29MB)
[05/29 13:00:11     93s] 
[05/29 13:00:11     93s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=899.29MB/1982.05MB/899.29MB)
[05/29 13:00:11     93s] 
[05/29 13:00:12     93s] *
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Total Power
[05/29 13:00:12     93s] -----------------------------------------------------------------------------------------
[05/29 13:00:12     93s] Total Leakage Power:         0.00001187
[05/29 13:00:12     93s] -----------------------------------------------------------------------------------------
[05/29 13:00:12     93s] <CMD> write_lef_abstract mult8x8.lef -5.7 -PgpinLayers 3 -specifyTopLayer 3 -stripePin
[05/29 13:00:12     93s] <CMD> defOut -floorplan -netlist -routing mult8x8.final.def
[05/29 13:00:12     93s] Writing DEF file 'mult8x8.final.def', current time is Fri May 29 13:00:12 2020 ...
[05/29 13:00:12     93s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/29 13:00:12     93s] DEF file 'mult8x8.final.def' is written, current time is Fri May 29 13:00:12 2020 ...
[05/29 13:00:12     93s] <CMD> streamOut mult8x8.gds -mapFile /courses/ee6321/share/ibm13rflpvt/mapfiles/enc2gds.map -libName ibm13rflpvt -structureName mult8x8 -units 1000 -mode ALL
[05/29 13:00:12     93s] Parse map file...
[05/29 13:00:12     93s] Writing GDSII file ...
[05/29 13:00:12     93s] 	****** db unit per micron = 1000 ******
[05/29 13:00:12     93s] 	****** output gds2 file unit per micron = 1000 ******
[05/29 13:00:12     93s] 	****** unit scaling factor = 1 ******
[05/29 13:00:12     93s] Output for instance
[05/29 13:00:12     93s] Output for bump
[05/29 13:00:12     93s] Output for physical terminals
[05/29 13:00:12     93s] Output for logical terminals
[05/29 13:00:12     93s] Output for regular nets
[05/29 13:00:12     93s] Output for special nets and metal fills
[05/29 13:00:12     93s] Output for via structure generation
[05/29 13:00:12     93s] Statistics for GDS generated (version 3)
[05/29 13:00:12     93s] ----------------------------------------
[05/29 13:00:12     93s] Stream Out Layer Mapping Information:
[05/29 13:00:12     93s] GDS Layer Number          GDS Layer Name
[05/29 13:00:12     93s] ----------------------------------------
[05/29 13:00:12     93s]     6                            DIEAREA
[05/29 13:00:12     93s]     15                                M1
[05/29 13:00:12     93s]     17                                M2
[05/29 13:00:12     93s]     19                                M3
[05/29 13:00:12     93s]     34                                MQ
[05/29 13:00:12     93s]     65                                MG
[05/29 13:00:12     93s]     42                                LY
[05/29 13:00:12     93s]     83                                E1
[05/29 13:00:12     93s]     81                                MA
[05/29 13:00:12     93s]     16                                V1
[05/29 13:00:12     93s]     18                                V2
[05/29 13:00:12     93s]     35                                VL
[05/29 13:00:12     93s]     33                                VQ
[05/29 13:00:12     93s]     86                                FY
[05/29 13:00:12     93s]     84                                FT
[05/29 13:00:12     93s]     128                               F1
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Stream Out Information Processed for GDS version 3:
[05/29 13:00:12     93s] Units: 1000 DBU
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Object                             Count
[05/29 13:00:12     93s] ----------------------------------------
[05/29 13:00:12     93s] Instances                           1585
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Ports/Pins                            34
[05/29 13:00:12     93s]     metal layer M2                     2
[05/29 13:00:12     93s]     metal layer M3                    32
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Nets                                5028
[05/29 13:00:12     93s]     metal layer M1                   829
[05/29 13:00:12     93s]     metal layer M2                  2466
[05/29 13:00:12     93s]     metal layer M3                  1733
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s]     Via Instances                   3927
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Special Nets                          56
[05/29 13:00:12     93s]     metal layer M1                    48
[05/29 13:00:12     93s]     metal layer M2                     4
[05/29 13:00:12     93s]     metal layer M3                     4
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s]     Via Instances                     40
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Metal Fills                            0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s]     Via Instances                      0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Metal FillOPCs                         0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s]     Via Instances                      0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Metal FillDRCs                         0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s]     Via Instances                      0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Text                                  36
[05/29 13:00:12     93s]     metal layer M2                     4
[05/29 13:00:12     93s]     metal layer M3                    32
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Blockages                              0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Custom Text                            0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Custom Box                             0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] Trim Metal                             0
[05/29 13:00:12     93s] 
[05/29 13:00:12     93s] ######Streamout is finished!
[05/29 13:00:12     93s] <CMD> saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS} mult8x8.phy.v
[05/29 13:00:12     93s] Writing Netlist "mult8x8.phy.v" ...
[05/29 13:00:12     93s] Pwr name (VDD).
[05/29 13:00:12     93s] Gnd name (VSS).
[05/29 13:00:12     93s] 1 Pwr names and 1 Gnd names.
[05/29 13:00:12     93s] <CMD> saveNetlist mult8x8.nophy.v
[05/29 13:00:12     93s] Writing Netlist "mult8x8.nophy.v" ...
[05/29 13:00:12     93s] <CMD> extractRC -outfile mult8x8.cap
[05/29 13:00:12     93s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 788 access done (mem: 1087.918M)
[05/29 13:00:12     93s] Extraction called for design 'mult8x8' of instances=1585 and nets=791 using extraction engine 'postRoute' at effort level 'low' .
[05/29 13:00:12     93s] PostRoute (effortLevel low) RC Extraction called for design mult8x8.
[05/29 13:00:12     93s] RC Extraction called in multi-corner(1) mode.
[05/29 13:00:12     93s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 13:00:12     93s] Type 'man IMPEXT-6197' for more detail.
[05/29 13:00:12     93s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/29 13:00:12     93s] * Layer Id             : 1 - M1
[05/29 13:00:12     93s]       Thickness        : 0.34
[05/29 13:00:12     93s]       Min Width        : 0.16
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 2 - M2
[05/29 13:00:12     93s]       Thickness        : 0.37
[05/29 13:00:12     93s]       Min Width        : 0.2
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 3 - M3
[05/29 13:00:12     93s]       Thickness        : 0.37
[05/29 13:00:12     93s]       Min Width        : 0.2
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 4 - M4
[05/29 13:00:12     93s]       Thickness        : 0.66
[05/29 13:00:12     93s]       Min Width        : 0.4
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 5 - M5
[05/29 13:00:12     93s]       Thickness        : 0.66
[05/29 13:00:12     93s]       Min Width        : 0.4
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 6 - M6
[05/29 13:00:12     93s]       Thickness        : 0.53
[05/29 13:00:12     93s]       Min Width        : 0.6
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 7 - M7
[05/29 13:00:12     93s]       Thickness        : 0.35
[05/29 13:00:12     93s]       Min Width        : 1.5
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] * Layer Id             : 8 - M8
[05/29 13:00:12     93s]       Thickness        : 0.45
[05/29 13:00:12     93s]       Min Width        : 4
[05/29 13:00:12     93s]       Layer Dielectric : 4.1
[05/29 13:00:12     93s] extractDetailRC Option : -outfile /tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d -maxResLength 200  -basic
[05/29 13:00:12     93s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/29 13:00:12     93s]       RC Corner Indexes            0   
[05/29 13:00:12     93s] Capacitance Scaling Factor   : 1.00000 
[05/29 13:00:12     93s] Coupling Cap. Scaling Factor : 1.00000 
[05/29 13:00:12     93s] Resistance Scaling Factor    : 1.00000 
[05/29 13:00:12     93s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 13:00:12     93s] Clock Res. Scaling Factor    : 1.00000 
[05/29 13:00:12     93s] Shrink Factor                : 1.00000
[05/29 13:00:12     93s] LayerId::1 widthSet size::1
[05/29 13:00:12     93s] LayerId::2 widthSet size::1
[05/29 13:00:12     93s] LayerId::3 widthSet size::1
[05/29 13:00:12     93s] LayerId::4 widthSet size::1
[05/29 13:00:12     93s] LayerId::5 widthSet size::1
[05/29 13:00:12     93s] LayerId::6 widthSet size::1
[05/29 13:00:12     93s] LayerId::7 widthSet size::1
[05/29 13:00:12     93s] LayerId::8 widthSet size::1
[05/29 13:00:12     93s] Initializing multi-corner resistance tables ...
[05/29 13:00:12     93s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1087.9M)
[05/29 13:00:12     93s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for storing RC.
[05/29 13:00:12     93s] Extracted 10.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 20.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 30.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 40.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 50.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 60.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 70.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 80.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 90.0399% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1147.9M)
[05/29 13:00:12     93s] Number of Extracted Resistors     : 8936
[05/29 13:00:12     93s] Number of Extracted Ground Cap.   : 9698
[05/29 13:00:12     93s] Number of Extracted Coupling Cap. : 17932
[05/29 13:00:12     93s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1131.930M)
[05/29 13:00:12     93s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/29 13:00:12     93s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1131.9M)
[05/29 13:00:12     93s] Creating parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb_Filter.rcdb.d' for storing RC.
[05/29 13:00:12     93s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 789 access done (mem: 1128.668M)
[05/29 13:00:12     93s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1128.668M)
[05/29 13:00:12     93s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1128.668M)
[05/29 13:00:12     93s] processing rcdb (/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d) for hinst (top) of cell (mult8x8);
[05/29 13:00:12     93s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 0 access done (mem: 1128.668M)
[05/29 13:00:12     93s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1128.668M)
[05/29 13:00:12     93s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1128.668M)
[05/29 13:00:12     93s] <CMD> rcOut -spef mult8x8.spef
[05/29 13:00:12     93s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1106.254M)
[05/29 13:00:12     93s] RC Out has the following PVT Info:
[05/29 13:00:12     93s]    RC-typical 
[05/29 13:00:12     93s] Dumping Spef file.....
[05/29 13:00:12     93s] Printing D_NET...
[05/29 13:00:12     93s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1106.3M)
[05/29 13:00:12     93s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 789 access done (mem: 1106.254M)
[05/29 13:00:12     93s] <CMD> write_sdf -version 2.1 "$design_name.sdf"
[05/29 13:00:12     93s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/29 13:00:12     93s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:12     93s] Begin IPO call back ...
[05/29 13:00:13     94s] End IPO call back ...
[05/29 13:00:13     94s] #################################################################################
[05/29 13:00:13     94s] # Design Stage: PostRoute
[05/29 13:00:13     94s] # Design Name: mult8x8
[05/29 13:00:13     94s] # Design Mode: 130nm
[05/29 13:00:13     94s] # Analysis Mode: MMMC OCV 
[05/29 13:00:13     94s] # Parasitics Mode: SPEF/RCDB
[05/29 13:00:13     94s] # Signoff Settings: SI On 
[05/29 13:00:13     94s] #################################################################################
[05/29 13:00:13     94s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:13     94s] Setting infinite Tws ...
[05/29 13:00:13     94s] First Iteration Infinite Tw... 
[05/29 13:00:13     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1112.5M, InitMEM = 1112.5M)
[05/29 13:00:13     94s] Start delay calculation (fullDC) (1 T). (MEM=1112.46)
[05/29 13:00:13     94s] LayerId::1 widthSet size::1
[05/29 13:00:13     94s] LayerId::2 widthSet size::1
[05/29 13:00:13     94s] LayerId::3 widthSet size::1
[05/29 13:00:13     94s] LayerId::4 widthSet size::1
[05/29 13:00:13     94s] LayerId::5 widthSet size::1
[05/29 13:00:13     94s] LayerId::6 widthSet size::1
[05/29 13:00:13     94s] LayerId::7 widthSet size::1
[05/29 13:00:13     94s] LayerId::8 widthSet size::1
[05/29 13:00:13     94s] Initializing multi-corner resistance tables ...
[05/29 13:00:13     94s] End AAE Lib Interpolated Model. (MEM=1112.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:13     94s] Opening parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d' for reading (mem: 1112.465M)
[05/29 13:00:13     94s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1112.5M)
[05/29 13:00:13     94s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:13     94s] Total number of fetched objects 790
[05/29 13:00:13     94s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:13     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:13     94s] End delay calculation. (MEM=1160.15 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:13     94s] End delay calculation (fullDC). (MEM=1160.15 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 13:00:13     94s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1160.1M) ***
[05/29 13:00:13     94s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1160.1M)
[05/29 13:00:13     94s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:13     94s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1160.1M)
[05/29 13:00:13     94s] Starting SI iteration 2
[05/29 13:00:13     94s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:13     94s] Start delay calculation (fullDC) (1 T). (MEM=1088.15)
[05/29 13:00:13     94s] End AAE Lib Interpolated Model. (MEM=1088.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:13     94s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:13     94s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:13     94s] Total number of fetched objects 790
[05/29 13:00:13     94s] AAE_INFO-618: Total number of nets in the design is 791,  2.0 percent of the nets selected for SI analysis
[05/29 13:00:13     94s] End delay calculation. (MEM=1094.3 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:13     94s] End delay calculation (fullDC). (MEM=1094.3 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:13     94s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1094.3M) ***
[05/29 13:00:13     94s] <CMD> write_sdf -version 2.1 -target_application verilog "$design_name.verilog.sdf"
[05/29 13:00:13     94s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:14     94s] #################################################################################
[05/29 13:00:14     94s] # Design Stage: PostRoute
[05/29 13:00:14     94s] # Design Name: mult8x8
[05/29 13:00:14     94s] # Design Mode: 130nm
[05/29 13:00:14     94s] # Analysis Mode: MMMC OCV 
[05/29 13:00:14     94s] # Parasitics Mode: SPEF/RCDB
[05/29 13:00:14     94s] # Signoff Settings: SI On 
[05/29 13:00:14     94s] #################################################################################
[05/29 13:00:14     94s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:14     94s] Setting infinite Tws ...
[05/29 13:00:14     94s] First Iteration Infinite Tw... 
[05/29 13:00:14     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1094.3M, InitMEM = 1094.3M)
[05/29 13:00:14     94s] Start delay calculation (fullDC) (1 T). (MEM=1094.3)
[05/29 13:00:14     95s] End AAE Lib Interpolated Model. (MEM=1094.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:14     95s] Total number of fetched objects 790
[05/29 13:00:14     95s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:14     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:14     95s] End delay calculation. (MEM=1126.3 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:14     95s] End delay calculation (fullDC). (MEM=1126.3 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 13:00:14     95s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1126.3M) ***
[05/29 13:00:14     95s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1126.3M)
[05/29 13:00:14     95s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:14     95s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1126.3M)
[05/29 13:00:14     95s] Starting SI iteration 2
[05/29 13:00:14     95s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:14     95s] Start delay calculation (fullDC) (1 T). (MEM=1086.3)
[05/29 13:00:14     95s] End AAE Lib Interpolated Model. (MEM=1086.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:14     95s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:14     95s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:14     95s] Total number of fetched objects 790
[05/29 13:00:14     95s] AAE_INFO-618: Total number of nets in the design is 791,  2.0 percent of the nets selected for SI analysis
[05/29 13:00:14     95s] End delay calculation. (MEM=1092.46 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:14     95s] End delay calculation (fullDC). (MEM=1092.46 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:14     95s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1092.5M) ***
[05/29 13:00:14     95s] <CMD> setAnalysisMode -checkType hold -useDetailRC true
[05/29 13:00:14     95s] Closing parasitic data file '/tmp/innovus_temp_765_remote02_dk2990_v8t1RF/mult8x8_765_7VHm2Q.rcdb.d': 788 access done (mem: 1084.246M)
[05/29 13:00:14     95s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/29 13:00:14     95s] Type 'man IMPEXT-3493' for more detail.
[05/29 13:00:14     95s] <CMD> report_timing -check_type hold -nworst 5 > "$design_name.hold.rpt"
[05/29 13:00:14     95s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:14     95s] #################################################################################
[05/29 13:00:14     95s] # Design Stage: PostRoute
[05/29 13:00:14     95s] # Design Name: mult8x8
[05/29 13:00:14     95s] # Design Mode: 130nm
[05/29 13:00:14     95s] # Analysis Mode: MMMC OCV 
[05/29 13:00:14     95s] # Parasitics Mode: No SPEF/RCDB
[05/29 13:00:14     95s] # Signoff Settings: SI On 
[05/29 13:00:14     95s] #################################################################################
[05/29 13:00:14     95s] Extraction called for design 'mult8x8' of instances=1585 and nets=791 using extraction engine 'preRoute' .
[05/29 13:00:14     95s] PreRoute RC Extraction called for design mult8x8.
[05/29 13:00:14     95s] RC Extraction called in multi-corner(1) mode.
[05/29 13:00:14     95s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 13:00:14     95s] Type 'man IMPEXT-6197' for more detail.
[05/29 13:00:14     95s] RCMode: PreRoute
[05/29 13:00:14     95s]       RC Corner Indexes            0   
[05/29 13:00:14     95s] Capacitance Scaling Factor   : 1.00000 
[05/29 13:00:14     95s] Resistance Scaling Factor    : 1.00000 
[05/29 13:00:14     95s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 13:00:14     95s] Clock Res. Scaling Factor    : 1.00000 
[05/29 13:00:14     95s] Shrink Factor                : 1.00000
[05/29 13:00:14     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 13:00:14     95s] LayerId::1 widthSet size::1
[05/29 13:00:14     95s] LayerId::2 widthSet size::1
[05/29 13:00:14     95s] LayerId::3 widthSet size::1
[05/29 13:00:14     95s] LayerId::4 widthSet size::1
[05/29 13:00:14     95s] LayerId::5 widthSet size::1
[05/29 13:00:14     95s] LayerId::6 widthSet size::1
[05/29 13:00:14     95s] LayerId::7 widthSet size::1
[05/29 13:00:14     95s] LayerId::8 widthSet size::1
[05/29 13:00:14     95s] Updating RC grid for preRoute extraction ...
[05/29 13:00:14     95s] Initializing multi-corner resistance tables ...
[05/29 13:00:14     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1092.258M)
[05/29 13:00:15     95s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:15     95s] Setting infinite Tws ...
[05/29 13:00:15     95s] First Iteration Infinite Tw... 
[05/29 13:00:15     95s] Calculate late delays in OCV mode...
[05/29 13:00:15     95s] Calculate early delays in OCV mode...
[05/29 13:00:15     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1108.6M, InitMEM = 1108.6M)
[05/29 13:00:15     95s] Start delay calculation (fullDC) (1 T). (MEM=1108.55)
[05/29 13:00:15     95s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/29 13:00:15     95s] End AAE Lib Interpolated Model. (MEM=1108.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:15     95s] Total number of fetched objects 790
[05/29 13:00:15     95s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:15     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:15     95s] End delay calculation. (MEM=1151.63 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:15     95s] End delay calculation (fullDC). (MEM=1151.63 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 13:00:15     95s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1151.6M) ***
[05/29 13:00:15     95s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1151.6M)
[05/29 13:00:15     95s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:15     95s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1151.6M)
[05/29 13:00:15     95s] Starting SI iteration 2
[05/29 13:00:15     96s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:15     96s] Calculate late delays in OCV mode...
[05/29 13:00:15     96s] Calculate early delays in OCV mode...
[05/29 13:00:15     96s] Start delay calculation (fullDC) (1 T). (MEM=1107.75)
[05/29 13:00:15     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/29 13:00:15     96s] End AAE Lib Interpolated Model. (MEM=1107.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:15     96s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:15     96s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:15     96s] Total number of fetched objects 790
[05/29 13:00:15     96s] AAE_INFO-618: Total number of nets in the design is 791,  0.0 percent of the nets selected for SI analysis
[05/29 13:00:15     96s] End delay calculation. (MEM=1113.9 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:15     96s] End delay calculation (fullDC). (MEM=1113.9 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:15     96s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1113.9M) ***
[05/29 13:00:15     96s] <CMD> setAnalysisMode -checkType setup -useDetailRC true
[05/29 13:00:15     96s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/29 13:00:15     96s] Type 'man IMPEXT-3493' for more detail.
[05/29 13:00:15     96s] <CMD> report_timing -check_type setup -nworst 5 > "$design_name.setup.rpt"
[05/29 13:00:15     96s] Starting SI iteration 1 using Infinite Timing Windows
[05/29 13:00:15     96s] #################################################################################
[05/29 13:00:15     96s] # Design Stage: PostRoute
[05/29 13:00:15     96s] # Design Name: mult8x8
[05/29 13:00:15     96s] # Design Mode: 130nm
[05/29 13:00:15     96s] # Analysis Mode: MMMC OCV 
[05/29 13:00:15     96s] # Parasitics Mode: No SPEF/RCDB
[05/29 13:00:15     96s] # Signoff Settings: SI On 
[05/29 13:00:15     96s] #################################################################################
[05/29 13:00:15     96s] Extraction called for design 'mult8x8' of instances=1585 and nets=791 using extraction engine 'preRoute' .
[05/29 13:00:15     96s] PreRoute RC Extraction called for design mult8x8.
[05/29 13:00:15     96s] RC Extraction called in multi-corner(1) mode.
[05/29 13:00:15     96s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/29 13:00:15     96s] Type 'man IMPEXT-6197' for more detail.
[05/29 13:00:15     96s] RCMode: PreRoute
[05/29 13:00:15     96s]       RC Corner Indexes            0   
[05/29 13:00:15     96s] Capacitance Scaling Factor   : 1.00000 
[05/29 13:00:15     96s] Resistance Scaling Factor    : 1.00000 
[05/29 13:00:15     96s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 13:00:15     96s] Clock Res. Scaling Factor    : 1.00000 
[05/29 13:00:15     96s] Shrink Factor                : 1.00000
[05/29 13:00:15     96s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 13:00:15     96s] LayerId::1 widthSet size::1
[05/29 13:00:15     96s] LayerId::2 widthSet size::1
[05/29 13:00:15     96s] LayerId::3 widthSet size::1
[05/29 13:00:15     96s] LayerId::4 widthSet size::1
[05/29 13:00:15     96s] LayerId::5 widthSet size::1
[05/29 13:00:15     96s] LayerId::6 widthSet size::1
[05/29 13:00:15     96s] LayerId::7 widthSet size::1
[05/29 13:00:15     96s] LayerId::8 widthSet size::1
[05/29 13:00:15     96s] Updating RC grid for preRoute extraction ...
[05/29 13:00:15     96s] Initializing multi-corner resistance tables ...
[05/29 13:00:15     96s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1097.492M)
[05/29 13:00:15     96s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:15     96s] Setting infinite Tws ...
[05/29 13:00:15     96s] First Iteration Infinite Tw... 
[05/29 13:00:15     96s] Calculate early delays in OCV mode...
[05/29 13:00:15     96s] Calculate late delays in OCV mode...
[05/29 13:00:15     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 1113.8M, InitMEM = 1113.8M)
[05/29 13:00:15     96s] Start delay calculation (fullDC) (1 T). (MEM=1113.79)
[05/29 13:00:15     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/29 13:00:16     96s] End AAE Lib Interpolated Model. (MEM=1113.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:16     96s] Total number of fetched objects 790
[05/29 13:00:16     96s] AAE_INFO-618: Total number of nets in the design is 791,  100.0 percent of the nets selected for SI analysis
[05/29 13:00:16     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:16     96s] End delay calculation. (MEM=1137.79 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 13:00:16     96s] End delay calculation (fullDC). (MEM=1137.79 CPU=0:00:00.3 REAL=0:00:01.0)
[05/29 13:00:16     96s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1137.8M) ***
[05/29 13:00:16     96s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1137.8M)
[05/29 13:00:16     96s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/29 13:00:16     96s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1137.8M)
[05/29 13:00:16     96s] Starting SI iteration 2
[05/29 13:00:16     96s] AAE_INFO: 1 threads acquired from CTE.
[05/29 13:00:16     96s] Calculate early delays in OCV mode...
[05/29 13:00:16     96s] Calculate late delays in OCV mode...
[05/29 13:00:16     96s] Start delay calculation (fullDC) (1 T). (MEM=1109.91)
[05/29 13:00:16     96s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/29 13:00:16     96s] End AAE Lib Interpolated Model. (MEM=1109.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 13:00:16     96s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[05/29 13:00:16     96s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 790. 
[05/29 13:00:16     96s] Total number of fetched objects 790
[05/29 13:00:16     96s] AAE_INFO-618: Total number of nets in the design is 791,  0.3 percent of the nets selected for SI analysis
[05/29 13:00:16     96s] End delay calculation. (MEM=1116.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:16     96s] End delay calculation (fullDC). (MEM=1116.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/29 13:00:16     96s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1116.1M) ***
[05/29 13:00:16     96s] <CMD> reportCapViolation -outfile final_cap.tarpt
[05/29 13:00:16     96s] *info: 1 clock net excluded
[05/29 13:00:16     96s] *info: 2 special nets excluded.
[05/29 13:00:16     96s] *info: 1 ideal net excluded from IPO operation.
[05/29 13:00:16     96s] *info: 2 no-driver nets excluded.
[05/29 13:00:16     96s] *info: capacitance violations report
[05/29 13:00:16     96s] 
[05/29 13:00:16     96s] *info: there is 1 max_cap violation in the design.
[05/29 13:00:16     96s] *info: 0 violation is real (remark R).
[05/29 13:00:16     96s] *info: 1 violation  may not be fixable:
[05/29 13:00:16     96s] *info:     1 violation  on clock net.
[05/29 13:00:16     96s] <CMD> verifyGeometry
[05/29 13:00:16     96s]  *** Starting Verify Geometry (MEM: 1116.1) ***
[05/29 13:00:16     96s] 
[05/29 13:00:16     96s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/29 13:00:16     96s]   VERIFY GEOMETRY ...... Starting Verification
[05/29 13:00:16     96s]   VERIFY GEOMETRY ...... Initializing
[05/29 13:00:16     96s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/29 13:00:16     96s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/29 13:00:16     96s]                   ...... bin size: 2560
[05/29 13:00:16     96s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/29 13:00:16     97s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/29 13:00:16     97s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/29 13:00:16     97s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/29 13:00:16     97s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/29 13:00:16     97s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/29 13:00:16     97s] VG: elapsed time: 0.00
[05/29 13:00:16     97s] Begin Summary ...
[05/29 13:00:16     97s]   Cells       : 0
[05/29 13:00:16     97s]   SameNet     : 0
[05/29 13:00:16     97s]   Wiring      : 0
[05/29 13:00:16     97s]   Antenna     : 0
[05/29 13:00:16     97s]   Short       : 0
[05/29 13:00:16     97s]   Overlap     : 0
[05/29 13:00:16     97s] End Summary
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] **********End: VERIFY GEOMETRY**********
[05/29 13:00:16     97s]  *** verify geometry (CPU: 0:00:00.3  MEM: 67.2M)
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] <CMD> verifyConnectivity -type all
[05/29 13:00:16     97s] VERIFY_CONNECTIVITY use new engine.
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] ******** Start: VERIFY CONNECTIVITY ********
[05/29 13:00:16     97s] Start Time: Fri May 29 13:00:16 2020
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] Design Name: mult8x8
[05/29 13:00:16     97s] Database Units: 1000
[05/29 13:00:16     97s] Design Boundary: (0.0000, 0.0000) (256.8000, 70.8000)
[05/29 13:00:16     97s] Error Limit = 1000; Warning Limit = 50
[05/29 13:00:16     97s] Check all nets
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] Begin Summary 
[05/29 13:00:16     97s]   Found no problems or warnings.
[05/29 13:00:16     97s] End Summary
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] End Time: Fri May 29 13:00:16 2020
[05/29 13:00:16     97s] Time Elapsed: 0:00:00.0
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] ******** End: VERIFY CONNECTIVITY ********
[05/29 13:00:16     97s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/29 13:00:16     97s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] <CMD> summaryReport -outfile mult8x8.summary.rpt
[05/29 13:00:16     97s] Creating directory summaryReport.
[05/29 13:00:16     97s] Start to collect the design information.
[05/29 13:00:16     97s] Build netlist information for Cell mult8x8.
[05/29 13:00:16     97s] Finished collecting the design information.
[05/29 13:00:16     97s] Generating standard cells used in the design report.
[05/29 13:00:16     97s] Analyze library ... 
[05/29 13:00:16     97s] Analyze netlist ... 
[05/29 13:00:16     97s] Analyze timing ... 
[05/29 13:00:16     97s] Analyze floorplan/placement ... 
[05/29 13:00:16     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1183.3M
[05/29 13:00:16     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1183.3M
[05/29 13:00:16     97s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1183.3M
[05/29 13:00:16     97s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1183.3M
[05/29 13:00:16     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:1183.3M
[05/29 13:00:16     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.038, MEM:1183.3M
[05/29 13:00:16     97s] Analysis Routing ...
[05/29 13:00:16     97s] Report saved in file mult8x8.summary.rpt.
[05/29 13:00:16     97s] <CMD> reportCritNet -outfile mult8x8.critnet.rpt
[05/29 13:00:16     97s] Critical nets number = 0.
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] *** Memory Usage v#1 (Current mem = 1106.293M, initial mem = 256.707M) ***
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] *** Summary of all messages that are not suppressed in this session:
[05/29 13:00:16     97s] Severity  ID               Count  Summary                                  
[05/29 13:00:16     97s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/29 13:00:16     97s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/29 13:00:16     97s] WARNING   IMPEXT-6197         16  The Cap table file is not specified. Thi...
[05/29 13:00:16     97s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/29 13:00:16     97s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/29 13:00:16     97s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/29 13:00:16     97s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/29 13:00:16     97s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[05/29 13:00:16     97s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/29 13:00:16     97s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/29 13:00:16     97s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/29 13:00:16     97s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[05/29 13:00:16     97s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[05/29 13:00:16     97s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[05/29 13:00:16     97s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[05/29 13:00:16     97s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/29 13:00:16     97s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[05/29 13:00:16     97s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/29 13:00:16     97s] WARNING   IMPCCOPT-2314        3  CCOpt found %u clock tree nets marked as...
[05/29 13:00:16     97s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/29 13:00:16     97s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/29 13:00:16     97s] WARNING   IMPCCOPT-5067      208  Top layer net attribute %d is higher tha...
[05/29 13:00:16     97s] WARNING   IMPCCOPT-1261       44  The skew target of %s for %s is too smal...
[05/29 13:00:16     97s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/29 13:00:16     97s] WARNING   SDF-808              1  The software is currently operating in a...
[05/29 13:00:16     97s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/29 13:00:16     97s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/29 13:00:16     97s] WARNING   TECHLIB-436        666  Attribute '%s' on '%s' pin '%s' of cell ...
[05/29 13:00:16     97s] *** Message Summary: 2709 warning(s), 0 error(s)
[05/29 13:00:16     97s] 
[05/29 13:00:16     97s] --- Ending "Innovus" (totcpu=0:01:37, real=0:02:05, mem=1106.3M) ---
