{
  "Top": "conv2d_kernel",
  "RtlTop": "conv2d_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv2d_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu37p",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "enc_weights": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_HBM0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "enc_bias": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_HBM0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "enc_input": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_HBM1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_input_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_input_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "enc_output": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_HBM2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_output_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "enc_output_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_compile -complex-mul-dsp=0",
      "config_compile -pipeline_loops=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=conv2d_kernel",
      "config_export -output=conv2d_ip",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv2d_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d_kernel",
    "Version": "1.0",
    "DisplayName": "Conv2d_kernel",
    "Revision": "2114043833",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv2d_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/kernels\/conv2d_kernel.cpp",
      "..\/..\/kernels\/aes_utils.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv2d_kernel_control_s_axi.vhd",
      "impl\/vhdl\/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/conv2d_kernel_HBM0_m_axi.vhd",
      "impl\/vhdl\/conv2d_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_kernel_control_s_axi.v",
      "impl\/verilog\/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/conv2d_kernel_HBM0_m_axi.v",
      "impl\/verilog\/conv2d_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/data\/conv2d_kernel.mdd",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/data\/conv2d_kernel.tcl",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/data\/conv2d_kernel.yaml",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/xconv2d_kernel.c",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/xconv2d_kernel.h",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/xconv2d_kernel_hw.h",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/xconv2d_kernel_linux.c",
      "impl\/misc\/drivers\/conv2d_kernel_v1_0\/src\/xconv2d_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv2d_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_HBM2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "enc_weights_1",
          "access": "W",
          "description": "Data signal of enc_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_weights",
              "access": "W",
              "description": "Bit 31 to 0 of enc_weights"
            }]
        },
        {
          "offset": "0x14",
          "name": "enc_weights_2",
          "access": "W",
          "description": "Data signal of enc_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_weights",
              "access": "W",
              "description": "Bit 63 to 32 of enc_weights"
            }]
        },
        {
          "offset": "0x1c",
          "name": "enc_bias_1",
          "access": "W",
          "description": "Data signal of enc_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_bias",
              "access": "W",
              "description": "Bit 31 to 0 of enc_bias"
            }]
        },
        {
          "offset": "0x20",
          "name": "enc_bias_2",
          "access": "W",
          "description": "Data signal of enc_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_bias",
              "access": "W",
              "description": "Bit 63 to 32 of enc_bias"
            }]
        },
        {
          "offset": "0x28",
          "name": "enc_input_1",
          "access": "W",
          "description": "Data signal of enc_input",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_input",
              "access": "W",
              "description": "Bit 31 to 0 of enc_input"
            }]
        },
        {
          "offset": "0x2c",
          "name": "enc_input_2",
          "access": "W",
          "description": "Data signal of enc_input",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_input",
              "access": "W",
              "description": "Bit 63 to 32 of enc_input"
            }]
        },
        {
          "offset": "0x34",
          "name": "enc_output_1",
          "access": "W",
          "description": "Data signal of enc_output",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_output",
              "access": "W",
              "description": "Bit 31 to 0 of enc_output"
            }]
        },
        {
          "offset": "0x38",
          "name": "enc_output_2",
          "access": "W",
          "description": "Data signal of enc_output",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "enc_output",
              "access": "W",
              "description": "Bit 63 to 32 of enc_output"
            }]
        },
        {
          "offset": "0x40",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x48",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "enc_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "enc_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "enc_input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "enc_output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "cols"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_HBM0:m_axi_HBM1:m_axi_HBM2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_HBM0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_HBM0_",
      "paramPrefix": "C_M_AXI_HBM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_HBM0_ARADDR",
        "m_axi_HBM0_ARBURST",
        "m_axi_HBM0_ARCACHE",
        "m_axi_HBM0_ARID",
        "m_axi_HBM0_ARLEN",
        "m_axi_HBM0_ARLOCK",
        "m_axi_HBM0_ARPROT",
        "m_axi_HBM0_ARQOS",
        "m_axi_HBM0_ARREADY",
        "m_axi_HBM0_ARREGION",
        "m_axi_HBM0_ARSIZE",
        "m_axi_HBM0_ARUSER",
        "m_axi_HBM0_ARVALID",
        "m_axi_HBM0_AWADDR",
        "m_axi_HBM0_AWBURST",
        "m_axi_HBM0_AWCACHE",
        "m_axi_HBM0_AWID",
        "m_axi_HBM0_AWLEN",
        "m_axi_HBM0_AWLOCK",
        "m_axi_HBM0_AWPROT",
        "m_axi_HBM0_AWQOS",
        "m_axi_HBM0_AWREADY",
        "m_axi_HBM0_AWREGION",
        "m_axi_HBM0_AWSIZE",
        "m_axi_HBM0_AWUSER",
        "m_axi_HBM0_AWVALID",
        "m_axi_HBM0_BID",
        "m_axi_HBM0_BREADY",
        "m_axi_HBM0_BRESP",
        "m_axi_HBM0_BUSER",
        "m_axi_HBM0_BVALID",
        "m_axi_HBM0_RDATA",
        "m_axi_HBM0_RID",
        "m_axi_HBM0_RLAST",
        "m_axi_HBM0_RREADY",
        "m_axi_HBM0_RRESP",
        "m_axi_HBM0_RUSER",
        "m_axi_HBM0_RVALID",
        "m_axi_HBM0_WDATA",
        "m_axi_HBM0_WID",
        "m_axi_HBM0_WLAST",
        "m_axi_HBM0_WREADY",
        "m_axi_HBM0_WSTRB",
        "m_axi_HBM0_WUSER",
        "m_axi_HBM0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "enc_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "enc_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "enc_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "enc_bias"
        }
      ]
    },
    "m_axi_HBM1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_HBM1_",
      "paramPrefix": "C_M_AXI_HBM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_HBM1_ARADDR",
        "m_axi_HBM1_ARBURST",
        "m_axi_HBM1_ARCACHE",
        "m_axi_HBM1_ARID",
        "m_axi_HBM1_ARLEN",
        "m_axi_HBM1_ARLOCK",
        "m_axi_HBM1_ARPROT",
        "m_axi_HBM1_ARQOS",
        "m_axi_HBM1_ARREADY",
        "m_axi_HBM1_ARREGION",
        "m_axi_HBM1_ARSIZE",
        "m_axi_HBM1_ARUSER",
        "m_axi_HBM1_ARVALID",
        "m_axi_HBM1_AWADDR",
        "m_axi_HBM1_AWBURST",
        "m_axi_HBM1_AWCACHE",
        "m_axi_HBM1_AWID",
        "m_axi_HBM1_AWLEN",
        "m_axi_HBM1_AWLOCK",
        "m_axi_HBM1_AWPROT",
        "m_axi_HBM1_AWQOS",
        "m_axi_HBM1_AWREADY",
        "m_axi_HBM1_AWREGION",
        "m_axi_HBM1_AWSIZE",
        "m_axi_HBM1_AWUSER",
        "m_axi_HBM1_AWVALID",
        "m_axi_HBM1_BID",
        "m_axi_HBM1_BREADY",
        "m_axi_HBM1_BRESP",
        "m_axi_HBM1_BUSER",
        "m_axi_HBM1_BVALID",
        "m_axi_HBM1_RDATA",
        "m_axi_HBM1_RID",
        "m_axi_HBM1_RLAST",
        "m_axi_HBM1_RREADY",
        "m_axi_HBM1_RRESP",
        "m_axi_HBM1_RUSER",
        "m_axi_HBM1_RVALID",
        "m_axi_HBM1_WDATA",
        "m_axi_HBM1_WID",
        "m_axi_HBM1_WLAST",
        "m_axi_HBM1_WREADY",
        "m_axi_HBM1_WSTRB",
        "m_axi_HBM1_WUSER",
        "m_axi_HBM1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "enc_input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "enc_input"
        }
      ]
    },
    "m_axi_HBM2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_HBM2_",
      "paramPrefix": "C_M_AXI_HBM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_HBM2_ARADDR",
        "m_axi_HBM2_ARBURST",
        "m_axi_HBM2_ARCACHE",
        "m_axi_HBM2_ARID",
        "m_axi_HBM2_ARLEN",
        "m_axi_HBM2_ARLOCK",
        "m_axi_HBM2_ARPROT",
        "m_axi_HBM2_ARQOS",
        "m_axi_HBM2_ARREADY",
        "m_axi_HBM2_ARREGION",
        "m_axi_HBM2_ARSIZE",
        "m_axi_HBM2_ARUSER",
        "m_axi_HBM2_ARVALID",
        "m_axi_HBM2_AWADDR",
        "m_axi_HBM2_AWBURST",
        "m_axi_HBM2_AWCACHE",
        "m_axi_HBM2_AWID",
        "m_axi_HBM2_AWLEN",
        "m_axi_HBM2_AWLOCK",
        "m_axi_HBM2_AWPROT",
        "m_axi_HBM2_AWQOS",
        "m_axi_HBM2_AWREADY",
        "m_axi_HBM2_AWREGION",
        "m_axi_HBM2_AWSIZE",
        "m_axi_HBM2_AWUSER",
        "m_axi_HBM2_AWVALID",
        "m_axi_HBM2_BID",
        "m_axi_HBM2_BREADY",
        "m_axi_HBM2_BRESP",
        "m_axi_HBM2_BUSER",
        "m_axi_HBM2_BVALID",
        "m_axi_HBM2_RDATA",
        "m_axi_HBM2_RID",
        "m_axi_HBM2_RLAST",
        "m_axi_HBM2_RREADY",
        "m_axi_HBM2_RRESP",
        "m_axi_HBM2_RUSER",
        "m_axi_HBM2_RVALID",
        "m_axi_HBM2_WDATA",
        "m_axi_HBM2_WID",
        "m_axi_HBM2_WLAST",
        "m_axi_HBM2_WREADY",
        "m_axi_HBM2_WSTRB",
        "m_axi_HBM2_WUSER",
        "m_axi_HBM2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "enc_output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "enc_output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM0_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_HBM0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_HBM1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_HBM1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM2_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_HBM2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_HBM2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_HBM2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_HBM2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_HBM2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_HBM2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_HBM2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_HBM2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_HBM2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_HBM2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2d_kernel",
      "BindInstances": "control_s_axi_U HBM0_m_axi_U",
      "Instances": [{
          "ModuleName": "conv2d_kernel_Pipeline_VITIS_LOOP_42_1",
          "InstanceName": "grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99",
          "BindInstances": "add_ln42_fu_75_p2"
        }]
    },
    "Info": {
      "conv2d_kernel_Pipeline_VITIS_LOOP_42_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_kernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_kernel_Pipeline_VITIS_LOOP_42_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_1",
            "TripCount": "450",
            "Latency": "451",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "1266",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2022",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-17 09:53:03 MST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
