# do testled_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/anp/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/anp/intelFPGA_lite/18.1/testled {/home/anp/intelFPGA_lite/18.1/testled/testled.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:26 on Feb 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/anp/intelFPGA_lite/18.1/testled" /home/anp/intelFPGA_lite/18.1/testled/testled.v 
# -- Compiling module testled
# 
# Top level modules:
# 	testled
# End time: 10:48:26 on Feb 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
