This is an 8-bit signed full adder with overflow detector using gate-level verilog code and a testbench to test it. 
for implementing this I used this picture:
![Dj6XM](https://github.com/user-attachments/assets/75900496-573c-4411-ba04-4a11c78a35a3)

