Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 16:48:08 2020
| Host         : DESKTOP-FIADKHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FirstVGA_timing_summary_routed.rpt -pb FirstVGA_timing_summary_routed.pb -rpx FirstVGA_timing_summary_routed.rpx -warn_on_violation
| Design       : FirstVGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: vgacl/bar_one_sec_timer_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vgacl/one_sec_timer_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.349        0.000                      0                  179        0.228        0.000                      0                  179        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.349        0.000                      0                  179        0.228        0.000                      0                  179        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.813ns (35.784%)  route 3.253ns (64.216%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.214    10.210    vgacl/bar_timer0
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[0]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.813ns (35.784%)  route 3.253ns (64.216%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.214    10.210    vgacl/bar_timer0
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.813ns (35.784%)  route 3.253ns (64.216%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.214    10.210    vgacl/bar_timer0
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.813ns (35.784%)  route 3.253ns (64.216%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.214    10.210    vgacl/bar_timer0
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  vgacl/bar_timer_reg[3]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.813ns (36.769%)  route 3.118ns (63.231%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.078    10.075    vgacl/bar_timer0
    SLICE_X6Y61          FDRE                                         r  vgacl/bar_timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504    14.845    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  vgacl/bar_timer_reg[28]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y61          FDRE (Setup_fdre_C_R)       -0.524    14.557    vgacl/bar_timer_reg[28]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.813ns (36.769%)  route 3.118ns (63.231%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.078    10.075    vgacl/bar_timer0
    SLICE_X6Y61          FDRE                                         r  vgacl/bar_timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504    14.845    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  vgacl/bar_timer_reg[29]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y61          FDRE (Setup_fdre_C_R)       -0.524    14.557    vgacl/bar_timer_reg[29]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.813ns (36.754%)  route 3.120ns (63.246%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.080    10.077    vgacl/bar_timer0
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[10]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.813ns (36.754%)  route 3.120ns (63.246%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.080    10.077    vgacl/bar_timer0
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[11]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.813ns (36.754%)  route 3.120ns (63.246%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.080    10.077    vgacl/bar_timer0
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[8]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 vgacl/bar_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/bar_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.813ns (36.754%)  route 3.120ns (63.246%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.623     5.144    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  vgacl/bar_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  vgacl/bar_timer_reg[5]/Q
                         net (fo=2, routed)           1.429     7.091    vgacl/bar_timer_reg[5]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  vgacl/bar_timer1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.215    vgacl/bar_timer1_carry_i_3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  vgacl/bar_timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    vgacl/bar_timer1_carry_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  vgacl/bar_timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    vgacl/bar_timer1_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.057 r  vgacl/bar_timer1_carry__1/CO[1]
                         net (fo=2, routed)           0.610     8.667    vgacl/bar_timer1
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.329     8.996 r  vgacl/bar_timer[0]_i_1/O
                         net (fo=30, routed)          1.080    10.077    vgacl/bar_timer0
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507    14.848    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  vgacl/bar_timer_reg[9]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y56          FDRE (Setup_fdre_C_R)       -0.524    14.560    vgacl/bar_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vgadll/CurVPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgadll/CurVPos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.442%)  route 0.176ns (48.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    vgadll/CLK_100MHz_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  vgadll/CurVPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vgadll/CurVPos_reg[5]/Q
                         net (fo=17, routed)          0.176     1.763    vgadll/Q[5]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  vgadll/CurVPos[9]_i_3/O
                         net (fo=1, routed)           0.000     1.808    vgadll/p_0_in[9]
    SLICE_X8Y59          FDRE                                         r  vgadll/CurVPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.960    vgadll/CLK_100MHz_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  vgadll/CurVPos_reg[9]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.121     1.580    vgadll/CurVPos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgadll/CurVPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgadll/CurVPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.512%)  route 0.182ns (46.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    vgadll/CLK_100MHz_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  vgadll/CurVPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vgadll/CurVPos_reg[2]/Q
                         net (fo=14, routed)          0.182     1.792    vgadll/Q[2]
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  vgadll/CurVPos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vgadll/p_0_in[5]
    SLICE_X9Y59          FDRE                                         r  vgadll/CurVPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.960    vgadll/CLK_100MHz_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  vgadll/CurVPos_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.092     1.574    vgadll/CurVPos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  vgacl/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgacl/timer_reg[19]/Q
                         net (fo=2, routed)           0.119     1.737    vgacl/timer_reg[19]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  vgacl/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    vgacl/timer_reg[16]_i_1_n_4
    SLICE_X3Y55          FDRE                                         r  vgacl/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.991    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  vgacl/timer_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     1.581    vgacl/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  vgacl/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgacl/timer_reg[11]/Q
                         net (fo=2, routed)           0.120     1.738    vgacl/timer_reg[11]
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  vgacl/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    vgacl/timer_reg[8]_i_1_n_4
    SLICE_X3Y53          FDRE                                         r  vgacl/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.991    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  vgacl/timer_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.105     1.581    vgacl/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgacl/timer_reg[15]/Q
                         net (fo=2, routed)           0.120     1.738    vgacl/timer_reg[15]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  vgacl/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    vgacl/timer_reg[12]_i_1_n_4
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.991    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.105     1.581    vgacl/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  vgacl/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgacl/timer_reg[23]/Q
                         net (fo=2, routed)           0.120     1.738    vgacl/timer_reg[23]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  vgacl/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    vgacl/timer_reg[20]_i_1_n_4
    SLICE_X3Y56          FDRE                                         r  vgacl/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.991    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  vgacl/timer_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.105     1.581    vgacl/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  vgacl/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vgacl/timer_reg[27]/Q
                         net (fo=2, routed)           0.120     1.737    vgacl/timer_reg[27]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  vgacl/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    vgacl/timer_reg[24]_i_1_n_4
    SLICE_X3Y57          FDRE                                         r  vgacl/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.990    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  vgacl/timer_reg[27]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.580    vgacl/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.477    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  vgacl/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vgacl/timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.739    vgacl/timer_reg[3]
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  vgacl/timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.847    vgacl/timer_reg[0]_i_2_n_4
    SLICE_X3Y51          FDRE                                         r  vgacl/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     1.992    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  vgacl/timer_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.582    vgacl/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.477    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  vgacl/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vgacl/timer_reg[7]/Q
                         net (fo=2, routed)           0.120     1.739    vgacl/timer_reg[7]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  vgacl/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    vgacl/timer_reg[4]_i_1_n_4
    SLICE_X3Y52          FDRE                                         r  vgacl/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     1.992    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  vgacl/timer_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.105     1.582    vgacl/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vgacl/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacl/timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgacl/timer_reg[12]/Q
                         net (fo=2, routed)           0.115     1.732    vgacl/timer_reg[12]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  vgacl/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    vgacl/timer_reg[12]_i_1_n_7
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.991    vgacl/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  vgacl/timer_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.105     1.581    vgacl/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54    vgacl/bar_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56    vgacl/bar_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56    vgacl/bar_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    vgacl/bar_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    vgacl/bar_timer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    vgacl/bar_timer_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    vgacl/bar_timer_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y58    vgacl/bar_timer_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y58    vgacl/bar_timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    vgacl/bar_timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    vgacl/bar_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    vgacl/bar_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    vgacl/bar_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y58    vgacl/bar_timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y58    vgacl/bar_timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vgacl/bar_timer_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vgacl/bar_timer_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vgacl/bar_timer_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    vgacl/bar_one_sec_timer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    vgacl/timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    vgacl/timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54    vgacl/timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54    vgacl/timer_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54    vgacl/timer_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54    vgacl/timer_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    vgacl/timer_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    vgacl/timer_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    vgacl/timer_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    vgacl/timer_reg[27]/C



