# vsim -c -sv_seed 11 "+UVM_TESTNAME=test_top" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -coverage -uvmcontrol=none -printsimstats -do "set NoQuitOnFinish 1; run -a; coverage attribute -name TESTNAME -value test_top.11; coverage save test_top.11.ucdb; quit -f" optimized_batch_top_tb 
# Start time: 15:19:52 on Dec 04,2022
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.inst_mem_driver_bfm(fast)
# Loading work.inst_mem_monitor_bfm(fast)
# Loading work.data_mem_driver_bfm(fast)
# Loading work.data_mem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.data_mem_pkg_hdl(fast)
# Loading work.data_mem_pkg(fast)
# Loading work.inst_mem_pkg_hdl(fast)
# Loading work.inst_mem_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.data_mem_if_sv_unit(fast)
# Loading work.inst_mem_if_sv_unit(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.inst_mem_monitor_bfm_sv_unit(fast)
# Loading work.inst_mem_monitor_bfm(fast__1)
# Loading work.data_mem_monitor_bfm_sv_unit(fast)
# Loading work.data_mem_monitor_bfm(fast__1)
# Loading work.inst_mem_driver_bfm_sv_unit(fast)
# Loading work.inst_mem_driver_bfm(fast__1)
# Loading work.data_mem_driver_bfm_sv_unit(fast)
# Loading work.data_mem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/uvm-1.1d/linux/uvm_dpi.so
# set NoQuitOnFinish 1
# 1
#  run -a
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2022.3
# //  (C) 2013-2022 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test test_top...
# UVM_INFO @ 9.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 9.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 19.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 29.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 49.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 49.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 59.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 69.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 69.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 79.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 89.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 99.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5020 npc_out:0x3002 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5020 npc_out:0x3002 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5260 npc_out:0x3003 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5260 npc_out:0x3003 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x0 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5020 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5020 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5260 psr:0x0 IR_Exec:0x5020 Instr_dout:0x54a0 NZP:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x54a0 npc_out:0x3004 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x54a0 npc_out:0x3004 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x5260 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x0 IR_Exec:0x5260 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x54a0 psr:0x2 IR_Exec:0x5260 Instr_dout:0x56e0 NZP:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x56e0 npc_out:0x3005 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x56e0 npc_out:0x3005 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x54a0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x54a0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x56e0 psr:0x2 IR_Exec:0x54a0 Instr_dout:0x5920 NZP:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5920 npc_out:0x3006 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5920 npc_out:0x3006 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x56e0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0x56e0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5920 psr:0x2 IR_Exec:0x56e0 Instr_dout:0x5b60 NZP:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b60 npc_out:0x3007 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b60 npc_out:0x3007 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x5920 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x5920 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b60 psr:0x2 IR_Exec:0x5920 Instr_dout:0x5da0 NZP:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5da0 npc_out:0x3008 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5da0 npc_out:0x3008 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x5b60 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x5b60 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5da0 psr:0x2 IR_Exec:0x5b60 Instr_dout:0x5fe0 NZP:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5fe0 npc_out:0x3009 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5fe0 npc_out:0x3009 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x5da0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x5da0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5fe0 psr:0x2 IR_Exec:0x5da0 Instr_dout:0x5f05 NZP:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f05 npc_out:0x300a E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f05 npc_out:0x300a E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x5fe0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x5fe0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f05 psr:0x2 IR_Exec:0x5fe0 Instr_dout:0x5783 NZP:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5783 npc_out:0x300b E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5783 npc_out:0x300b E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x5 IR_Exec:0x5f05 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x4 sr2:0x5 IR_Exec:0x5f05 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5783 psr:0x2 IR_Exec:0x5f05 Instr_dout:0x5e41 NZP:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e41 npc_out:0x300c E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e41 npc_out:0x300c E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x6 sr2:0x3 IR_Exec:0x5783 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x6 sr2:0x3 IR_Exec:0x5783 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e41 psr:0x2 IR_Exec:0x5783 Instr_dout:0x5003 NZP:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5003 npc_out:0x300d E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5003 npc_out:0x300d E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x1 IR_Exec:0x5e41 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x1 sr2:0x1 IR_Exec:0x5e41 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5003 psr:0x2 IR_Exec:0x5e41 Instr_dout:0x5147 NZP:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5147 npc_out:0x300e E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5147 npc_out:0x300e E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x3 IR_Exec:0x5003 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x3 IR_Exec:0x5003 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5147 psr:0x2 IR_Exec:0x5003 Instr_dout:0x5000 NZP:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5000 npc_out:0x300f E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5000 npc_out:0x300f E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x5147 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x5147 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5000 psr:0x2 IR_Exec:0x5147 Instr_dout:0x1b68 NZP:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b68 npc_out:0x3010 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b68 npc_out:0x3010 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x5000 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1b68 psr:0x2 IR_Exec:0x5000 Instr_dout:0xad1a NZP:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xad1a npc_out:0x3011 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xad1a npc_out:0x3011 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x1b68 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x1b68 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xad1a psr:0x2 IR_Exec:0x1b68 Instr_dout:0x9a3f NZP:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a3f npc_out:0x3012 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a3f npc_out:0x3012 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f2a DMem_rd:0x1 DMem_din:0x0000 memout:0x0000 ACTUAL: DMem_addr:0x2f2a DMem_rd:0x1 DMem_din:0x0000 memout:0x0000 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xad1a Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f2a DMem_rd:0x1 DMem_din:0x0000 memout:0xeb8f ACTUAL: DMem_addr:0xeb8f DMem_rd:0x1 DMem_din:0x0000 memout:0xeb8f 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xad1a Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x2f2a pcout:0x2f2a dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0xad1a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xad1a Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x917f npc_out:0x3013 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x917f npc_out:0x3013 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x917f psr:0x4 IR_Exec:0x9a3f Instr_dout:0x53bd NZP:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53bd npc_out:0x3014 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53bd npc_out:0x3014 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53bd psr:0x4 IR_Exec:0x917f Instr_dout:0x6909 NZP:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6909 npc_out:0x3015 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6909 npc_out:0x3015 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x9237 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x9237 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53bd NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53bd NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9237 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6909 psr:0x2 IR_Exec:0x53bd Instr_dout:0x947f NZP:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x947f npc_out:0x3016 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x947f npc_out:0x3016 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x6909 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x6909 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0009 DMem_rd:0x1 DMem_din:0x0000 memout:0x9237 ACTUAL: DMem_addr:0x0009 DMem_rd:0x1 DMem_din:0x0000 memout:0x9237 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x947f psr:0x4 IR_Exec:0x6909 Instr_dout:0x1847 NZP:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x6909 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x6909 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x947f psr:0x4 IR_Exec:0x6909 Instr_dout:0x1847 NZP:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1847 npc_out:0x3017 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1847 npc_out:0x3017 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dca pcout:0x6dca dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dca pcout:0x6dca dr:0x2 sr1:0x1 sr2:0x7 IR_Exec:0x947f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1847 psr:0x4 IR_Exec:0x947f Instr_dout:0x96ff NZP:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96ff npc_out:0x3018 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96ff npc_out:0x3018 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9235 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x1847 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x1847 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96ff psr:0x1 IR_Exec:0x1847 Instr_dout:0x2964 NZP:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2964 npc_out:0x3019 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2964 npc_out:0x3019 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x7 IR_Exec:0x96ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x9f2d 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2964 psr:0x4 IR_Exec:0x96ff Instr_dout:0x96bf NZP:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96bf npc_out:0x301a E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96bf npc_out:0x301a E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f7c pcout:0x2f7c dr:0x4 sr1:0x5 sr2:0x0 IR_Exec:0x2964 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f7c pcout:0x2f7c dr:0x4 sr1:0x5 sr2:0x0 IR_Exec:0x2964 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x2f7c DMem_rd:0x1 DMem_din:0x0000 memout:0x9f2d ACTUAL: DMem_addr:0x2f7c DMem_rd:0x1 DMem_din:0x0000 memout:0x9f2d 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96bf psr:0x4 IR_Exec:0x2964 Instr_dout:0x5a82 NZP:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f7c pcout:0x2f7c dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x2964 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x2f7c pcout:0x2f7c dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x2964 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x96bf psr:0x4 IR_Exec:0x2964 Instr_dout:0x5a82 NZP:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a82 npc_out:0x301b E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a82 npc_out:0x301b E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a82 psr:0x1 IR_Exec:0x96bf Instr_dout:0x5347 NZP:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5347 npc_out:0x301c E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5347 npc_out:0x301c E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6dca VSR2:0x6dca enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6dca VSR2:0x6dca enable_writeback_status:0x1 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dca pcout:0x6dca dr:0x5 sr1:0x2 sr2:0x2 IR_Exec:0x5a82 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dca pcout:0x6dca dr:0x5 sr1:0x2 sr2:0x2 IR_Exec:0x5a82 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 
# UVM_INFO @ 541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5347 psr:0x4 IR_Exec:0x5a82 Instr_dout:0x5e2b NZP:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e2b npc_out:0x301d E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e2b npc_out:0x301d E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x5347 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x5347 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e2b psr:0x1 IR_Exec:0x5347 Instr_dout:0x977f NZP:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x977f npc_out:0x301e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x977f npc_out:0x301e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x9235 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x9235 enable_writeback_status:0x1 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x3 IR_Exec:0x5e2b NZP:0x0 M_Data:0x9235 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x0 sr2:0x3 IR_Exec:0x5e2b NZP:0x0 M_Data:0x9235 enable_execute_out:0x0 
# UVM_INFO @ 561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x977f psr:0x2 IR_Exec:0x5e2b Instr_dout:0x937f NZP:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x937f npc_out:0x301f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x937f npc_out:0x301f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x977f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x3 sr1:0x5 sr2:0x7 IR_Exec:0x977f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x937f psr:0x2 IR_Exec:0x977f Instr_dout:0x933f NZP:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x933f npc_out:0x3020 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x933f npc_out:0x3020 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x6dca VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9235 pcout:0x9235 dr:0x1 sr1:0x5 sr2:0x7 IR_Exec:0x937f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x933f psr:0x4 IR_Exec:0x937f Instr_dout:0xa1e7 NZP:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa1e7 npc_out:0x3021 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa1e7 npc_out:0x3021 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7fe7 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7fe7 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8018 pcout:0x8018 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8018 pcout:0x8018 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa1e7 psr:0x4 IR_Exec:0x933f Instr_dout:0x1586 NZP:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1586 npc_out:0x3022 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1586 npc_out:0x3022 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x3007 DMem_rd:0x1 DMem_din:0x0000 memout:0x7fe7 ACTUAL: DMem_addr:0x3007 DMem_rd:0x1 DMem_din:0x0000 memout:0x7fe7 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1586 psr:0x4 IR_Exec:0xa1e7 Instr_dout:0x16c5 NZP:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x3007 DMem_rd:0x1 DMem_din:0x0000 memout:0x423c ACTUAL: DMem_addr:0x423c DMem_rd:0x1 DMem_din:0x0000 memout:0x423c 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1586 psr:0x4 IR_Exec:0xa1e7 Instr_dout:0x16c5 NZP:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x1 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x3007 pcout:0x3007 dr:0x0 sr1:0x6 sr2:0x6 IR_Exec:0xa1e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1586 psr:0x4 IR_Exec:0xa1e7 Instr_dout:0x16c5 NZP:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x16c5 npc_out:0x3023 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x16c5 npc_out:0x3023 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x1 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x246e pcout:0x246e dr:0x2 sr1:0x6 sr2:0x6 IR_Exec:0x1586 NZP:0x0 M_Data:0x9237 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x246e pcout:0x246e dr:0x2 sr1:0x6 sr2:0x6 IR_Exec:0x1586 NZP:0x0 M_Data:0x9237 enable_execute_out:0x0 
# UVM_INFO @ 631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x16c5 psr:0x1 IR_Exec:0x1586 Instr_dout:0x5721 NZP:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5721 npc_out:0x3024 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5721 npc_out:0x3024 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9235 VSR2:0x6dca enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9235 VSR2:0x6dca enable_writeback_status:0x1 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x5 IR_Exec:0x16c5 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x3 sr2:0x5 IR_Exec:0x16c5 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 
# UVM_INFO @ 641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5721 psr:0x1 IR_Exec:0x16c5 Instr_dout:0x7ea4 NZP:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7ea4 npc_out:0x3025 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7ea4 npc_out:0x3025 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7fe7 VSR2:0x8018 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7fe7 VSR2:0x8018 enable_writeback_status:0x1 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x3 sr1:0x4 sr2:0x1 IR_Exec:0x5721 NZP:0x0 M_Data:0x8018 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x3 sr1:0x4 sr2:0x1 IR_Exec:0x5721 NZP:0x0 M_Data:0x8018 enable_execute_out:0x0 
# UVM_INFO @ 651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7ea4 psr:0x4 IR_Exec:0x5721 Instr_dout:0x5e85 NZP:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e85 npc_out:0x3026 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e85 npc_out:0x3026 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x246e VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x246e VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2452 pcout:0x2452 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7ea4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2452 pcout:0x2452 dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x7ea4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x2452 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x2452 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e85 psr:0x1 IR_Exec:0x7ea4 Instr_dout:0x14e2 NZP:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x246e VSR2:0x6dca enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x246e VSR2:0x6dca enable_writeback_status:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2452 pcout:0x2452 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x7ea4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2452 pcout:0x2452 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x7ea4 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5e85 psr:0x1 IR_Exec:0x7ea4 Instr_dout:0x14e2 NZP:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x14e2 npc_out:0x3027 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x14e2 npc_out:0x3027 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x246e VSR2:0x6dca enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x246e VSR2:0x6dca enable_writeback_status:0x1 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x244a pcout:0x244a dr:0x7 sr1:0x2 sr2:0x5 IR_Exec:0x5e85 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x244a pcout:0x244a dr:0x7 sr1:0x2 sr2:0x5 IR_Exec:0x5e85 NZP:0x0 M_Data:0x6dca enable_execute_out:0x0 
# UVM_INFO @ 681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x14e2 psr:0x1 IR_Exec:0x5e85 Instr_dout:0x5e03 NZP:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e03 npc_out:0x3028 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e03 npc_out:0x3028 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x246e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x246e enable_writeback_status:0x1 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x2 sr1:0x3 sr2:0x2 IR_Exec:0x14e2 NZP:0x0 M_Data:0x246e enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x2 sr1:0x3 sr2:0x2 IR_Exec:0x14e2 NZP:0x0 M_Data:0x246e enable_execute_out:0x0 
# UVM_INFO @ 691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e03 psr:0x1 IR_Exec:0x14e2 Instr_dout:0xc080 NZP:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc080 npc_out:0x3029 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc080 npc_out:0x3029 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7f2d VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7f2d VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x7 sr1:0x0 sr2:0x3 IR_Exec:0x5e03 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x7 sr1:0x0 sr2:0x3 IR_Exec:0x5e03 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc080 psr:0x1 IR_Exec:0x5e03 Instr_dout:0xc080 NZP:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x7 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc080 psr:0x1 IR_Exec:0xc080 Instr_dout:0xc080 NZP:0x7 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x0 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc080 psr:0x1 IR_Exec:0xc080 Instr_dout:0xc080 NZP:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc080 psr:0x1 IR_Exec:0xc080 Instr_dout:0x55be NZP:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x55be npc_out:0x0005 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x55be npc_out:0x0005 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0003 VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0003 pcout:0x0003 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0xc080 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x55be psr:0x1 IR_Exec:0xc080 Instr_dout:0x94bf NZP:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94bf npc_out:0x0006 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94bf npc_out:0x0006 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x9237 VSR2:0x9237 enable_writeback_status:0x1 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9236 pcout:0x9236 dr:0x2 sr1:0x6 sr2:0x6 IR_Exec:0x55be NZP:0x0 M_Data:0x9237 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x9236 pcout:0x9236 dr:0x2 sr1:0x6 sr2:0x6 IR_Exec:0x55be NZP:0x0 M_Data:0x9237 enable_execute_out:0x0 
# UVM_INFO @ 751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94bf psr:0x1 IR_Exec:0x55be Instr_dout:0x5d41 NZP:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d41 npc_out:0x0007 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d41 npc_out:0x0007 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0003 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0003 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dc9 pcout:0x6dc9 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x6dc9 pcout:0x6dc9 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x94bf NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d41 psr:0x4 IR_Exec:0x94bf Instr_dout:0x675e NZP:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x675e npc_out:0x0008 E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x675e npc_out:0x0008 E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6dca VSR2:0x8018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6dca VSR2:0x8018 enable_writeback_status:0x1 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x6 sr1:0x5 sr2:0x1 IR_Exec:0x5d41 NZP:0x0 M_Data:0x8018 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x6 sr1:0x5 sr2:0x1 IR_Exec:0x5d41 NZP:0x0 M_Data:0x8018 enable_execute_out:0x0 
# UVM_INFO @ 771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x675e psr:0x1 IR_Exec:0x5d41 Instr_dout:0x5243 NZP:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5243 npc_out:0x0009 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5243 npc_out:0x0009 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x6dca VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x6dca VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6de8 pcout:0x6de8 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x675e NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6de8 pcout:0x6de8 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x675e NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x6de8 DMem_rd:0x1 DMem_din:0x0000 memout:0x7f2d ACTUAL: DMem_addr:0x6de8 DMem_rd:0x1 DMem_din:0x0000 memout:0x7f2d 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5243 psr:0x1 IR_Exec:0x675e Instr_dout:0x1781 NZP:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8018 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8018 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6de8 pcout:0x6de8 dr:0x3 sr1:0x1 sr2:0x3 IR_Exec:0x675e NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x6de8 pcout:0x6de8 dr:0x3 sr1:0x1 sr2:0x3 IR_Exec:0x675e NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x0 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5243 psr:0x1 IR_Exec:0x675e Instr_dout:0x1781 NZP:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1781 npc_out:0x000a E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1781 npc_out:0x000a E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8018 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8018 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x1 sr2:0x3 IR_Exec:0x5243 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x1 sr2:0x3 IR_Exec:0x5243 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1781 psr:0x1 IR_Exec:0x5243 Instr_dout:0x14f9 NZP:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x14f9 npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x14f9 npc_out:0x000b E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x8018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x8018 enable_writeback_status:0x1 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x3 sr1:0x6 sr2:0x1 IR_Exec:0x1781 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0010 pcout:0x0010 dr:0x3 sr1:0x6 sr2:0x1 IR_Exec:0x1781 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x14f9 psr:0x1 IR_Exec:0x1781 Instr_dout:0xb4e2 NZP:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb4e2 npc_out:0x000c E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb4e2 npc_out:0x000c E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x05ed VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x05ed VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x2 sr1:0x3 sr2:0x1 IR_Exec:0x14f9 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x2 sr1:0x3 sr2:0x1 IR_Exec:0x14f9 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x1 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x1 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x05ed 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb4e2 psr:0x1 IR_Exec:0x14f9 Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x967f npc_out:0x000d E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x967f npc_out:0x000d E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0010 VSR2:0x6dc9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0010 VSR2:0x6dc9 enable_writeback_status:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x3 sr2:0x2 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x1 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00ed DMem_rd:0x1 DMem_din:0x0000 memout:0x05ed ACTUAL: DMem_addr:0x00ed DMem_rd:0x1 DMem_din:0x0000 memout:0x05ed 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x967f psr:0x1 IR_Exec:0xb4e2 Instr_dout:0x9bff NZP:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x0 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00ed DMem_rd:0x0 DMem_din:0x0009 memout:0x24c1 ACTUAL: DMem_addr:0x24c1 DMem_rd:0x0 DMem_din:0x0009 memout:0x24c1 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x967f psr:0x1 IR_Exec:0xb4e2 Instr_dout:0x9bff NZP:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ed pcout:0x00ed dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb4e2 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x0 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x1 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x967f psr:0x1 IR_Exec:0xb4e2 Instr_dout:0x9bff NZP:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9bff npc_out:0x000e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9bff npc_out:0x000e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x1 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x1 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9bff psr:0x1 IR_Exec:0x967f Instr_dout:0x1401 NZP:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1401 npc_out:0x000f E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1401 npc_out:0x000f E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x1 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x1 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1401 psr:0x4 IR_Exec:0x9bff Instr_dout:0xa548 NZP:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa548 npc_out:0x0010 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa548 npc_out:0x0010 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7f2d VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7f2d VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f35 pcout:0x7f35 dr:0x2 sr1:0x0 sr2:0x1 IR_Exec:0x1401 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f35 pcout:0x7f35 dr:0x2 sr1:0x0 sr2:0x1 IR_Exec:0x1401 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x1 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x1 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x24c1 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa548 psr:0x4 IR_Exec:0x1401 Instr_dout:0x1ffb NZP:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ffb npc_out:0x0011 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ffb npc_out:0x0011 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0x7f2d enable_writeback_status:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0012 pc:0x0011 instrmem_rd:0x1 ACTUAL: npc:0x0012 pc:0x0011 instrmem_rd:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff57 DMem_rd:0x1 DMem_din:0x0000 memout:0x24c1 ACTUAL: DMem_addr:0xff57 DMem_rd:0x1 DMem_din:0x0000 memout:0x24c1 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ffb psr:0x1 IR_Exec:0xa548 Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0012 pc:0x0011 instrmem_rd:0x0 ACTUAL: npc:0x0012 pc:0x0011 instrmem_rd:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff57 DMem_rd:0x1 DMem_din:0x0000 memout:0x443c ACTUAL: DMem_addr:0x443c DMem_rd:0x1 DMem_din:0x0000 memout:0x443c 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1ffb psr:0x1 IR_Exec:0xa548 Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x1 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0xff57 pcout:0xff57 dr:0x2 sr1:0x7 sr2:0x3 IR_Exec:0xa548 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0012 pc:0x0011 instrmem_rd:0x0 ACTUAL: npc:0x0012 pc:0x0011 instrmem_rd:0x1 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1ffb psr:0x1 IR_Exec:0xa548 Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x957f npc_out:0x0012 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x957f npc_out:0x0012 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0xfff7 enable_writeback_status:0x1 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x7 sr1:0x7 sr2:0x3 IR_Exec:0x1ffb NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x7 sr1:0x7 sr2:0x3 IR_Exec:0x1ffb NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 
# UVM_INFO @ 921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0013 pc:0x0012 instrmem_rd:0x1 ACTUAL: npc:0x0013 pc:0x0012 instrmem_rd:0x1 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x957f psr:0x4 IR_Exec:0x1ffb Instr_dout:0x1384 NZP:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1384 npc_out:0x0013 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1384 npc_out:0x0013 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0014 pc:0x0013 instrmem_rd:0x1 ACTUAL: npc:0x0014 pc:0x0013 instrmem_rd:0x1 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1384 psr:0x4 IR_Exec:0x957f Instr_dout:0x1e63 NZP:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1e63 npc_out:0x0014 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1e63 npc_out:0x0014 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x7fe7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x7fe7 enable_writeback_status:0x1 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7fef pcout:0x7fef dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x1384 NZP:0x0 M_Data:0x7fe7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7fef pcout:0x7fef dr:0x1 sr1:0x6 sr2:0x4 IR_Exec:0x1384 NZP:0x0 M_Data:0x7fe7 enable_execute_out:0x0 
# UVM_INFO @ 941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0015 pc:0x0014 instrmem_rd:0x1 ACTUAL: npc:0x0015 pc:0x0014 instrmem_rd:0x1 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1e63 psr:0x1 IR_Exec:0x1384 Instr_dout:0x15b0 NZP:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x15b0 npc_out:0x0015 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x15b0 npc_out:0x0015 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0xfff7 enable_writeback_status:0x1 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7ff2 pcout:0x7ff2 dr:0x7 sr1:0x1 sr2:0x3 IR_Exec:0x1e63 NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7ff2 pcout:0x7ff2 dr:0x7 sr1:0x1 sr2:0x3 IR_Exec:0x1e63 NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 
# UVM_INFO @ 951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0016 pc:0x0015 instrmem_rd:0x1 ACTUAL: npc:0x0016 pc:0x0015 instrmem_rd:0x1 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x15b0 psr:0x1 IR_Exec:0x1e63 Instr_dout:0x1545 NZP:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1545 npc_out:0x0016 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1545 npc_out:0x0016 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x7f2d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x7f2d enable_writeback_status:0x1 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x15b0 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff8 pcout:0xfff8 dr:0x2 sr1:0x6 sr2:0x0 IR_Exec:0x15b0 NZP:0x0 M_Data:0x7f2d enable_execute_out:0x0 
# UVM_INFO @ 961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0017 pc:0x0016 instrmem_rd:0x1 ACTUAL: npc:0x0017 pc:0x0016 instrmem_rd:0x1 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1545 psr:0x1 IR_Exec:0x15b0 Instr_dout:0x5b45 NZP:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b45 npc_out:0x0017 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b45 npc_out:0x0017 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x2 sr1:0x5 sr2:0x5 IR_Exec:0x1545 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffc pcout:0xfffc dr:0x2 sr1:0x5 sr2:0x5 IR_Exec:0x1545 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0018 pc:0x0017 instrmem_rd:0x1 ACTUAL: npc:0x0018 pc:0x0017 instrmem_rd:0x1 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b45 psr:0x4 IR_Exec:0x1545 Instr_dout:0x7a32 NZP:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7a32 npc_out:0x0018 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7a32 npc_out:0x0018 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x5 sr2:0x5 IR_Exec:0x5b45 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x5 sr2:0x5 IR_Exec:0x5b45 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0019 pc:0x0018 instrmem_rd:0x1 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x1 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7a32 psr:0x4 IR_Exec:0x5b45 Instr_dout:0x196c NZP:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x196c npc_out:0x0019 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x196c npc_out:0x0019 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x7f2d VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x7f2d VSR2:0xfffe enable_writeback_status:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f1f pcout:0x7f1f dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a32 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f1f pcout:0x7f1f dr:0x0 sr1:0x0 sr2:0x5 IR_Exec:0x7a32 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001a pc:0x0019 instrmem_rd:0x1 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x7f1f DMem_rd:0x0 DMem_din:0xfffe memout:0xd481 ACTUAL: DMem_addr:0x7f1f DMem_rd:0x0 DMem_din:0xfffe memout:0xd481 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x196c psr:0x4 IR_Exec:0x7a32 Instr_dout:0x9c3f NZP:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x7fe7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x7fe7 enable_writeback_status:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f1f pcout:0x7f1f dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7a32 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7f1f pcout:0x7f1f dr:0x0 sr1:0x5 sr2:0x4 IR_Exec:0x7a32 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001a pc:0x0019 instrmem_rd:0x0 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x1 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x196c psr:0x4 IR_Exec:0x7a32 Instr_dout:0x9c3f NZP:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9c3f npc_out:0x001a E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9c3f npc_out:0x001a E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x7fe7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x7fe7 enable_writeback_status:0x1 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x4 sr1:0x5 sr2:0x4 IR_Exec:0x196c NZP:0x0 M_Data:0x7fe7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x4 sr1:0x5 sr2:0x4 IR_Exec:0x196c NZP:0x0 M_Data:0x7fe7 enable_execute_out:0x0 
# UVM_INFO @ 1011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001b pc:0x001a instrmem_rd:0x1 ACTUAL: npc:0x001b pc:0x001a instrmem_rd:0x1 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9c3f psr:0x4 IR_Exec:0x196c Instr_dout:0x1742 NZP:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1742 npc_out:0x001b E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1742 npc_out:0x001b E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x7f2d VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x7f2d VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x80d2 pcout:0x80d2 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x80d2 pcout:0x80d2 dr:0x6 sr1:0x0 sr2:0x7 IR_Exec:0x9c3f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001c pc:0x001b instrmem_rd:0x1 ACTUAL: npc:0x001c pc:0x001b instrmem_rd:0x1 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1742 psr:0x1 IR_Exec:0x9c3f Instr_dout:0xbf8d NZP:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xbf8d npc_out:0x001c E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xbf8d npc_out:0x001c E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xfffc enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xfffc enable_writeback_status:0x1 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x3 sr1:0x5 sr2:0x2 IR_Exec:0x1742 NZP:0x0 M_Data:0xfffc enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x3 sr1:0x5 sr2:0x2 IR_Exec:0x1742 NZP:0x0 M_Data:0xfffc enable_execute_out:0x0 
# UVM_INFO @ 1031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001d pc:0x001c instrmem_rd:0x1 ACTUAL: npc:0x001d pc:0x001c instrmem_rd:0x1 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xbf8d psr:0x4 IR_Exec:0x1742 Instr_dout:0x1105 NZP:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1039.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1105 npc_out:0x001d E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1105 npc_out:0x001d E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x80d2 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x80d2 VSR2:0x7ff2 enable_writeback_status:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001e pc:0x001d instrmem_rd:0x1 ACTUAL: npc:0x001e pc:0x001d instrmem_rd:0x0 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xffa8 DMem_rd:0x1 DMem_din:0x0000 memout:0xd481 ACTUAL: DMem_addr:0xffa8 DMem_rd:0x1 DMem_din:0x0000 memout:0xd481 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1105 psr:0x4 IR_Exec:0xbf8d Instr_dout:0x16bb NZP:0x0 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001e pc:0x001d instrmem_rd:0x0 ACTUAL: npc:0x001e pc:0x001d instrmem_rd:0x0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xffa8 DMem_rd:0x0 DMem_din:0x7ff2 memout:0xbe9a ACTUAL: DMem_addr:0xbe9a DMem_rd:0x0 DMem_din:0x7ff2 memout:0xbe9a 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1105 psr:0x4 IR_Exec:0xbf8d Instr_dout:0x16bb NZP:0x0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0xffa8 pcout:0xffa8 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0xbf8d NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001e pc:0x001d instrmem_rd:0x0 ACTUAL: npc:0x001e pc:0x001d instrmem_rd:0x1 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1105 psr:0x4 IR_Exec:0xbf8d Instr_dout:0x16bb NZP:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x16bb npc_out:0x001e E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x16bb npc_out:0x001e E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000a VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0x1105 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x0 sr1:0x4 sr2:0x5 IR_Exec:0x1105 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 1071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001f pc:0x001e instrmem_rd:0x1 ACTUAL: npc:0x001f pc:0x001e instrmem_rd:0x1 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x16bb psr:0x4 IR_Exec:0x1105 Instr_dout:0x953f NZP:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x953f npc_out:0x001f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x953f npc_out:0x001f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffc VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffc VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x2 sr2:0x3 IR_Exec:0x16bb NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x3 sr1:0x2 sr2:0x3 IR_Exec:0x16bb NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0020 pc:0x001f instrmem_rd:0x1 ACTUAL: npc:0x0020 pc:0x001f instrmem_rd:0x1 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x953f psr:0x1 IR_Exec:0x16bb Instr_dout:0x28a4 NZP:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x28a4 npc_out:0x0020 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x28a4 npc_out:0x0020 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000a VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000a VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0021 pc:0x0020 instrmem_rd:0x1 ACTUAL: npc:0x0021 pc:0x0020 instrmem_rd:0x1 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xbe9a 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x28a4 psr:0x4 IR_Exec:0x953f Instr_dout:0x92ff NZP:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x92ff npc_out:0x0021 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x92ff npc_out:0x0021 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffc VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffc VSR2:0x0008 enable_writeback_status:0x0 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x00c3 pcout:0x00c3 dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x28a4 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x00c3 pcout:0x00c3 dr:0x4 sr1:0x2 sr2:0x0 IR_Exec:0x28a4 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0022 pc:0x0021 instrmem_rd:0x1 ACTUAL: npc:0x0022 pc:0x0021 instrmem_rd:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00c3 DMem_rd:0x1 DMem_din:0x0000 memout:0xbe9a ACTUAL: DMem_addr:0x00c3 DMem_rd:0x1 DMem_din:0x0000 memout:0xbe9a 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x92ff psr:0x4 IR_Exec:0x28a4 Instr_dout:0x583a NZP:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff7 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff7 VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x00c3 pcout:0x00c3 dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x28a4 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x00c3 pcout:0x00c3 dr:0x4 sr1:0x3 sr2:0x7 IR_Exec:0x28a4 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0022 pc:0x0021 instrmem_rd:0x0 ACTUAL: npc:0x0022 pc:0x0021 instrmem_rd:0x1 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x92ff psr:0x4 IR_Exec:0x28a4 Instr_dout:0x583a NZP:0x0 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1119.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x583a npc_out:0x0022 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x583a npc_out:0x0022 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff7 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff7 VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x1 sr1:0x3 sr2:0x7 IR_Exec:0x92ff NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0023 pc:0x0022 instrmem_rd:0x1 ACTUAL: npc:0x0023 pc:0x0022 instrmem_rd:0x1 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x583a psr:0x4 IR_Exec:0x92ff Instr_dout:0x953f NZP:0x0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x953f npc_out:0x0023 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x953f npc_out:0x0023 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0xfff5 enable_writeback_status:0x1 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x0 sr2:0x2 IR_Exec:0x583a NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x0 sr2:0x2 IR_Exec:0x583a NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0024 pc:0x0023 instrmem_rd:0x1 ACTUAL: npc:0x0024 pc:0x0023 instrmem_rd:0x1 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x953f psr:0x1 IR_Exec:0x583a Instr_dout:0x1d43 NZP:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1d43 npc_out:0x0024 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1d43 npc_out:0x0024 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xb268 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xb268 VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x2 sr1:0x4 sr2:0x7 IR_Exec:0x953f NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0025 pc:0x0024 instrmem_rd:0x1 ACTUAL: npc:0x0025 pc:0x0024 instrmem_rd:0x1 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1d43 psr:0x1 IR_Exec:0x953f Instr_dout:0x5385 NZP:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5385 npc_out:0x0025 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5385 npc_out:0x0025 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xfff7 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xfff7 enable_writeback_status:0x1 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x1d43 NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x1d43 NZP:0x0 M_Data:0xfff7 enable_execute_out:0x0 
# UVM_INFO @ 1151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0026 pc:0x0025 instrmem_rd:0x1 ACTUAL: npc:0x0026 pc:0x0025 instrmem_rd:0x1 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5385 psr:0x4 IR_Exec:0x1d43 Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95bf npc_out:0x0026 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95bf npc_out:0x0026 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x80d2 VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x80d2 VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff4 pcout:0xfff4 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x5385 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff4 pcout:0xfff4 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x5385 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0027 pc:0x0026 instrmem_rd:0x1 ACTUAL: npc:0x0027 pc:0x0026 instrmem_rd:0x1 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95bf psr:0x4 IR_Exec:0x5385 Instr_dout:0x54c6 NZP:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x54c6 npc_out:0x0027 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x54c6 npc_out:0x0027 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0028 pc:0x0027 instrmem_rd:0x1 ACTUAL: npc:0x0028 pc:0x0027 instrmem_rd:0x1 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x54c6 psr:0x4 IR_Exec:0x95bf Instr_dout:0xe75b NZP:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe75b npc_out:0x0028 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe75b npc_out:0x0028 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff7 VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff7 VSR2:0xfff5 enable_writeback_status:0x1 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x2 sr1:0x3 sr2:0x6 IR_Exec:0x54c6 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff5 pcout:0xfff5 dr:0x2 sr1:0x3 sr2:0x6 IR_Exec:0x54c6 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0029 pc:0x0028 instrmem_rd:0x1 ACTUAL: npc:0x0029 pc:0x0028 instrmem_rd:0x1 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe75b psr:0x1 IR_Exec:0x54c6 Instr_dout:0x1b64 NZP:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1189.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b64 npc_out:0x0029 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b64 npc_out:0x0029 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff82 pcout:0xff82 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xe75b NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff82 pcout:0xff82 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xe75b NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002a pc:0x0029 instrmem_rd:0x1 ACTUAL: npc:0x002a pc:0x0029 instrmem_rd:0x1 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1b64 psr:0x4 IR_Exec:0xe75b Instr_dout:0x1821 NZP:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1199.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1821 npc_out:0x002a E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1821 npc_out:0x002a E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x5 sr2:0x4 IR_Exec:0x1b64 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x5 sr1:0x5 sr2:0x4 IR_Exec:0x1b64 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002b pc:0x002a instrmem_rd:0x1 ACTUAL: npc:0x002b pc:0x002a instrmem_rd:0x1 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1821 psr:0x4 IR_Exec:0x1b64 Instr_dout:0x97bf NZP:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97bf npc_out:0x002b E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97bf npc_out:0x002b E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0xfff4 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0xfff4 enable_writeback_status:0x1 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x0 sr2:0x1 IR_Exec:0x1821 NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x0 sr2:0x1 IR_Exec:0x1821 NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 
# UVM_INFO @ 1211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002c pc:0x002b instrmem_rd:0x1 ACTUAL: npc:0x002c pc:0x002b instrmem_rd:0x1 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97bf psr:0x1 IR_Exec:0x1821 Instr_dout:0xb24d NZP:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1219.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb24d npc_out:0x002c E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb24d npc_out:0x002c E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff5 VSR2:0x7ff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff5 VSR2:0x7ff2 enable_writeback_status:0x1 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000a pcout:0x000a dr:0x3 sr1:0x6 sr2:0x7 IR_Exec:0x97bf NZP:0x0 M_Data:0x7ff2 enable_execute_out:0x0 
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002d pc:0x002c instrmem_rd:0x1 ACTUAL: npc:0x002d pc:0x002c instrmem_rd:0x1 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb24d psr:0x1 IR_Exec:0x97bf Instr_dout:0x1a45 NZP:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1229.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a45 npc_out:0x002d E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a45 npc_out:0x002d E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff4 VSR2:0xfff4 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff4 VSR2:0xfff4 enable_writeback_status:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 
# UVM_INFO @ 1231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002e pc:0x002d instrmem_rd:0x1 ACTUAL: npc:0x002e pc:0x002d instrmem_rd:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0078 DMem_rd:0x1 DMem_din:0x0000 memout:0xb268 ACTUAL: DMem_addr:0x0078 DMem_rd:0x1 DMem_din:0x0000 memout:0xb268 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a45 psr:0x1 IR_Exec:0xb24d Instr_dout:0x5ec1 NZP:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002e pc:0x002d instrmem_rd:0x0 ACTUAL: npc:0x002e pc:0x002d instrmem_rd:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0078 DMem_rd:0x0 DMem_din:0xfff4 memout:0xda13 ACTUAL: DMem_addr:0xda13 DMem_rd:0x0 DMem_din:0xfff4 memout:0xda13 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1a45 psr:0x1 IR_Exec:0xb24d Instr_dout:0x5ec1 NZP:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x0078 pcout:0x0078 dr:0x0 sr1:0x1 sr2:0x5 IR_Exec:0xb24d NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 
# UVM_INFO @ 1251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002e pc:0x002d instrmem_rd:0x0 ACTUAL: npc:0x002e pc:0x002d instrmem_rd:0x1 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1a45 psr:0x1 IR_Exec:0xb24d Instr_dout:0x5ec1 NZP:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5ec1 npc_out:0x002e E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5ec1 npc_out:0x002e E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff4 VSR2:0x0002 enable_writeback_status:0x1 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x1 sr2:0x5 IR_Exec:0x1a45 NZP:0x0 M_Data:0x0002 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x1 sr2:0x5 IR_Exec:0x1a45 NZP:0x0 M_Data:0x0002 enable_execute_out:0x0 
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002f pc:0x002e instrmem_rd:0x1 ACTUAL: npc:0x002f pc:0x002e instrmem_rd:0x1 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5ec1 psr:0x1 IR_Exec:0x1a45 Instr_dout:0x1606 NZP:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1606 npc_out:0x002f E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1606 npc_out:0x002f E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000a VSR2:0xfff4 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000a VSR2:0xfff4 enable_writeback_status:0x1 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x3 sr2:0x1 IR_Exec:0x5ec1 NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x3 sr2:0x1 IR_Exec:0x5ec1 NZP:0x0 M_Data:0xfff4 enable_execute_out:0x0 
# UVM_INFO @ 1271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0030 pc:0x002f instrmem_rd:0x1 ACTUAL: npc:0x0030 pc:0x002f instrmem_rd:0x1 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1606 psr:0x4 IR_Exec:0x5ec1 Instr_dout:0x3e2f NZP:0x0 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1279.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3e2f npc_out:0x0030 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3e2f npc_out:0x0030 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0008 VSR2:0xfff5 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0008 VSR2:0xfff5 enable_writeback_status:0x1 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x3 sr1:0x0 sr2:0x6 IR_Exec:0x1606 NZP:0x0 M_Data:0xfff5 enable_execute_out:0x0 
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0031 pc:0x0030 instrmem_rd:0x1 ACTUAL: npc:0x0031 pc:0x0030 instrmem_rd:0x1 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3e2f psr:0x2 IR_Exec:0x1606 Instr_dout:0x907f NZP:0x0 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x907f npc_out:0x0031 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x907f npc_out:0x0031 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x005e pcout:0x005e dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x3e2f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x005e pcout:0x005e dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x3e2f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x1 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x005e DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x005e DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x907f psr:0x4 IR_Exec:0x3e2f Instr_dout:0x1ac7 NZP:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff4 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff4 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x005e pcout:0x005e dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e2f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x005e pcout:0x005e dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3e2f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x0 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x1 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x907f psr:0x4 IR_Exec:0x3e2f Instr_dout:0x1ac7 NZP:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ac7 npc_out:0x0032 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ac7 npc_out:0x0032 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff4 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff4 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x907f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0033 pc:0x0032 instrmem_rd:0x1 ACTUAL: npc:0x0033 pc:0x0032 instrmem_rd:0x1 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ac7 psr:0x4 IR_Exec:0x907f Instr_dout:0x1085 NZP:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1085 npc_out:0x0033 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1085 npc_out:0x0033 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x1ac7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x1ac7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0034 pc:0x0033 instrmem_rd:0x1 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1085 psr:0x1 IR_Exec:0x1ac7 Instr_dout:0x063d NZP:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x063d npc_out:0x0034 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x063d npc_out:0x0034 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfff6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfff6 enable_writeback_status:0x1 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x1085 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0x1085 NZP:0x0 M_Data:0xfffd enable_execute_out:0x0 
# UVM_INFO @ 1331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0034 pc:0x0033 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x063d psr:0x4 IR_Exec:0x1085 Instr_dout:0x063d NZP:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000b VSR2:0x000b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000b VSR2:0x000b enable_writeback_status:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x3 M_Data:0x000b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x3 M_Data:0x000b enable_execute_out:0x0 
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0034 pc:0x0033 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x063d psr:0x4 IR_Exec:0x063d Instr_dout:0x063d NZP:0x3 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 
# UVM_INFO @ 1351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0034 pc:0x0033 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x1 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x063d psr:0x4 IR_Exec:0x063d Instr_dout:0x063d NZP:0x0 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0035 pc:0x0034 instrmem_rd:0x1 ACTUAL: npc:0x0035 pc:0x0034 instrmem_rd:0x1 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x063d psr:0x4 IR_Exec:0x063d Instr_dout:0x933f NZP:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1369.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x933f npc_out:0x0035 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x933f npc_out:0x0035 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0070 pcout:0x0070 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x063d NZP:0x0 M_Data:0x000b enable_execute_out:0x0 
# UVM_INFO @ 1371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0036 pc:0x0035 instrmem_rd:0x1 ACTUAL: npc:0x0036 pc:0x0035 instrmem_rd:0x1 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x933f psr:0x4 IR_Exec:0x063d Instr_dout:0x1700 NZP:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1700 npc_out:0x0036 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1700 npc_out:0x0036 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x933f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0037 pc:0x0036 instrmem_rd:0x1 ACTUAL: npc:0x0037 pc:0x0036 instrmem_rd:0x1 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1700 psr:0x4 IR_Exec:0x933f Instr_dout:0x56a8 NZP:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x56a8 npc_out:0x0037 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x56a8 npc_out:0x0037 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x1700 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffb pcout:0xfffb dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x1700 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x1 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x56a8 psr:0x4 IR_Exec:0x1700 Instr_dout:0x06c3 NZP:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x06c3 npc_out:0x0038 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x06c3 npc_out:0x0038 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff5 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff5 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0x56a8 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x2 sr2:0x0 IR_Exec:0x56a8 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x0 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06c3 psr:0x4 IR_Exec:0x56a8 Instr_dout:0x06c3 NZP:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffb VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffb VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x3 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x3 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x0 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x0 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06c3 psr:0x2 IR_Exec:0x06c3 Instr_dout:0x06c3 NZP:0x3 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00fb pc:0x00fa instrmem_rd:0x0 ACTUAL: npc:0x00fb pc:0x00fa instrmem_rd:0x1 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06c3 psr:0x2 IR_Exec:0x06c3 Instr_dout:0x06c3 NZP:0x0 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00fc pc:0x00fb instrmem_rd:0x1 ACTUAL: npc:0x00fc pc:0x00fb instrmem_rd:0x1 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x06c3 psr:0x2 IR_Exec:0x06c3 Instr_dout:0x957f NZP:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x957f npc_out:0x00fc E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x957f npc_out:0x00fc E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00fa pcout:0x00fa dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c3 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00fd pc:0x00fc instrmem_rd:0x1 ACTUAL: npc:0x00fd pc:0x00fc instrmem_rd:0x1 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x957f psr:0x2 IR_Exec:0x06c3 Instr_dout:0x51e7 NZP:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51e7 npc_out:0x00fd E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51e7 npc_out:0x00fd E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x2 sr1:0x5 sr2:0x7 IR_Exec:0x957f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00fe pc:0x00fd instrmem_rd:0x1 ACTUAL: npc:0x00fe pc:0x00fd instrmem_rd:0x1 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51e7 psr:0x2 IR_Exec:0x957f Instr_dout:0x12ac NZP:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x12ac npc_out:0x00fe E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x12ac npc_out:0x00fe E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x51e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x51e7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ff pc:0x00fe instrmem_rd:0x1 ACTUAL: npc:0x00ff pc:0x00fe instrmem_rd:0x1 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x12ac psr:0x1 IR_Exec:0x51e7 Instr_dout:0xa14a NZP:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1469.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa14a npc_out:0x00ff E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa14a npc_out:0x00ff E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0002 VSR2:0x0009 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0002 VSR2:0x0009 enable_writeback_status:0x1 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12ac NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000e pcout:0x000e dr:0x1 sr1:0x2 sr2:0x4 IR_Exec:0x12ac NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 1471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0100 pc:0x00ff instrmem_rd:0x1 ACTUAL: npc:0x0100 pc:0x00ff instrmem_rd:0x1 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa14a psr:0x2 IR_Exec:0x12ac Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1479.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97ff npc_out:0x0100 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97ff npc_out:0x0100 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffd VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0101 pc:0x0100 instrmem_rd:0x1 ACTUAL: npc:0x0101 pc:0x0100 instrmem_rd:0x0 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0048 DMem_rd:0x1 DMem_din:0x0000 memout:0xda13 ACTUAL: DMem_addr:0x0048 DMem_rd:0x1 DMem_din:0x0000 memout:0xda13 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97ff psr:0x1 IR_Exec:0xa14a Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0101 pc:0x0100 instrmem_rd:0x0 ACTUAL: npc:0x0101 pc:0x0100 instrmem_rd:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0048 DMem_rd:0x1 DMem_din:0x0000 memout:0xaddb ACTUAL: DMem_addr:0xaddb DMem_rd:0x1 DMem_din:0x0000 memout:0xaddb 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x97ff psr:0x1 IR_Exec:0xa14a Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0048 pcout:0x0048 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xa14a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0101 pc:0x0100 instrmem_rd:0x0 ACTUAL: npc:0x0101 pc:0x0100 instrmem_rd:0x1 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x97ff psr:0x1 IR_Exec:0xa14a Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0x0101 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0x0101 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0102 pc:0x0101 instrmem_rd:0x1 ACTUAL: npc:0x0102 pc:0x0101 instrmem_rd:0x1 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x1 IR_Exec:0x97ff Instr_dout:0x90bf NZP:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90bf npc_out:0x0102 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90bf npc_out:0x0102 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0103 pc:0x0102 instrmem_rd:0x1 ACTUAL: npc:0x0103 pc:0x0102 instrmem_rd:0x1 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90bf psr:0x4 IR_Exec:0x90ff Instr_dout:0xea40 NZP:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1529.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xea40 npc_out:0x0103 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xea40 npc_out:0x0103 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0002 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0002 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x0 sr1:0x2 sr2:0x7 IR_Exec:0x90bf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0104 pc:0x0103 instrmem_rd:0x1 ACTUAL: npc:0x0104 pc:0x0103 instrmem_rd:0x1 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xea40 psr:0x2 IR_Exec:0x90bf Instr_dout:0x5044 NZP:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5044 npc_out:0x0104 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5044 npc_out:0x0104 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000e VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000e VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0142 pcout:0x0142 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea40 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0142 pcout:0x0142 dr:0x5 sr1:0x1 sr2:0x0 IR_Exec:0xea40 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0105 pc:0x0104 instrmem_rd:0x1 ACTUAL: npc:0x0105 pc:0x0104 instrmem_rd:0x1 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5044 psr:0x4 IR_Exec:0xea40 Instr_dout:0x5d2d NZP:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d2d npc_out:0x0105 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d2d npc_out:0x0105 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000e VSR2:0x0009 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000e VSR2:0x0009 enable_writeback_status:0x1 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0x5044 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x0 sr1:0x1 sr2:0x4 IR_Exec:0x5044 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 1551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0106 pc:0x0105 instrmem_rd:0x1 ACTUAL: npc:0x0106 pc:0x0105 instrmem_rd:0x1 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d2d psr:0x1 IR_Exec:0x5044 Instr_dout:0x1ec0 NZP:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ec0 npc_out:0x0106 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ec0 npc_out:0x0106 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x1 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x6 sr1:0x4 sr2:0x5 IR_Exec:0x5d2d NZP:0x0 M_Data:0x0142 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x6 sr1:0x4 sr2:0x5 IR_Exec:0x5d2d NZP:0x0 M_Data:0x0142 enable_execute_out:0x0 
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0107 pc:0x0106 instrmem_rd:0x1 ACTUAL: npc:0x0107 pc:0x0106 instrmem_rd:0x1 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ec0 psr:0x1 IR_Exec:0x5d2d Instr_dout:0x3f1a NZP:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3f1a npc_out:0x0107 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3f1a npc_out:0x0107 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x1ec0 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0007 pcout:0x0007 dr:0x7 sr1:0x3 sr2:0x0 IR_Exec:0x1ec0 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0108 pc:0x0107 instrmem_rd:0x1 ACTUAL: npc:0x0108 pc:0x0107 instrmem_rd:0x1 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3f1a psr:0x1 IR_Exec:0x1ec0 Instr_dout:0x17a4 NZP:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x17a4 npc_out:0x0108 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x17a4 npc_out:0x0108 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x3f1a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x3f1a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0109 pc:0x0108 instrmem_rd:0x1 ACTUAL: npc:0x0109 pc:0x0108 instrmem_rd:0x0 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0020 DMem_rd:0x0 DMem_din:0x0007 memout:0x232b ACTUAL: DMem_addr:0x0020 DMem_rd:0x0 DMem_din:0x0007 memout:0x232b 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x17a4 psr:0x1 IR_Exec:0x3f1a Instr_dout:0x14b0 NZP:0x0 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0009 VSR2:0x0009 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0009 VSR2:0x0009 enable_writeback_status:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0x3f1a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0020 pcout:0x0020 dr:0x0 sr1:0x6 sr2:0x4 IR_Exec:0x3f1a NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 
# UVM_INFO @ 1591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0109 pc:0x0108 instrmem_rd:0x0 ACTUAL: npc:0x0109 pc:0x0108 instrmem_rd:0x1 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x17a4 psr:0x1 IR_Exec:0x3f1a Instr_dout:0x14b0 NZP:0x0 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x14b0 npc_out:0x0109 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x14b0 npc_out:0x0109 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0009 VSR2:0x0009 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0009 VSR2:0x0009 enable_writeback_status:0x1 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x6 sr2:0x4 IR_Exec:0x17a4 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000d pcout:0x000d dr:0x3 sr1:0x6 sr2:0x4 IR_Exec:0x17a4 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010a pc:0x0109 instrmem_rd:0x1 ACTUAL: npc:0x010a pc:0x0109 instrmem_rd:0x1 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x14b0 psr:0x1 IR_Exec:0x17a4 Instr_dout:0x1037 NZP:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1609.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1037 npc_out:0x010a E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1037 npc_out:0x010a E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0002 VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0002 VSR2:0x0008 enable_writeback_status:0x1 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x14b0 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x14b0 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010b pc:0x010a instrmem_rd:0x1 ACTUAL: npc:0x010b pc:0x010a instrmem_rd:0x1 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1037 psr:0x1 IR_Exec:0x14b0 Instr_dout:0x6fd6 NZP:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1619.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6fd6 npc_out:0x010b E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6fd6 npc_out:0x010b E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0007 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0007 enable_writeback_status:0x1 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x1037 NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x0 sr1:0x0 sr2:0x7 IR_Exec:0x1037 NZP:0x0 M_Data:0x0007 enable_execute_out:0x0 
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010c pc:0x010b instrmem_rd:0x1 ACTUAL: npc:0x010c pc:0x010b instrmem_rd:0x1 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6fd6 psr:0x4 IR_Exec:0x1037 Instr_dout:0x53b5 NZP:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53b5 npc_out:0x010c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53b5 npc_out:0x010c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0007 VSR2:0x0008 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0007 VSR2:0x0008 enable_writeback_status:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x001d pcout:0x001d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x6fd6 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x001d pcout:0x001d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0x6fd6 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010d pc:0x010c instrmem_rd:0x1 ACTUAL: npc:0x010d pc:0x010c instrmem_rd:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x001d DMem_rd:0x1 DMem_din:0x0000 memout:0x232b ACTUAL: DMem_addr:0x001d DMem_rd:0x1 DMem_din:0x0000 memout:0x232b 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53b5 psr:0x4 IR_Exec:0x6fd6 Instr_dout:0x5143 NZP:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x1 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x001d pcout:0x001d dr:0x7 sr1:0x6 sr2:0x5 IR_Exec:0x6fd6 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x001d pcout:0x001d dr:0x7 sr1:0x6 sr2:0x5 IR_Exec:0x6fd6 NZP:0x0 M_Data:0x0008 enable_execute_out:0x0 
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010d pc:0x010c instrmem_rd:0x0 ACTUAL: npc:0x010d pc:0x010c instrmem_rd:0x1 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x53b5 psr:0x4 IR_Exec:0x6fd6 Instr_dout:0x5143 NZP:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5143 npc_out:0x010d E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5143 npc_out:0x010d E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0142 enable_writeback_status:0x1 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53b5 NZP:0x0 M_Data:0x0142 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x1 sr1:0x6 sr2:0x5 IR_Exec:0x53b5 NZP:0x0 M_Data:0x0142 enable_execute_out:0x0 
# UVM_INFO @ 1651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010e pc:0x010d instrmem_rd:0x1 ACTUAL: npc:0x010e pc:0x010d instrmem_rd:0x1 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5143 psr:0x4 IR_Exec:0x53b5 Instr_dout:0x987f NZP:0x0 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x987f npc_out:0x010e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x987f npc_out:0x010e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0142 VSR2:0x000d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0142 VSR2:0x000d enable_writeback_status:0x1 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x5143 NZP:0x0 M_Data:0x000d enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x5 sr2:0x3 IR_Exec:0x5143 NZP:0x0 M_Data:0x000d enable_execute_out:0x0 
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x010f pc:0x010e instrmem_rd:0x1 ACTUAL: npc:0x010f pc:0x010e instrmem_rd:0x1 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x987f psr:0x1 IR_Exec:0x5143 Instr_dout:0x2746 NZP:0x0 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1669.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2746 npc_out:0x010f E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2746 npc_out:0x010f E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0001 VSR2:0xdaef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0001 VSR2:0xdaef enable_writeback_status:0x1 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0xdaef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x987f NZP:0x0 M_Data:0xdaef enable_execute_out:0x0 
# UVM_INFO @ 1671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0110 pc:0x010f instrmem_rd:0x1 ACTUAL: npc:0x0110 pc:0x010f instrmem_rd:0x1 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdaef 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2746 psr:0x2 IR_Exec:0x987f Instr_dout:0x5a32 NZP:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a32 npc_out:0x0110 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a32 npc_out:0x0110 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0142 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0142 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0054 pcout:0x0054 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2746 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0054 pcout:0x0054 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0x2746 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0111 pc:0x0110 instrmem_rd:0x1 ACTUAL: npc:0x0111 pc:0x0110 instrmem_rd:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0054 DMem_rd:0x1 DMem_din:0x0000 memout:0xdaef ACTUAL: DMem_addr:0x0054 DMem_rd:0x1 DMem_din:0x0000 memout:0xdaef 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a32 psr:0x4 IR_Exec:0x2746 Instr_dout:0x12fb NZP:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0054 pcout:0x0054 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x2746 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0054 pcout:0x0054 dr:0x3 sr1:0x0 sr2:0x2 IR_Exec:0x2746 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0111 pc:0x0110 instrmem_rd:0x0 ACTUAL: npc:0x0111 pc:0x0110 instrmem_rd:0x1 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5a32 psr:0x4 IR_Exec:0x2746 Instr_dout:0x12fb NZP:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x12fb npc_out:0x0111 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x12fb npc_out:0x0111 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x2 IR_Exec:0x5a32 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x0 sr2:0x2 IR_Exec:0x5a32 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0112 pc:0x0111 instrmem_rd:0x1 ACTUAL: npc:0x0112 pc:0x0111 instrmem_rd:0x1 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x12fb psr:0x4 IR_Exec:0x5a32 Instr_dout:0x1fc7 NZP:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1fc7 npc_out:0x0112 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1fc7 npc_out:0x0112 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xf17b VSR2:0xf17b enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xf17b VSR2:0xf17b enable_writeback_status:0x1 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf176 pcout:0xf176 dr:0x1 sr1:0x3 sr2:0x3 IR_Exec:0x12fb NZP:0x0 M_Data:0xf17b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf176 pcout:0xf176 dr:0x1 sr1:0x3 sr2:0x3 IR_Exec:0x12fb NZP:0x0 M_Data:0xf17b enable_execute_out:0x0 
# UVM_INFO @ 1711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0113 pc:0x0112 instrmem_rd:0x1 ACTUAL: npc:0x0113 pc:0x0112 instrmem_rd:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1fc7 psr:0x2 IR_Exec:0x12fb Instr_dout:0x0fb6 NZP:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1719.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0fb6 npc_out:0x0113 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0fb6 npc_out:0x0113 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdaef VSR2:0xdaef enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdaef VSR2:0xdaef enable_writeback_status:0x1 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb5de pcout:0xb5de dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x1fc7 NZP:0x0 M_Data:0xdaef enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb5de pcout:0xb5de dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x1fc7 NZP:0x0 M_Data:0xdaef enable_execute_out:0x0 
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0113 pc:0x0112 instrmem_rd:0x0 ACTUAL: npc:0x0113 pc:0x0112 instrmem_rd:0x0 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0fb6 psr:0x4 IR_Exec:0x1fc7 Instr_dout:0x0fb6 NZP:0x0 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0113 pc:0x0112 instrmem_rd:0x0 ACTUAL: npc:0x0113 pc:0x0112 instrmem_rd:0x0 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0fb6 psr:0x4 IR_Exec:0x0fb6 Instr_dout:0x0fb6 NZP:0x7 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00c9 pc:0x00c8 instrmem_rd:0x0 ACTUAL: npc:0x00c9 pc:0x00c8 instrmem_rd:0x1 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0fb6 psr:0x4 IR_Exec:0x0fb6 Instr_dout:0x0fb6 NZP:0x0 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ca pc:0x00c9 instrmem_rd:0x1 ACTUAL: npc:0x00ca pc:0x00c9 instrmem_rd:0x1 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0fb6 psr:0x4 IR_Exec:0x0fb6 Instr_dout:0x1c61 NZP:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c61 npc_out:0x00ca E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c61 npc_out:0x00ca E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0009 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x00c8 pcout:0x00c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00cb pc:0x00ca instrmem_rd:0x1 ACTUAL: npc:0x00cb pc:0x00ca instrmem_rd:0x1 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c61 psr:0x4 IR_Exec:0x0fb6 Instr_dout:0x5f75 NZP:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f75 npc_out:0x00cb E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f75 npc_out:0x00cb E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf176 VSR2:0xf176 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf176 VSR2:0xf176 enable_writeback_status:0x1 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf177 pcout:0xf177 dr:0x6 sr1:0x1 sr2:0x1 IR_Exec:0x1c61 NZP:0x0 M_Data:0xf176 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf177 pcout:0xf177 dr:0x6 sr1:0x1 sr2:0x1 IR_Exec:0x1c61 NZP:0x0 M_Data:0xf176 enable_execute_out:0x0 
# UVM_INFO @ 1771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00cc pc:0x00cb instrmem_rd:0x1 ACTUAL: npc:0x00cc pc:0x00cb instrmem_rd:0x1 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f75 psr:0x4 IR_Exec:0x1c61 Instr_dout:0x1af4 NZP:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1af4 npc_out:0x00cc E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1af4 npc_out:0x00cc E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x5 sr2:0x5 IR_Exec:0x5f75 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x7 sr1:0x5 sr2:0x5 IR_Exec:0x5f75 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00cd pc:0x00cc instrmem_rd:0x1 ACTUAL: npc:0x00cd pc:0x00cc instrmem_rd:0x1 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1af4 psr:0x4 IR_Exec:0x5f75 Instr_dout:0x666f NZP:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1789.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x666f npc_out:0x00cd E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x666f npc_out:0x00cd E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xf17b VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xf17b VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf16f pcout:0xf16f dr:0x5 sr1:0x3 sr2:0x4 IR_Exec:0x1af4 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xf16f pcout:0xf16f dr:0x5 sr1:0x3 sr2:0x4 IR_Exec:0x1af4 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 1791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ce pc:0x00cd instrmem_rd:0x1 ACTUAL: npc:0x00ce pc:0x00cd instrmem_rd:0x1 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x666f psr:0x2 IR_Exec:0x1af4 Instr_dout:0x913f NZP:0x0 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x913f npc_out:0x00ce E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x913f npc_out:0x00ce E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf176 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf176 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf165 pcout:0xf165 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x666f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf165 pcout:0xf165 dr:0x3 sr1:0x1 sr2:0x0 IR_Exec:0x666f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00cf pc:0x00ce instrmem_rd:0x1 ACTUAL: npc:0x00cf pc:0x00ce instrmem_rd:0x0 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xf165 DMem_rd:0x1 DMem_din:0x0000 memout:0xf17b ACTUAL: DMem_addr:0xf165 DMem_rd:0x1 DMem_din:0x0000 memout:0xf17b 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x913f psr:0x4 IR_Exec:0x666f Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf165 pcout:0xf165 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x666f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xf165 pcout:0xf165 dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x666f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00cf pc:0x00ce instrmem_rd:0x0 ACTUAL: npc:0x00cf pc:0x00ce instrmem_rd:0x1 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x913f psr:0x4 IR_Exec:0x666f Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1819.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x983f npc_out:0x00cf E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x983f npc_out:0x00cf E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x913f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x4 sr2:0x7 IR_Exec:0x913f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d0 pc:0x00cf instrmem_rd:0x1 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x1 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x983f psr:0x1 IR_Exec:0x913f Instr_dout:0x99ff NZP:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1829.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99ff npc_out:0x00d0 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99ff npc_out:0x00d0 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d1 pc:0x00d0 instrmem_rd:0x1 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99ff psr:0x1 IR_Exec:0x983f Instr_dout:0x0490 NZP:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1839.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0490 npc_out:0x00d1 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0490 npc_out:0x00d1 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0490 psr:0x4 IR_Exec:0x99ff Instr_dout:0x0490 NZP:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x2 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x2 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0490 psr:0x4 IR_Exec:0x0490 Instr_dout:0x0490 NZP:0x2 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x1 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0490 psr:0x4 IR_Exec:0x0490 Instr_dout:0x0490 NZP:0x0 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d2 pc:0x00d1 instrmem_rd:0x1 ACTUAL: npc:0x00d2 pc:0x00d1 instrmem_rd:0x1 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0490 psr:0x4 IR_Exec:0x0490 Instr_dout:0x5d66 NZP:0x0 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1879.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d66 npc_out:0x00d2 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d66 npc_out:0x00d2 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0160 pcout:0x0160 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0490 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d3 pc:0x00d2 instrmem_rd:0x1 ACTUAL: npc:0x00d3 pc:0x00d2 instrmem_rd:0x1 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d66 psr:0x4 IR_Exec:0x0490 Instr_dout:0x1907 NZP:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1889.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1907 npc_out:0x00d3 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1907 npc_out:0x00d3 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf16f VSR2:0xf177 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf16f VSR2:0xf177 enable_writeback_status:0x1 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x6 sr1:0x5 sr2:0x6 IR_Exec:0x5d66 NZP:0x0 M_Data:0xf177 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0006 pcout:0x0006 dr:0x6 sr1:0x5 sr2:0x6 IR_Exec:0x5d66 NZP:0x0 M_Data:0xf177 enable_execute_out:0x0 
# UVM_INFO @ 1891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d4 pc:0x00d3 instrmem_rd:0x1 ACTUAL: npc:0x00d4 pc:0x00d3 instrmem_rd:0x1 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1907 psr:0x4 IR_Exec:0x5d66 Instr_dout:0x1dab NZP:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1dab npc_out:0x00d4 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1dab npc_out:0x00d4 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x1907 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x1907 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d5 pc:0x00d4 instrmem_rd:0x1 ACTUAL: npc:0x00d5 pc:0x00d4 instrmem_rd:0x1 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1dab psr:0x1 IR_Exec:0x1907 Instr_dout:0xa9f2 NZP:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa9f2 npc_out:0x00d5 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa9f2 npc_out:0x00d5 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0006 VSR2:0x6b1c enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0006 VSR2:0x6b1c enable_writeback_status:0x1 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0011 pcout:0x0011 dr:0x6 sr1:0x6 sr2:0x3 IR_Exec:0x1dab NZP:0x0 M_Data:0x6b1c enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0011 pcout:0x0011 dr:0x6 sr1:0x6 sr2:0x3 IR_Exec:0x1dab NZP:0x0 M_Data:0x6b1c enable_execute_out:0x0 
# UVM_INFO @ 1911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d6 pc:0x00d5 instrmem_rd:0x1 ACTUAL: npc:0x00d6 pc:0x00d5 instrmem_rd:0x1 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa9f2 psr:0x4 IR_Exec:0x1dab Instr_dout:0x5307 NZP:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5307 npc_out:0x00d6 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5307 npc_out:0x00d6 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d7 pc:0x00d6 instrmem_rd:0x1 ACTUAL: npc:0x00d7 pc:0x00d6 instrmem_rd:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00c6 DMem_rd:0x1 DMem_din:0x0000 memout:0x6b1c ACTUAL: DMem_addr:0x00c6 DMem_rd:0x1 DMem_din:0x0000 memout:0x6b1c 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5307 psr:0x1 IR_Exec:0xa9f2 Instr_dout:0x1bf7 NZP:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d7 pc:0x00d6 instrmem_rd:0x0 ACTUAL: npc:0x00d7 pc:0x00d6 instrmem_rd:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00c6 DMem_rd:0x1 DMem_din:0x0000 memout:0xfb89 ACTUAL: DMem_addr:0xfb89 DMem_rd:0x1 DMem_din:0x0000 memout:0xfb89 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5307 psr:0x1 IR_Exec:0xa9f2 Instr_dout:0x1bf7 NZP:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x00c6 pcout:0x00c6 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0xa9f2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d7 pc:0x00d6 instrmem_rd:0x0 ACTUAL: npc:0x00d7 pc:0x00d6 instrmem_rd:0x1 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5307 psr:0x1 IR_Exec:0xa9f2 Instr_dout:0x1bf7 NZP:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1949.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1bf7 npc_out:0x00d7 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1bf7 npc_out:0x00d7 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffff VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x5307 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x4 sr2:0x7 IR_Exec:0x5307 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d8 pc:0x00d7 instrmem_rd:0x1 ACTUAL: npc:0x00d8 pc:0x00d7 instrmem_rd:0x1 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1bf7 psr:0x4 IR_Exec:0x5307 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x997f npc_out:0x00d8 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x997f npc_out:0x00d8 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x1bf7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff7 pcout:0xfff7 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x1bf7 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00d9 pc:0x00d8 instrmem_rd:0x1 ACTUAL: npc:0x00d9 pc:0x00d8 instrmem_rd:0x1 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x997f psr:0x2 IR_Exec:0x1bf7 Instr_dout:0x2931 NZP:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2931 npc_out:0x00d9 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2931 npc_out:0x00d9 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xf16f VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xf16f VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0008 pcout:0x0008 dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 1971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00da pc:0x00d9 instrmem_rd:0x1 ACTUAL: npc:0x00da pc:0x00d9 instrmem_rd:0x1 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8243 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2931 psr:0x4 IR_Exec:0x997f Instr_dout:0x9b3f NZP:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9b3f npc_out:0x00da E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9b3f npc_out:0x00da E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8243 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8243 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x2931 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x0 IR_Exec:0x2931 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00db pc:0x00da instrmem_rd:0x1 ACTUAL: npc:0x00db pc:0x00da instrmem_rd:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0009 DMem_rd:0x1 DMem_din:0x0000 memout:0x8243 ACTUAL: DMem_addr:0x0009 DMem_rd:0x1 DMem_din:0x0000 memout:0x8243 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9b3f psr:0x1 IR_Exec:0x2931 Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x2931 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x2931 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 1991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 1992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00db pc:0x00da instrmem_rd:0x0 ACTUAL: npc:0x00db pc:0x00da instrmem_rd:0x1 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9b3f psr:0x1 IR_Exec:0x2931 Instr_dout:0x97ff NZP:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1999.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x97ff npc_out:0x00db E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x97ff npc_out:0x00db E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0008 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5528 pcout:0x5528 dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x5528 pcout:0x5528 dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00dc pc:0x00db instrmem_rd:0x1 ACTUAL: npc:0x00dc pc:0x00db instrmem_rd:0x1 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x97ff psr:0x4 IR_Exec:0x9b3f Instr_dout:0x1942 NZP:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1942 npc_out:0x00dc E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1942 npc_out:0x00dc E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x7 sr2:0x7 IR_Exec:0x97ff NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00dd pc:0x00dc instrmem_rd:0x1 ACTUAL: npc:0x00dd pc:0x00dc instrmem_rd:0x1 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1942 psr:0x1 IR_Exec:0x97ff Instr_dout:0xac89 NZP:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xac89 npc_out:0x00dd E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xac89 npc_out:0x00dd E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x5528 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x5528 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x551a pcout:0x551a dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x551a pcout:0x551a dr:0x4 sr1:0x5 sr2:0x2 IR_Exec:0x1942 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00de pc:0x00dd instrmem_rd:0x1 ACTUAL: npc:0x00de pc:0x00dd instrmem_rd:0x1 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xaad7 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xac89 psr:0x4 IR_Exec:0x1942 Instr_dout:0x9fbf NZP:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9fbf npc_out:0x00de E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9fbf npc_out:0x00de E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x2 sr2:0x0 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00df pc:0x00de instrmem_rd:0x1 ACTUAL: npc:0x00df pc:0x00de instrmem_rd:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0165 DMem_rd:0x1 DMem_din:0x0000 memout:0xaad7 ACTUAL: DMem_addr:0x0165 DMem_rd:0x1 DMem_din:0x0000 memout:0xaad7 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9fbf psr:0x1 IR_Exec:0xac89 Instr_dout:0x1874 NZP:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00df pc:0x00de instrmem_rd:0x0 ACTUAL: npc:0x00df pc:0x00de instrmem_rd:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0165 DMem_rd:0x1 DMem_din:0x0000 memout:0xfe34 ACTUAL: DMem_addr:0xfe34 DMem_rd:0x1 DMem_din:0x0000 memout:0xfe34 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9fbf psr:0x1 IR_Exec:0xac89 Instr_dout:0x1874 NZP:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0165 pcout:0x0165 dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0xac89 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00df pc:0x00de instrmem_rd:0x0 ACTUAL: npc:0x00df pc:0x00de instrmem_rd:0x1 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9fbf psr:0x1 IR_Exec:0xac89 Instr_dout:0x1874 NZP:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1874 npc_out:0x00df E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1874 npc_out:0x00df E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0011 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7529 pcout:0x7529 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x7529 pcout:0x7529 dr:0x7 sr1:0x6 sr2:0x7 IR_Exec:0x9fbf NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e0 pc:0x00df instrmem_rd:0x1 ACTUAL: npc:0x00e0 pc:0x00df instrmem_rd:0x1 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1874 psr:0x4 IR_Exec:0x9fbf Instr_dout:0x993f NZP:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x993f npc_out:0x00e0 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x993f npc_out:0x00e0 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x551a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x551a enable_writeback_status:0x1 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff4 pcout:0xfff4 dr:0x4 sr1:0x1 sr2:0x4 IR_Exec:0x1874 NZP:0x0 M_Data:0x551a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff4 pcout:0xfff4 dr:0x4 sr1:0x1 sr2:0x4 IR_Exec:0x1874 NZP:0x0 M_Data:0x551a enable_execute_out:0x0 
# UVM_INFO @ 2071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e1 pc:0x00e0 instrmem_rd:0x1 ACTUAL: npc:0x00e1 pc:0x00e0 instrmem_rd:0x1 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x993f psr:0x1 IR_Exec:0x1874 Instr_dout:0x23b2 NZP:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x23b2 npc_out:0x00e1 E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x23b2 npc_out:0x00e1 E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x551a VSR2:0x7529 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x551a VSR2:0x7529 enable_writeback_status:0x1 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x7529 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000b pcout:0x000b dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x7529 enable_execute_out:0x0 
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e2 pc:0x00e1 instrmem_rd:0x1 ACTUAL: npc:0x00e2 pc:0x00e1 instrmem_rd:0x1 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x8ad6 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x23b2 psr:0x4 IR_Exec:0x993f Instr_dout:0x1601 NZP:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1601 npc_out:0x00e2 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1601 npc_out:0x00e2 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8ad6 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8ad6 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0092 pcout:0x0092 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x23b2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0092 pcout:0x0092 dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x23b2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e3 pc:0x00e2 instrmem_rd:0x1 ACTUAL: npc:0x00e3 pc:0x00e2 instrmem_rd:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0092 DMem_rd:0x1 DMem_din:0x0000 memout:0x8ad6 ACTUAL: DMem_addr:0x0092 DMem_rd:0x1 DMem_din:0x0000 memout:0x8ad6 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1601 psr:0x1 IR_Exec:0x23b2 Instr_dout:0x5e04 NZP:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0092 pcout:0x0092 dr:0x1 sr1:0x0 sr2:0x1 IR_Exec:0x23b2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0x0092 pcout:0x0092 dr:0x1 sr1:0x0 sr2:0x1 IR_Exec:0x23b2 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e3 pc:0x00e2 instrmem_rd:0x0 ACTUAL: npc:0x00e3 pc:0x00e2 instrmem_rd:0x1 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1601 psr:0x1 IR_Exec:0x23b2 Instr_dout:0x5e04 NZP:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2109.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e04 npc_out:0x00e3 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e04 npc_out:0x00e3 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xee2f pcout:0xee2f dr:0x3 sr1:0x0 sr2:0x1 IR_Exec:0x1601 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xee2f pcout:0xee2f dr:0x3 sr1:0x0 sr2:0x1 IR_Exec:0x1601 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e4 pc:0x00e3 instrmem_rd:0x1 ACTUAL: npc:0x00e4 pc:0x00e3 instrmem_rd:0x1 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e04 psr:0x4 IR_Exec:0x1601 Instr_dout:0x1707 NZP:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2119.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1707 npc_out:0x00e4 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1707 npc_out:0x00e4 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x000b enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x000b enable_writeback_status:0x1 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x7 sr1:0x0 sr2:0x4 IR_Exec:0x5e04 NZP:0x0 M_Data:0x000b enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x7 sr1:0x0 sr2:0x4 IR_Exec:0x5e04 NZP:0x0 M_Data:0x000b enable_execute_out:0x0 
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e5 pc:0x00e4 instrmem_rd:0x1 ACTUAL: npc:0x00e5 pc:0x00e4 instrmem_rd:0x1 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1707 psr:0x4 IR_Exec:0x5e04 Instr_dout:0xe2b3 NZP:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe2b3 npc_out:0x00e5 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe2b3 npc_out:0x00e5 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000b VSR2:0x7529 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000b VSR2:0x7529 enable_writeback_status:0x1 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x1707 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x000c pcout:0x000c dr:0x3 sr1:0x4 sr2:0x7 IR_Exec:0x1707 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e6 pc:0x00e5 instrmem_rd:0x1 ACTUAL: npc:0x00e6 pc:0x00e5 instrmem_rd:0x1 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe2b3 psr:0x1 IR_Exec:0x1707 Instr_dout:0x1af8 NZP:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1af8 npc_out:0x00e6 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1af8 npc_out:0x00e6 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff2 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0197 pcout:0x0197 dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xe2b3 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0197 pcout:0x0197 dr:0x1 sr1:0x2 sr2:0x0 IR_Exec:0xe2b3 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e7 pc:0x00e6 instrmem_rd:0x1 ACTUAL: npc:0x00e7 pc:0x00e6 instrmem_rd:0x1 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1af8 psr:0x1 IR_Exec:0xe2b3 Instr_dout:0x19af NZP:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x19af npc_out:0x00e7 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x19af npc_out:0x00e7 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x1af8 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x3 sr2:0x0 IR_Exec:0x1af8 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e8 pc:0x00e7 instrmem_rd:0x1 ACTUAL: npc:0x00e8 pc:0x00e7 instrmem_rd:0x1 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x19af psr:0x1 IR_Exec:0x1af8 Instr_dout:0x5b05 NZP:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5b05 npc_out:0x00e8 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5b05 npc_out:0x00e8 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x8ad6 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x8ad6 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8ae5 pcout:0x8ae5 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x19af NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x8ae5 pcout:0x8ae5 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x19af NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00e9 pc:0x00e8 instrmem_rd:0x1 ACTUAL: npc:0x00e9 pc:0x00e8 instrmem_rd:0x1 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5b05 psr:0x1 IR_Exec:0x19af Instr_dout:0x72db NZP:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x72db npc_out:0x00e9 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x72db npc_out:0x00e9 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000b VSR2:0x0004 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000b VSR2:0x0004 enable_writeback_status:0x1 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x4 sr2:0x5 IR_Exec:0x5b05 NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0004 pcout:0x0004 dr:0x5 sr1:0x4 sr2:0x5 IR_Exec:0x5b05 NZP:0x0 M_Data:0x0004 enable_execute_out:0x0 
# UVM_INFO @ 2171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ea pc:0x00e9 instrmem_rd:0x1 ACTUAL: npc:0x00ea pc:0x00e9 instrmem_rd:0x1 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x72db psr:0x4 IR_Exec:0x5b05 Instr_dout:0x99ff NZP:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99ff npc_out:0x00ea E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99ff npc_out:0x00ea E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x000c VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x000c VSR2:0x0197 enable_writeback_status:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0027 pcout:0x0027 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72db NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0027 pcout:0x0027 dr:0x0 sr1:0x3 sr2:0x1 IR_Exec:0x72db NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00eb pc:0x00ea instrmem_rd:0x1 ACTUAL: npc:0x00eb pc:0x00ea instrmem_rd:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0027 DMem_rd:0x0 DMem_din:0x0197 memout:0xee2e ACTUAL: DMem_addr:0x0027 DMem_rd:0x0 DMem_din:0x0197 memout:0xee2e 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99ff psr:0x1 IR_Exec:0x72db Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0027 pcout:0x0027 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x72db NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0027 pcout:0x0027 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x72db NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00eb pc:0x00ea instrmem_rd:0x0 ACTUAL: npc:0x00eb pc:0x00ea instrmem_rd:0x1 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x99ff psr:0x1 IR_Exec:0x72db Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2199.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x967f npc_out:0x00eb E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x967f npc_out:0x00eb E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x7 sr2:0x7 IR_Exec:0x99ff NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ec pc:0x00eb instrmem_rd:0x1 ACTUAL: npc:0x00ec pc:0x00eb instrmem_rd:0x1 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x967f psr:0x1 IR_Exec:0x99ff Instr_dout:0x5cf9 NZP:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5cf9 npc_out:0x00ec E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5cf9 npc_out:0x00ec E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ed pc:0x00ec instrmem_rd:0x1 ACTUAL: npc:0x00ed pc:0x00ec instrmem_rd:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5cf9 psr:0x4 IR_Exec:0x967f Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2219.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc1c0 npc_out:0x00ed E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc1c0 npc_out:0x00ed E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x000c VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x000c VSR2:0x0197 enable_writeback_status:0x1 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x6 sr1:0x3 sr2:0x1 IR_Exec:0x5cf9 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x6 sr1:0x3 sr2:0x1 IR_Exec:0x5cf9 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ed pc:0x00ec instrmem_rd:0x0 ACTUAL: npc:0x00ed pc:0x00ec instrmem_rd:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0x5cf9 Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x00ed pc:0x00ec instrmem_rd:0x0 ACTUAL: npc:0x00ed pc:0x00ec instrmem_rd:0x0 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x7 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0xc1c0 NZP:0x0 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc1c0 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x1879 NZP:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1879 npc_out:0x0003 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1879 npc_out:0x0003 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xc1c0 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1879 psr:0x4 IR_Exec:0xc1c0 Instr_dout:0x1806 NZP:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1806 npc_out:0x0004 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1806 npc_out:0x0004 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x1 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0190 pcout:0x0190 dr:0x4 sr1:0x1 sr2:0x1 IR_Exec:0x1879 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0190 pcout:0x0190 dr:0x4 sr1:0x1 sr2:0x1 IR_Exec:0x1879 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1806 psr:0x4 IR_Exec:0x1879 Instr_dout:0x1b01 NZP:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2279.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b01 npc_out:0x0005 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b01 npc_out:0x0005 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe69 pcout:0xfe69 dr:0x4 sr1:0x0 sr2:0x6 IR_Exec:0x1806 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe69 pcout:0xfe69 dr:0x4 sr1:0x0 sr2:0x6 IR_Exec:0x1806 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0006 pc:0x0005 instrmem_rd:0x1 ACTUAL: npc:0x0006 pc:0x0005 instrmem_rd:0x1 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1b01 psr:0x1 IR_Exec:0x1806 Instr_dout:0xb2a8 NZP:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2289.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xb2a8 npc_out:0x0006 E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xb2a8 npc_out:0x0006 E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0190 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0190 VSR2:0x0197 enable_writeback_status:0x1 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b01 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x5 sr1:0x4 sr2:0x1 IR_Exec:0x1b01 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0007 pc:0x0006 instrmem_rd:0x1 ACTUAL: npc:0x0007 pc:0x0006 instrmem_rd:0x1 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xb2a8 psr:0x4 IR_Exec:0x1b01 Instr_dout:0x9e7f NZP:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9e7f npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9e7f npc_out:0x0007 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfff2 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfff2 VSR2:0x0197 enable_writeback_status:0x0 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x1 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00ad DMem_rd:0x1 DMem_din:0x0000 memout:0xee2e ACTUAL: DMem_addr:0x00ad DMem_rd:0x1 DMem_din:0x0000 memout:0xee2e 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9e7f psr:0x2 IR_Exec:0xb2a8 Instr_dout:0x54a5 NZP:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x0 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x00ad DMem_rd:0x0 DMem_din:0x0197 memout:0x6ad6 ACTUAL: DMem_addr:0x6ad6 DMem_rd:0x0 DMem_din:0x0197 memout:0x6ad6 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9e7f psr:0x2 IR_Exec:0xb2a8 Instr_dout:0x54a5 NZP:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x00ad pcout:0x00ad dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0xb2a8 NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0008 pc:0x0007 instrmem_rd:0x0 ACTUAL: npc:0x0008 pc:0x0007 instrmem_rd:0x1 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9e7f psr:0x2 IR_Exec:0xb2a8 Instr_dout:0x54a5 NZP:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x54a5 npc_out:0x0008 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x54a5 npc_out:0x0008 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0197 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0009 pc:0x0008 instrmem_rd:0x1 ACTUAL: npc:0x0009 pc:0x0008 instrmem_rd:0x1 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x54a5 psr:0x2 IR_Exec:0x9e7f Instr_dout:0x9eff NZP:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2339.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9eff npc_out:0x0009 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9eff npc_out:0x0009 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x5 IR_Exec:0x54a5 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x2 sr1:0x2 sr2:0x5 IR_Exec:0x54a5 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000a pc:0x0009 instrmem_rd:0x1 ACTUAL: npc:0x000a pc:0x0009 instrmem_rd:0x1 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9eff psr:0x4 IR_Exec:0x54a5 Instr_dout:0x3144 NZP:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2349.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x3144 npc_out:0x000a E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x3144 npc_out:0x000a E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xfe68 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xfe68 VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0197 pcout:0x0197 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0197 pcout:0x0197 dr:0x7 sr1:0x3 sr2:0x7 IR_Exec:0x9eff NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000b pc:0x000a instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x1 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x3144 psr:0x2 IR_Exec:0x9eff Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a7f npc_out:0x000b E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a7f npc_out:0x000b E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff4d pcout:0xff4d dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x3144 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff4d pcout:0xff4d dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x3144 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x1 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff4d DMem_rd:0x0 DMem_din:0x0001 memout:0x6ad6 ACTUAL: DMem_addr:0xff4d DMem_rd:0x0 DMem_din:0x0001 memout:0x6ad6 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a7f psr:0x1 IR_Exec:0x3144 Instr_dout:0x1cc4 NZP:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff4d pcout:0xff4d dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3144 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff4d pcout:0xff4d dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x3144 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000c pc:0x000b instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a7f psr:0x1 IR_Exec:0x3144 Instr_dout:0x1cc4 NZP:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1cc4 npc_out:0x000c E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1cc4 npc_out:0x000c E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x1 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000d pc:0x000c instrmem_rd:0x1 ACTUAL: npc:0x000d pc:0x000c instrmem_rd:0x1 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1cc4 psr:0x1 IR_Exec:0x9a7f Instr_dout:0x9e7f NZP:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2389.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9e7f npc_out:0x000d E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9e7f npc_out:0x000d E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe68 VSR2:0xfe69 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe68 VSR2:0xfe69 enable_writeback_status:0x1 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x6 sr1:0x3 sr2:0x4 IR_Exec:0x1cc4 NZP:0x0 M_Data:0xfe69 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x6 sr1:0x3 sr2:0x4 IR_Exec:0x1cc4 NZP:0x0 M_Data:0xfe69 enable_execute_out:0x0 
# UVM_INFO @ 2391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000e pc:0x000d instrmem_rd:0x1 ACTUAL: npc:0x000e pc:0x000d instrmem_rd:0x1 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9e7f psr:0x4 IR_Exec:0x1cc4 Instr_dout:0x63bc NZP:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2399.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x63bc npc_out:0x000e E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x63bc npc_out:0x000e E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0197 VSR2:0x0197 enable_writeback_status:0x1 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfe68 pcout:0xfe68 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0x0197 enable_execute_out:0x0 
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x000f pc:0x000e instrmem_rd:0x1 ACTUAL: npc:0x000f pc:0x000e instrmem_rd:0x1 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x63bc psr:0x4 IR_Exec:0x9e7f Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2409.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a7f npc_out:0x000f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a7f npc_out:0x000f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfccd pcout:0xfccd dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x63bc NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfccd pcout:0xfccd dr:0x1 sr1:0x6 sr2:0x0 IR_Exec:0x63bc NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x1 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x0 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfccd DMem_rd:0x1 DMem_din:0x0000 memout:0x6ad6 ACTUAL: DMem_addr:0xfccd DMem_rd:0x1 DMem_din:0x0000 memout:0x6ad6 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a7f psr:0x4 IR_Exec:0x63bc Instr_dout:0x5129 NZP:0x0 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0197 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0197 VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfccd pcout:0xfccd dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x63bc NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfccd pcout:0xfccd dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x63bc NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0010 pc:0x000f instrmem_rd:0x0 ACTUAL: npc:0x0010 pc:0x000f instrmem_rd:0x1 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a7f psr:0x4 IR_Exec:0x63bc Instr_dout:0x5129 NZP:0x0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2429.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5129 npc_out:0x0010 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5129 npc_out:0x0010 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0197 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0197 VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5f pcout:0xce5f dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5f pcout:0xce5f dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0011 pc:0x0010 instrmem_rd:0x1 ACTUAL: npc:0x0011 pc:0x0010 instrmem_rd:0x1 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5129 psr:0x1 IR_Exec:0x9a7f Instr_dout:0x9f7f NZP:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9f7f npc_out:0x0011 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9f7f npc_out:0x0011 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfe69 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfe69 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x5129 NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0009 pcout:0x0009 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x5129 NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0012 pc:0x0011 instrmem_rd:0x1 ACTUAL: npc:0x0012 pc:0x0011 instrmem_rd:0x1 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9f7f psr:0x4 IR_Exec:0x5129 Instr_dout:0x99bf NZP:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x99bf npc_out:0x0012 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x99bf npc_out:0x0012 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xce5f VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xce5f VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31a0 pcout:0x31a0 dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31a0 pcout:0x31a0 dr:0x7 sr1:0x5 sr2:0x7 IR_Exec:0x9f7f NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0013 pc:0x0012 instrmem_rd:0x1 ACTUAL: npc:0x0013 pc:0x0012 instrmem_rd:0x1 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x99bf psr:0x1 IR_Exec:0x9f7f Instr_dout:0x51c0 NZP:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2459.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51c0 npc_out:0x0013 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51c0 npc_out:0x0013 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfcd1 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfcd1 VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x99bf NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x99bf NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0014 pc:0x0013 instrmem_rd:0x1 ACTUAL: npc:0x0014 pc:0x0013 instrmem_rd:0x1 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51c0 psr:0x1 IR_Exec:0x99bf Instr_dout:0x1b7b NZP:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2469.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b7b npc_out:0x0014 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b7b npc_out:0x0014 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31a0 VSR2:0x0009 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31a0 VSR2:0x0009 enable_writeback_status:0x1 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x51c0 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x51c0 NZP:0x0 M_Data:0x0009 enable_execute_out:0x0 
# UVM_INFO @ 2471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0015 pc:0x0014 instrmem_rd:0x1 ACTUAL: npc:0x0015 pc:0x0014 instrmem_rd:0x1 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1b7b psr:0x1 IR_Exec:0x51c0 Instr_dout:0x5847 NZP:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2479.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5847 npc_out:0x0015 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5847 npc_out:0x0015 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xce5f VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xce5f VSR2:0xfe68 enable_writeback_status:0x1 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5a pcout:0xce5a dr:0x5 sr1:0x5 sr2:0x3 IR_Exec:0x1b7b NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5a pcout:0xce5a dr:0x5 sr1:0x5 sr2:0x3 IR_Exec:0x1b7b NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0016 pc:0x0015 instrmem_rd:0x1 ACTUAL: npc:0x0016 pc:0x0015 instrmem_rd:0x1 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5847 psr:0x2 IR_Exec:0x1b7b Instr_dout:0x37c1 NZP:0x0 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2489.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x37c1 npc_out:0x0016 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x37c1 npc_out:0x0016 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31a0 pcout:0x31a0 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x5847 NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31a0 pcout:0x31a0 dr:0x4 sr1:0x1 sr2:0x7 IR_Exec:0x5847 NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0017 pc:0x0016 instrmem_rd:0x1 ACTUAL: npc:0x0017 pc:0x0016 instrmem_rd:0x1 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x37c1 psr:0x4 IR_Exec:0x5847 Instr_dout:0x5700 NZP:0x0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5700 npc_out:0x0017 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5700 npc_out:0x0017 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31a0 VSR2:0xfe68 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31a0 VSR2:0xfe68 enable_writeback_status:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffd6 pcout:0xffd6 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0x37c1 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffd6 pcout:0xffd6 dr:0x0 sr1:0x7 sr2:0x3 IR_Exec:0x37c1 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0018 pc:0x0017 instrmem_rd:0x1 ACTUAL: npc:0x0018 pc:0x0017 instrmem_rd:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xffd6 DMem_rd:0x0 DMem_din:0xfe68 memout:0x31a0 ACTUAL: DMem_addr:0xffd6 DMem_rd:0x0 DMem_din:0xfe68 memout:0x31a0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5700 psr:0x1 IR_Exec:0x37c1 Instr_dout:0x5a46 NZP:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31a0 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31a0 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffd6 pcout:0xffd6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x37c1 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffd6 pcout:0xffd6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x37c1 NZP:0x0 M_Data:0xfe68 enable_execute_out:0x0 
# UVM_INFO @ 2511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0018 pc:0x0017 instrmem_rd:0x0 ACTUAL: npc:0x0018 pc:0x0017 instrmem_rd:0x1 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5700 psr:0x1 IR_Exec:0x37c1 Instr_dout:0x5a46 NZP:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5a46 npc_out:0x0018 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5a46 npc_out:0x0018 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31a0 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31a0 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x5700 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x0 IR_Exec:0x5700 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0019 pc:0x0018 instrmem_rd:0x1 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x1 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5a46 psr:0x1 IR_Exec:0x5700 Instr_dout:0x96bf NZP:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2529.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96bf npc_out:0x0019 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96bf npc_out:0x0019 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x31a0 VSR2:0xfcd1 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x31a0 VSR2:0xfcd1 enable_writeback_status:0x1 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3080 pcout:0x3080 dr:0x5 sr1:0x1 sr2:0x6 IR_Exec:0x5a46 NZP:0x0 M_Data:0xfcd1 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3080 pcout:0x3080 dr:0x5 sr1:0x1 sr2:0x6 IR_Exec:0x5a46 NZP:0x0 M_Data:0xfcd1 enable_execute_out:0x0 
# UVM_INFO @ 2531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001a pc:0x0019 instrmem_rd:0x1 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x1 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96bf psr:0x2 IR_Exec:0x5a46 Instr_dout:0x7e4e NZP:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2539.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7e4e npc_out:0x001a E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7e4e npc_out:0x001a E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001b pc:0x001a instrmem_rd:0x1 ACTUAL: npc:0x001b pc:0x001a instrmem_rd:0x1 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7e4e psr:0x1 IR_Exec:0x96bf Instr_dout:0x917f NZP:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2549.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x917f npc_out:0x001b E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x917f npc_out:0x001b E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31ae pcout:0x31ae dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7e4e NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31ae pcout:0x31ae dr:0x0 sr1:0x1 sr2:0x7 IR_Exec:0x7e4e NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001c pc:0x001b instrmem_rd:0x1 ACTUAL: npc:0x001c pc:0x001b instrmem_rd:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x31ae DMem_rd:0x0 DMem_din:0x31a0 memout:0x31a0 ACTUAL: DMem_addr:0x31ae DMem_rd:0x0 DMem_din:0x31a0 memout:0x31a0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x917f psr:0x4 IR_Exec:0x7e4e Instr_dout:0x182a NZP:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3080 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3080 VSR2:0x31a0 enable_writeback_status:0x0 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31ae pcout:0x31ae dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x7e4e NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x31ae pcout:0x31ae dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x7e4e NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001c pc:0x001b instrmem_rd:0x0 ACTUAL: npc:0x001c pc:0x001b instrmem_rd:0x1 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x917f psr:0x4 IR_Exec:0x7e4e Instr_dout:0x182a NZP:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x182a npc_out:0x001c E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x182a npc_out:0x001c E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3080 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3080 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf7f pcout:0xcf7f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf7f pcout:0xcf7f dr:0x0 sr1:0x5 sr2:0x7 IR_Exec:0x917f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001d pc:0x001c instrmem_rd:0x1 ACTUAL: npc:0x001d pc:0x001c instrmem_rd:0x1 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x182a psr:0x4 IR_Exec:0x917f Instr_dout:0x573c NZP:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x573c npc_out:0x001d E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x573c npc_out:0x001d E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf89 pcout:0xcf89 dr:0x4 sr1:0x0 sr2:0x2 IR_Exec:0x182a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf89 pcout:0xcf89 dr:0x4 sr1:0x0 sr2:0x2 IR_Exec:0x182a NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001e pc:0x001d instrmem_rd:0x1 ACTUAL: npc:0x001e pc:0x001d instrmem_rd:0x1 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x573c psr:0x4 IR_Exec:0x182a Instr_dout:0x730b NZP:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2589.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x730b npc_out:0x001e E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x730b npc_out:0x001e E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x3 sr1:0x4 sr2:0x4 IR_Exec:0x573c NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x3 sr1:0x4 sr2:0x4 IR_Exec:0x573c NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x001f pc:0x001e instrmem_rd:0x1 ACTUAL: npc:0x001f pc:0x001e instrmem_rd:0x1 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x730b psr:0x4 IR_Exec:0x573c Instr_dout:0x93ff NZP:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x93ff npc_out:0x001f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x93ff npc_out:0x001f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xcf89 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xcf89 VSR2:0x31a0 enable_writeback_status:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf94 pcout:0xcf94 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x730b NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf94 pcout:0xcf94 dr:0x0 sr1:0x4 sr2:0x1 IR_Exec:0x730b NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0020 pc:0x001f instrmem_rd:0x1 ACTUAL: npc:0x0020 pc:0x001f instrmem_rd:0x0 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xcf94 DMem_rd:0x0 DMem_din:0x31a0 memout:0x31a0 ACTUAL: DMem_addr:0xcf94 DMem_rd:0x0 DMem_din:0x31a0 memout:0x31a0 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x93ff psr:0x4 IR_Exec:0x730b Instr_dout:0x1245 NZP:0x0 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf94 pcout:0xcf94 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x730b NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf94 pcout:0xcf94 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x730b NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0020 pc:0x001f instrmem_rd:0x0 ACTUAL: npc:0x0020 pc:0x001f instrmem_rd:0x1 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x93ff psr:0x4 IR_Exec:0x730b Instr_dout:0x1245 NZP:0x0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2619.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1245 npc_out:0x0020 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1245 npc_out:0x0020 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5f pcout:0xce5f dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x93ff NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xce5f pcout:0xce5f dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x93ff NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0021 pc:0x0020 instrmem_rd:0x1 ACTUAL: npc:0x0021 pc:0x0020 instrmem_rd:0x1 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1245 psr:0x4 IR_Exec:0x93ff Instr_dout:0x51b5 NZP:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51b5 npc_out:0x0021 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51b5 npc_out:0x0021 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x31a0 VSR2:0x3080 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x31a0 VSR2:0x3080 enable_writeback_status:0x1 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfedf pcout:0xfedf dr:0x1 sr1:0x1 sr2:0x5 IR_Exec:0x1245 NZP:0x0 M_Data:0x3080 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfedf pcout:0xfedf dr:0x1 sr1:0x1 sr2:0x5 IR_Exec:0x1245 NZP:0x0 M_Data:0x3080 enable_execute_out:0x0 
# UVM_INFO @ 2631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0022 pc:0x0021 instrmem_rd:0x1 ACTUAL: npc:0x0022 pc:0x0021 instrmem_rd:0x1 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51b5 psr:0x4 IR_Exec:0x1245 Instr_dout:0x9a7f NZP:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a7f npc_out:0x0022 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a7f npc_out:0x0022 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x3080 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x3080 enable_writeback_status:0x1 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x51b5 NZP:0x0 M_Data:0x3080 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x0 sr1:0x6 sr2:0x5 IR_Exec:0x51b5 NZP:0x0 M_Data:0x3080 enable_execute_out:0x0 
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0023 pc:0x0022 instrmem_rd:0x1 ACTUAL: npc:0x0023 pc:0x0022 instrmem_rd:0x1 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a7f psr:0x4 IR_Exec:0x51b5 Instr_dout:0x993f NZP:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2649.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x993f npc_out:0x0023 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x993f npc_out:0x0023 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfedf VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfedf VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x5 sr1:0x1 sr2:0x7 IR_Exec:0x9a7f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0024 pc:0x0023 instrmem_rd:0x1 ACTUAL: npc:0x0024 pc:0x0023 instrmem_rd:0x1 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x993f psr:0x4 IR_Exec:0x9a7f Instr_dout:0x5afc NZP:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5afc npc_out:0x0024 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5afc npc_out:0x0024 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcf89 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcf89 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3076 pcout:0x3076 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3076 pcout:0x3076 dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0025 pc:0x0024 instrmem_rd:0x1 ACTUAL: npc:0x0025 pc:0x0024 instrmem_rd:0x1 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5afc psr:0x1 IR_Exec:0x993f Instr_dout:0x1605 NZP:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2669.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1605 npc_out:0x0025 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1605 npc_out:0x0025 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcf88 VSR2:0xcf89 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcf88 VSR2:0xcf89 enable_writeback_status:0x1 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x5 sr1:0x3 sr2:0x4 IR_Exec:0x5afc NZP:0x0 M_Data:0xcf89 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x5 sr1:0x3 sr2:0x4 IR_Exec:0x5afc NZP:0x0 M_Data:0xcf89 enable_execute_out:0x0 
# UVM_INFO @ 2671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0026 pc:0x0025 instrmem_rd:0x1 ACTUAL: npc:0x0026 pc:0x0025 instrmem_rd:0x1 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1605 psr:0x1 IR_Exec:0x5afc Instr_dout:0x98bf NZP:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x98bf npc_out:0x0026 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x98bf npc_out:0x0026 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcc59 pcout:0xcc59 dr:0x3 sr1:0x0 sr2:0x5 IR_Exec:0x1605 NZP:0x0 M_Data:0xcf88 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcc59 pcout:0xcc59 dr:0x3 sr1:0x0 sr2:0x5 IR_Exec:0x1605 NZP:0x0 M_Data:0xcf88 enable_execute_out:0x0 
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0027 pc:0x0026 instrmem_rd:0x1 ACTUAL: npc:0x0027 pc:0x0026 instrmem_rd:0x1 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x98bf psr:0x4 IR_Exec:0x1605 Instr_dout:0x1f3b NZP:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f3b npc_out:0x0027 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f3b npc_out:0x0027 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x4 sr1:0x2 sr2:0x7 IR_Exec:0x98bf NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0028 pc:0x0027 instrmem_rd:0x1 ACTUAL: npc:0x0028 pc:0x0027 instrmem_rd:0x1 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f3b psr:0x4 IR_Exec:0x98bf Instr_dout:0x963f NZP:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x963f npc_out:0x0028 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x963f npc_out:0x0028 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3076 VSR2:0xcc59 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3076 VSR2:0xcc59 enable_writeback_status:0x1 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x7 sr1:0x4 sr2:0x3 IR_Exec:0x1f3b NZP:0x0 M_Data:0xcc59 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x7 sr1:0x4 sr2:0x3 IR_Exec:0x1f3b NZP:0x0 M_Data:0xcc59 enable_execute_out:0x0 
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0029 pc:0x0028 instrmem_rd:0x1 ACTUAL: npc:0x0029 pc:0x0028 instrmem_rd:0x1 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x963f psr:0x4 IR_Exec:0x1f3b Instr_dout:0x1142 NZP:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1142 npc_out:0x0029 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1142 npc_out:0x0029 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x31a0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x31a0 enable_writeback_status:0x1 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0x31a0 enable_execute_out:0x0 
# UVM_INFO @ 2711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002a pc:0x0029 instrmem_rd:0x1 ACTUAL: npc:0x002a pc:0x0029 instrmem_rd:0x1 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1142 psr:0x4 IR_Exec:0x963f Instr_dout:0x36e7 NZP:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2719.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x36e7 npc_out:0x002a E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x36e7 npc_out:0x002a E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcf88 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcf88 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x1142 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcf88 pcout:0xcf88 dr:0x0 sr1:0x5 sr2:0x2 IR_Exec:0x1142 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002b pc:0x002a instrmem_rd:0x1 ACTUAL: npc:0x002b pc:0x002a instrmem_rd:0x1 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x36e7 psr:0x1 IR_Exec:0x1142 Instr_dout:0x59bf NZP:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2729.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x59bf npc_out:0x002b E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x59bf npc_out:0x002b E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x032e VSR2:0x032e enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x032e VSR2:0x032e enable_writeback_status:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0110 pcout:0x0110 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e7 NZP:0x0 M_Data:0x032e enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0110 pcout:0x0110 dr:0x0 sr1:0x3 sr2:0x3 IR_Exec:0x36e7 NZP:0x0 M_Data:0x032e enable_execute_out:0x0 
# UVM_INFO @ 2731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002c pc:0x002b instrmem_rd:0x1 ACTUAL: npc:0x002c pc:0x002b instrmem_rd:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0110 DMem_rd:0x0 DMem_din:0x032e memout:0x31a0 ACTUAL: DMem_addr:0x0110 DMem_rd:0x0 DMem_din:0x032e memout:0x31a0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x59bf psr:0x4 IR_Exec:0x36e7 Instr_dout:0x51a7 NZP:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0110 pcout:0x0110 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x36e7 NZP:0x0 M_Data:0x032e enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0110 pcout:0x0110 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x36e7 NZP:0x0 M_Data:0x032e enable_execute_out:0x0 
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002c pc:0x002b instrmem_rd:0x0 ACTUAL: npc:0x002c pc:0x002b instrmem_rd:0x1 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x59bf psr:0x4 IR_Exec:0x36e7 Instr_dout:0x51a7 NZP:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51a7 npc_out:0x002c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51a7 npc_out:0x002c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x59bf NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfcd1 pcout:0xfcd1 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0x59bf NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002d pc:0x002c instrmem_rd:0x1 ACTUAL: npc:0x002d pc:0x002c instrmem_rd:0x1 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51a7 psr:0x4 IR_Exec:0x59bf Instr_dout:0x963f NZP:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x963f npc_out:0x002d E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x963f npc_out:0x002d E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x51a7 NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x6 sr2:0x7 IR_Exec:0x51a7 NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002e pc:0x002d instrmem_rd:0x1 ACTUAL: npc:0x002e pc:0x002d instrmem_rd:0x1 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x963f psr:0x4 IR_Exec:0x51a7 Instr_dout:0xe74b NZP:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe74b npc_out:0x002e E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe74b npc_out:0x002e E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcf88 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcf88 VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x3 sr1:0x0 sr2:0x7 IR_Exec:0x963f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x002f pc:0x002e instrmem_rd:0x1 ACTUAL: npc:0x002f pc:0x002e instrmem_rd:0x1 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe74b psr:0x1 IR_Exec:0x963f Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2779.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95bf npc_out:0x002f E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95bf npc_out:0x002f E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xcf88 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xcf88 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff78 pcout:0xff78 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xe74b NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0xff78 pcout:0xff78 dr:0x3 sr1:0x5 sr2:0x0 IR_Exec:0xe74b NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0030 pc:0x002f instrmem_rd:0x1 ACTUAL: npc:0x0030 pc:0x002f instrmem_rd:0x1 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95bf psr:0x4 IR_Exec:0xe74b Instr_dout:0x94ff NZP:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2789.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94ff npc_out:0x0030 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94ff npc_out:0x0030 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0031 pc:0x0030 instrmem_rd:0x1 ACTUAL: npc:0x0031 pc:0x0030 instrmem_rd:0x1 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94ff psr:0x4 IR_Exec:0x95bf Instr_dout:0x1846 NZP:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1846 npc_out:0x0031 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1846 npc_out:0x0031 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xff78 VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xff78 VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0087 pcout:0x0087 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0087 pcout:0x0087 dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x1 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1846 psr:0x1 IR_Exec:0x94ff Instr_dout:0x0517 NZP:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0517 npc_out:0x0032 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0517 npc_out:0x0032 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfedf VSR2:0xfcd1 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfedf VSR2:0xfcd1 enable_writeback_status:0x1 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfbb0 pcout:0xfbb0 dr:0x4 sr1:0x1 sr2:0x6 IR_Exec:0x1846 NZP:0x0 M_Data:0xfcd1 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfbb0 pcout:0xfbb0 dr:0x4 sr1:0x1 sr2:0x6 IR_Exec:0x1846 NZP:0x0 M_Data:0xfcd1 enable_execute_out:0x0 
# UVM_INFO @ 2811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x0 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0517 psr:0x1 IR_Exec:0x1846 Instr_dout:0x0517 NZP:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x2 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x2 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x0 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0517 psr:0x4 IR_Exec:0x0517 Instr_dout:0x0517 NZP:0x2 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0032 pc:0x0031 instrmem_rd:0x0 ACTUAL: npc:0x0032 pc:0x0031 instrmem_rd:0x1 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0517 psr:0x4 IR_Exec:0x0517 Instr_dout:0x0517 NZP:0x0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0033 pc:0x0032 instrmem_rd:0x1 ACTUAL: npc:0x0033 pc:0x0032 instrmem_rd:0x1 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0517 psr:0x4 IR_Exec:0x0517 Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x967f npc_out:0x0033 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x967f npc_out:0x0033 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbb0 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff48 pcout:0xff48 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0517 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0034 pc:0x0033 instrmem_rd:0x1 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x1 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x967f psr:0x4 IR_Exec:0x0517 Instr_dout:0x9bff NZP:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9bff npc_out:0x0034 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9bff npc_out:0x0034 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfedf VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfedf VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0035 pc:0x0034 instrmem_rd:0x1 ACTUAL: npc:0x0035 pc:0x0034 instrmem_rd:0x1 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9bff psr:0x4 IR_Exec:0x967f Instr_dout:0x9e7f NZP:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2869.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9e7f npc_out:0x0035 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9e7f npc_out:0x0035 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffa VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffa VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x5 sr1:0x7 sr2:0x7 IR_Exec:0x9bff NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0036 pc:0x0035 instrmem_rd:0x1 ACTUAL: npc:0x0036 pc:0x0035 instrmem_rd:0x1 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9e7f psr:0x1 IR_Exec:0x9bff Instr_dout:0xaa37 NZP:0x0 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2879.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xaa37 npc_out:0x0036 E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xaa37 npc_out:0x0036 E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfedf VSR2:0xfffa enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfedf VSR2:0xfffa enable_writeback_status:0x1 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x7 sr1:0x1 sr2:0x7 IR_Exec:0x9e7f NZP:0x0 M_Data:0xfffa enable_execute_out:0x0 
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0037 pc:0x0036 instrmem_rd:0x1 ACTUAL: npc:0x0037 pc:0x0036 instrmem_rd:0x1 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xaa37 psr:0x1 IR_Exec:0x9e7f Instr_dout:0x9a3f NZP:0x0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2889.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9a3f npc_out:0x0037 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9a3f npc_out:0x0037 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x0 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x1 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x006c DMem_rd:0x1 DMem_din:0x0000 memout:0x31a0 ACTUAL: DMem_addr:0x006c DMem_rd:0x1 DMem_din:0x0000 memout:0x31a0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xaa37 Instr_dout:0x50fc NZP:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x0 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x006c DMem_rd:0x1 DMem_din:0x0000 memout:0xa047 ACTUAL: DMem_addr:0xa047 DMem_rd:0x1 DMem_din:0x0000 memout:0xa047 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xaa37 Instr_dout:0x50fc NZP:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x006c pcout:0x006c dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0xaa37 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 2911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0038 pc:0x0037 instrmem_rd:0x0 ACTUAL: npc:0x0038 pc:0x0037 instrmem_rd:0x1 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9a3f psr:0x1 IR_Exec:0xaa37 Instr_dout:0x50fc NZP:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x50fc npc_out:0x0038 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x50fc npc_out:0x0038 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0001 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x5 sr1:0x0 sr2:0x7 IR_Exec:0x9a3f NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0039 pc:0x0038 instrmem_rd:0x1 ACTUAL: npc:0x0039 pc:0x0038 instrmem_rd:0x1 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x50fc psr:0x1 IR_Exec:0x9a3f Instr_dout:0x96bf NZP:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2929.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x96bf npc_out:0x0039 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x96bf npc_out:0x0039 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0120 VSR2:0xfbb0 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0120 VSR2:0xfbb0 enable_writeback_status:0x1 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x0 sr1:0x3 sr2:0x4 IR_Exec:0x50fc NZP:0x0 M_Data:0xfbb0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0120 pcout:0x0120 dr:0x0 sr1:0x3 sr2:0x4 IR_Exec:0x50fc NZP:0x0 M_Data:0xfbb0 enable_execute_out:0x0 
# UVM_INFO @ 2931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x003a pc:0x0039 instrmem_rd:0x1 ACTUAL: npc:0x003a pc:0x0039 instrmem_rd:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x96bf psr:0x4 IR_Exec:0x50fc Instr_dout:0x0eff NZP:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2939.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0eff npc_out:0x003a E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0eff npc_out:0x003a E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0087 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0087 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff78 pcout:0xff78 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff78 pcout:0xff78 dr:0x3 sr1:0x2 sr2:0x7 IR_Exec:0x96bf NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x003a pc:0x0039 instrmem_rd:0x0 ACTUAL: npc:0x003a pc:0x0039 instrmem_rd:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0eff psr:0x1 IR_Exec:0x96bf Instr_dout:0x0eff NZP:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0120 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0120 VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x7 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x7 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x003a pc:0x0039 instrmem_rd:0x0 ACTUAL: npc:0x003a pc:0x0039 instrmem_rd:0x0 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0eff psr:0x4 IR_Exec:0x0eff Instr_dout:0x0eff NZP:0x7 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0139 pc:0x0138 instrmem_rd:0x0 ACTUAL: npc:0x0139 pc:0x0138 instrmem_rd:0x1 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0eff psr:0x4 IR_Exec:0x0eff Instr_dout:0x0eff NZP:0x0 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013a pc:0x0139 instrmem_rd:0x1 ACTUAL: npc:0x013a pc:0x0139 instrmem_rd:0x1 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0eff psr:0x4 IR_Exec:0x0eff Instr_dout:0x95bf NZP:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95bf npc_out:0x013a E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95bf npc_out:0x013a E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xff78 VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0eff NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013b pc:0x013a instrmem_rd:0x1 ACTUAL: npc:0x013b pc:0x013a instrmem_rd:0x1 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95bf psr:0x4 IR_Exec:0x0eff Instr_dout:0x133c NZP:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2989.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x133c npc_out:0x013b E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x133c npc_out:0x013b E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfcd1 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfcd1 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x032e pcout:0x032e dr:0x2 sr1:0x6 sr2:0x7 IR_Exec:0x95bf NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 2991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 2992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013c pc:0x013b instrmem_rd:0x1 ACTUAL: npc:0x013c pc:0x013b instrmem_rd:0x1 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x133c psr:0x4 IR_Exec:0x95bf Instr_dout:0x993f NZP:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2999.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x993f npc_out:0x013c E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x993f npc_out:0x013c E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfbb0 VSR2:0xfbb0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfbb0 VSR2:0xfbb0 enable_writeback_status:0x1 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfbac pcout:0xfbac dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x133c NZP:0x0 M_Data:0xfbb0 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfbac pcout:0xfbac dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x133c NZP:0x0 M_Data:0xfbb0 enable_execute_out:0x0 
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013d pc:0x013c instrmem_rd:0x1 ACTUAL: npc:0x013d pc:0x013c instrmem_rd:0x1 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x993f psr:0x1 IR_Exec:0x133c Instr_dout:0x6b78 NZP:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x6b78 npc_out:0x013d E_control:0x08 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x6b78 npc_out:0x013d E_control:0x08 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfbb0 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfbb0 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x044f pcout:0x044f dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x044f pcout:0x044f dr:0x4 sr1:0x4 sr2:0x7 IR_Exec:0x993f NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013e pc:0x013d instrmem_rd:0x1 ACTUAL: npc:0x013e pc:0x013d instrmem_rd:0x1 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x6b78 psr:0x4 IR_Exec:0x993f Instr_dout:0x5d43 NZP:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5d43 npc_out:0x013e E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5d43 npc_out:0x013e E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x6b78 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x5 sr2:0x0 IR_Exec:0x6b78 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013f pc:0x013e instrmem_rd:0x1 ACTUAL: npc:0x013f pc:0x013e instrmem_rd:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xfff6 DMem_rd:0x1 DMem_din:0x0000 memout:0x62a3 ACTUAL: DMem_addr:0xfff6 DMem_rd:0x1 DMem_din:0x0000 memout:0x62a3 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5d43 psr:0x1 IR_Exec:0x6b78 Instr_dout:0x1c00 NZP:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0xff78 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0xff78 enable_writeback_status:0x1 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x5 sr2:0x3 IR_Exec:0x6b78 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xfff6 pcout:0xfff6 dr:0x5 sr1:0x5 sr2:0x3 IR_Exec:0x6b78 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013f pc:0x013e instrmem_rd:0x0 ACTUAL: npc:0x013f pc:0x013e instrmem_rd:0x1 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x5d43 psr:0x1 IR_Exec:0x6b78 Instr_dout:0x1c00 NZP:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3039.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c00 npc_out:0x013f E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c00 npc_out:0x013f E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffe VSR2:0xff78 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfffe VSR2:0xff78 enable_writeback_status:0x1 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3510 pcout:0x3510 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x5d43 NZP:0x0 M_Data:0xff78 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3510 pcout:0x3510 dr:0x6 sr1:0x5 sr2:0x3 IR_Exec:0x5d43 NZP:0x0 M_Data:0xff78 enable_execute_out:0x0 
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0140 pc:0x013f instrmem_rd:0x1 ACTUAL: npc:0x0140 pc:0x013f instrmem_rd:0x1 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c00 psr:0x1 IR_Exec:0x5d43 Instr_dout:0x5f84 NZP:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3049.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f84 npc_out:0x0140 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f84 npc_out:0x0140 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0120 VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0120 VSR2:0x0120 enable_writeback_status:0x1 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0240 pcout:0x0240 dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x1c00 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0240 pcout:0x0240 dr:0x6 sr1:0x0 sr2:0x0 IR_Exec:0x1c00 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0141 pc:0x0140 instrmem_rd:0x1 ACTUAL: npc:0x0141 pc:0x0140 instrmem_rd:0x1 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f84 psr:0x1 IR_Exec:0x1c00 Instr_dout:0x7138 NZP:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x7138 npc_out:0x0141 E_control:0x08 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x7138 npc_out:0x0141 E_control:0x08 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3510 VSR2:0x044f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3510 VSR2:0x044f enable_writeback_status:0x1 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0040 pcout:0x0040 dr:0x7 sr1:0x6 sr2:0x4 IR_Exec:0x5f84 NZP:0x0 M_Data:0x044f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0040 pcout:0x0040 dr:0x7 sr1:0x6 sr2:0x4 IR_Exec:0x5f84 NZP:0x0 M_Data:0x044f enable_execute_out:0x0 
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0142 pc:0x0141 instrmem_rd:0x1 ACTUAL: npc:0x0142 pc:0x0141 instrmem_rd:0x1 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x7138 psr:0x1 IR_Exec:0x5f84 Instr_dout:0x14b3 NZP:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x14b3 npc_out:0x0142 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x14b3 npc_out:0x0142 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x044f VSR2:0x0120 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x044f VSR2:0x0120 enable_writeback_status:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0447 pcout:0x0447 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x7138 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0447 pcout:0x0447 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x7138 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0143 pc:0x0142 instrmem_rd:0x1 ACTUAL: npc:0x0143 pc:0x0142 instrmem_rd:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0447 DMem_rd:0x0 DMem_din:0x0120 memout:0x3592 ACTUAL: DMem_addr:0x0447 DMem_rd:0x0 DMem_din:0x0120 memout:0x3592 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x14b3 psr:0x1 IR_Exec:0x7138 Instr_dout:0x18b1 NZP:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x032e VSR2:0xff78 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x032e VSR2:0xff78 enable_writeback_status:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0447 pcout:0x0447 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x7138 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0447 pcout:0x0447 dr:0x0 sr1:0x2 sr2:0x3 IR_Exec:0x7138 NZP:0x0 M_Data:0x0120 enable_execute_out:0x0 
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0143 pc:0x0142 instrmem_rd:0x0 ACTUAL: npc:0x0143 pc:0x0142 instrmem_rd:0x1 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x14b3 psr:0x1 IR_Exec:0x7138 Instr_dout:0x18b1 NZP:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x18b1 npc_out:0x0143 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x18b1 npc_out:0x0143 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x032e VSR2:0xff78 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x032e VSR2:0xff78 enable_writeback_status:0x1 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0321 pcout:0x0321 dr:0x2 sr1:0x2 sr2:0x3 IR_Exec:0x14b3 NZP:0x0 M_Data:0xff78 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0321 pcout:0x0321 dr:0x2 sr1:0x2 sr2:0x3 IR_Exec:0x14b3 NZP:0x0 M_Data:0xff78 enable_execute_out:0x0 
# UVM_INFO @ 3091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0144 pc:0x0143 instrmem_rd:0x1 ACTUAL: npc:0x0144 pc:0x0143 instrmem_rd:0x1 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x18b1 psr:0x1 IR_Exec:0x14b3 Instr_dout:0x17e4 NZP:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x17e4 npc_out:0x0144 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x17e4 npc_out:0x0144 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x032e VSR2:0xfbac enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x032e VSR2:0xfbac enable_writeback_status:0x1 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0312 pcout:0x0312 dr:0x4 sr1:0x2 sr2:0x1 IR_Exec:0x18b1 NZP:0x0 M_Data:0xfbac enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0312 pcout:0x0312 dr:0x4 sr1:0x2 sr2:0x1 IR_Exec:0x18b1 NZP:0x0 M_Data:0xfbac enable_execute_out:0x0 
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0145 pc:0x0144 instrmem_rd:0x1 ACTUAL: npc:0x0145 pc:0x0144 instrmem_rd:0x1 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x17e4 psr:0x1 IR_Exec:0x18b1 Instr_dout:0x57c6 NZP:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3109.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x57c6 npc_out:0x0145 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x57c6 npc_out:0x0145 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x044f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x044f enable_writeback_status:0x1 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0044 pcout:0x0044 dr:0x3 sr1:0x7 sr2:0x4 IR_Exec:0x17e4 NZP:0x0 M_Data:0x044f enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0044 pcout:0x0044 dr:0x3 sr1:0x7 sr2:0x4 IR_Exec:0x17e4 NZP:0x0 M_Data:0x044f enable_execute_out:0x0 
# UVM_INFO @ 3111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0146 pc:0x0145 instrmem_rd:0x1 ACTUAL: npc:0x0146 pc:0x0145 instrmem_rd:0x1 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x57c6 psr:0x1 IR_Exec:0x17e4 Instr_dout:0x13ea NZP:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3119.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x13ea npc_out:0x0146 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x13ea npc_out:0x0146 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x0240 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x0240 enable_writeback_status:0x1 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0040 pcout:0x0040 dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x57c6 NZP:0x0 M_Data:0x0240 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0040 pcout:0x0040 dr:0x3 sr1:0x7 sr2:0x6 IR_Exec:0x57c6 NZP:0x0 M_Data:0x0240 enable_execute_out:0x0 
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0147 pc:0x0146 instrmem_rd:0x1 ACTUAL: npc:0x0147 pc:0x0146 instrmem_rd:0x1 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x13ea psr:0x1 IR_Exec:0x57c6 Instr_dout:0x1182 NZP:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3129.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1182 npc_out:0x0147 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1182 npc_out:0x0147 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x0321 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x0321 enable_writeback_status:0x1 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x004a pcout:0x004a dr:0x1 sr1:0x7 sr2:0x2 IR_Exec:0x13ea NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x004a pcout:0x004a dr:0x1 sr1:0x7 sr2:0x2 IR_Exec:0x13ea NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 
# UVM_INFO @ 3131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0148 pc:0x0147 instrmem_rd:0x1 ACTUAL: npc:0x0148 pc:0x0147 instrmem_rd:0x1 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1182 psr:0x1 IR_Exec:0x13ea Instr_dout:0x1dc6 NZP:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3139.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1dc6 npc_out:0x0148 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1dc6 npc_out:0x0148 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0240 VSR2:0x0321 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0240 VSR2:0x0321 enable_writeback_status:0x1 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0561 pcout:0x0561 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0x1182 NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0561 pcout:0x0561 dr:0x0 sr1:0x6 sr2:0x2 IR_Exec:0x1182 NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0149 pc:0x0148 instrmem_rd:0x1 ACTUAL: npc:0x0149 pc:0x0148 instrmem_rd:0x1 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1dc6 psr:0x1 IR_Exec:0x1182 Instr_dout:0x9fff NZP:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9fff npc_out:0x0149 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9fff npc_out:0x0149 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x0240 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x0240 enable_writeback_status:0x1 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0280 pcout:0x0280 dr:0x6 sr1:0x7 sr2:0x6 IR_Exec:0x1dc6 NZP:0x0 M_Data:0x0240 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0280 pcout:0x0280 dr:0x6 sr1:0x7 sr2:0x6 IR_Exec:0x1dc6 NZP:0x0 M_Data:0x0240 enable_execute_out:0x0 
# UVM_INFO @ 3151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014a pc:0x0149 instrmem_rd:0x1 ACTUAL: npc:0x014a pc:0x0149 instrmem_rd:0x1 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9fff psr:0x1 IR_Exec:0x1dc6 Instr_dout:0x5304 NZP:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5304 npc_out:0x014a E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5304 npc_out:0x014a E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x0040 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x0040 enable_writeback_status:0x1 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x9fff NZP:0x0 M_Data:0x0040 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x9fff NZP:0x0 M_Data:0x0040 enable_execute_out:0x0 
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014b pc:0x014a instrmem_rd:0x1 ACTUAL: npc:0x014b pc:0x014a instrmem_rd:0x1 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5304 psr:0x1 IR_Exec:0x9fff Instr_dout:0x1f73 NZP:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f73 npc_out:0x014b E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f73 npc_out:0x014b E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0312 VSR2:0x0312 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0312 VSR2:0x0312 enable_writeback_status:0x1 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0312 pcout:0x0312 dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x5304 NZP:0x0 M_Data:0x0312 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0312 pcout:0x0312 dr:0x1 sr1:0x4 sr2:0x4 IR_Exec:0x5304 NZP:0x0 M_Data:0x0312 enable_execute_out:0x0 
# UVM_INFO @ 3171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014c pc:0x014b instrmem_rd:0x1 ACTUAL: npc:0x014c pc:0x014b instrmem_rd:0x1 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f73 psr:0x4 IR_Exec:0x5304 Instr_dout:0x5de7 NZP:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5de7 npc_out:0x014c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5de7 npc_out:0x014c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3592 VSR2:0x0040 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3592 VSR2:0x0040 enable_writeback_status:0x1 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3585 pcout:0x3585 dr:0x7 sr1:0x5 sr2:0x3 IR_Exec:0x1f73 NZP:0x0 M_Data:0x0040 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3585 pcout:0x3585 dr:0x7 sr1:0x5 sr2:0x3 IR_Exec:0x1f73 NZP:0x0 M_Data:0x0040 enable_execute_out:0x0 
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014d pc:0x014c instrmem_rd:0x1 ACTUAL: npc:0x014d pc:0x014c instrmem_rd:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5de7 psr:0x1 IR_Exec:0x1f73 Instr_dout:0x03ec NZP:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3189.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x03ec npc_out:0x014d E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x03ec npc_out:0x014d E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffbf VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffbf VSR2:0xffbf enable_writeback_status:0x1 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5de7 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0005 pcout:0x0005 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x5de7 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014d pc:0x014c instrmem_rd:0x0 ACTUAL: npc:0x014d pc:0x014c instrmem_rd:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x03ec psr:0x1 IR_Exec:0x5de7 Instr_dout:0x03ec NZP:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x1 M_Data:0x0561 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x1 M_Data:0x0561 enable_execute_out:0x0 
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x014d pc:0x014c instrmem_rd:0x0 ACTUAL: npc:0x014d pc:0x014c instrmem_rd:0x0 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x03ec psr:0x1 IR_Exec:0x03ec Instr_dout:0x03ec NZP:0x1 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 
# UVM_INFO @ 3211.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3212.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0139 pc:0x0138 instrmem_rd:0x0 ACTUAL: npc:0x0139 pc:0x0138 instrmem_rd:0x1 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x03ec psr:0x1 IR_Exec:0x03ec Instr_dout:0x03ec NZP:0x0 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3219.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013a pc:0x0139 instrmem_rd:0x1 ACTUAL: npc:0x013a pc:0x0139 instrmem_rd:0x1 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x03ec psr:0x1 IR_Exec:0x03ec Instr_dout:0x9aff NZP:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3229.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9aff npc_out:0x013a E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9aff npc_out:0x013a E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x0561 enable_writeback_status:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0138 pcout:0x0138 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ec NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 
# UVM_INFO @ 3231.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3232.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013b pc:0x013a instrmem_rd:0x1 ACTUAL: npc:0x013b pc:0x013a instrmem_rd:0x1 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9aff psr:0x1 IR_Exec:0x03ec Instr_dout:0x5180 NZP:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3239.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5180 npc_out:0x013b E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5180 npc_out:0x013b E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0040 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0040 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013c pc:0x013b instrmem_rd:0x1 ACTUAL: npc:0x013c pc:0x013b instrmem_rd:0x1 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5180 psr:0x1 IR_Exec:0x9aff Instr_dout:0x50a1 NZP:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3249.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x50a1 npc_out:0x013c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x50a1 npc_out:0x013c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0005 VSR2:0x0561 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0005 VSR2:0x0561 enable_writeback_status:0x1 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x5180 NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x5180 NZP:0x0 M_Data:0x0561 enable_execute_out:0x0 
# UVM_INFO @ 3251.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3252.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013d pc:0x013c instrmem_rd:0x1 ACTUAL: npc:0x013d pc:0x013c instrmem_rd:0x1 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x50a1 psr:0x4 IR_Exec:0x5180 Instr_dout:0xa846 NZP:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3259.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xa846 npc_out:0x013d E_control:0x06 W_control:0x1 Mem_control:0x1 ACTUAL: IR:0xa846 npc_out:0x013d E_control:0x06 W_control:0x1 Mem_control:0x1 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0321 VSR2:0x0312 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0321 VSR2:0x0312 enable_writeback_status:0x1 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x50a1 NZP:0x0 M_Data:0x0312 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0001 pcout:0x0001 dr:0x0 sr1:0x2 sr2:0x1 IR_Exec:0x50a1 NZP:0x0 M_Data:0x0312 enable_execute_out:0x0 
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013e pc:0x013d instrmem_rd:0x1 ACTUAL: npc:0x013e pc:0x013d instrmem_rd:0x1 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xa846 psr:0x1 IR_Exec:0x50a1 Instr_dout:0x9dbf NZP:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3269.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9dbf npc_out:0x013e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9dbf npc_out:0x013e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0312 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0312 VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x1 sr2:0x0 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3271.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3272.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013f pc:0x013e instrmem_rd:0x1 ACTUAL: npc:0x013f pc:0x013e instrmem_rd:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0182 DMem_rd:0x1 DMem_din:0x0000 memout:0x3592 ACTUAL: DMem_addr:0x0182 DMem_rd:0x1 DMem_din:0x0000 memout:0x3592 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9dbf psr:0x1 IR_Exec:0xa846 Instr_dout:0x1db8 NZP:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3279.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x0 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013f pc:0x013e instrmem_rd:0x0 ACTUAL: npc:0x013f pc:0x013e instrmem_rd:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0182 DMem_rd:0x1 DMem_din:0x0000 memout:0x1c28 ACTUAL: DMem_addr:0x1c28 DMem_rd:0x1 DMem_din:0x0000 memout:0x1c28 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9dbf psr:0x1 IR_Exec:0xa846 Instr_dout:0x1db8 NZP:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3289.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x1 aluout:0x0182 pcout:0x0182 dr:0x4 sr1:0x6 sr2:0x7 IR_Exec:0xa846 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3291.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3292.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x013f pc:0x013e instrmem_rd:0x0 ACTUAL: npc:0x013f pc:0x013e instrmem_rd:0x1 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x9dbf psr:0x1 IR_Exec:0xa846 Instr_dout:0x1db8 NZP:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3299.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1db8 npc_out:0x013f E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1db8 npc_out:0x013f E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0005 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffa pcout:0xfffa dr:0x6 sr1:0x6 sr2:0x7 IR_Exec:0x9dbf NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0140 pc:0x013f instrmem_rd:0x1 ACTUAL: npc:0x0140 pc:0x013f instrmem_rd:0x1 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1db8 psr:0x4 IR_Exec:0x9dbf Instr_dout:0x1247 NZP:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3309.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1247 npc_out:0x0140 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1247 npc_out:0x0140 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0005 VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0005 VSR2:0x0001 enable_writeback_status:0x1 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x1db8 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x6 sr1:0x6 sr2:0x0 IR_Exec:0x1db8 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3311.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3312.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0141 pc:0x0140 instrmem_rd:0x1 ACTUAL: npc:0x0141 pc:0x0140 instrmem_rd:0x1 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1247 psr:0x4 IR_Exec:0x1db8 Instr_dout:0xbab6 NZP:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3319.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xbab6 npc_out:0x0141 E_control:0x06 W_control:0x0 Mem_control:0x1 ACTUAL: IR:0xbab6 npc_out:0x0141 E_control:0x06 W_control:0x0 Mem_control:0x1 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0312 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0312 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3897 pcout:0x3897 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x1247 NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3897 pcout:0x3897 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x1247 NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0142 pc:0x0141 instrmem_rd:0x1 ACTUAL: npc:0x0142 pc:0x0141 instrmem_rd:0x1 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xf54b 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xbab6 psr:0x4 IR_Exec:0x1247 Instr_dout:0x93ff NZP:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3329.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x93ff npc_out:0x0142 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x93ff npc_out:0x0142 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0321 VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0321 VSR2:0xffbf enable_writeback_status:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x2 sr2:0x5 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3331.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3332.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0143 pc:0x0142 instrmem_rd:0x1 ACTUAL: npc:0x0143 pc:0x0142 instrmem_rd:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x01f6 DMem_rd:0x1 DMem_din:0x0000 memout:0xf54b ACTUAL: DMem_addr:0x01f6 DMem_rd:0x1 DMem_din:0x0000 memout:0xf54b 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x93ff psr:0x1 IR_Exec:0xbab6 Instr_dout:0x9fff NZP:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3339.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0143 pc:0x0142 instrmem_rd:0x0 ACTUAL: npc:0x0143 pc:0x0142 instrmem_rd:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x01f6 DMem_rd:0x0 DMem_din:0xffbf memout:0xdfd4 ACTUAL: DMem_addr:0xdfd4 DMem_rd:0x0 DMem_din:0xffbf memout:0xdfd4 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x93ff psr:0x1 IR_Exec:0xbab6 Instr_dout:0x9fff NZP:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3349.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x1 aluout:0x01f6 pcout:0x01f6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0xbab6 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3351.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3352.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0143 pc:0x0142 instrmem_rd:0x0 ACTUAL: npc:0x0143 pc:0x0142 instrmem_rd:0x1 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x93ff psr:0x1 IR_Exec:0xbab6 Instr_dout:0x9fff NZP:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3359.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9fff npc_out:0x0143 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9fff npc_out:0x0143 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x93ff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x1 sr1:0x7 sr2:0x7 IR_Exec:0x93ff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0144 pc:0x0143 instrmem_rd:0x1 ACTUAL: npc:0x0144 pc:0x0143 instrmem_rd:0x1 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9fff psr:0x1 IR_Exec:0x93ff Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3369.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x983f npc_out:0x0144 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x983f npc_out:0x0144 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3585 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x9fff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x7 sr1:0x7 sr2:0x7 IR_Exec:0x9fff NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3371.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3372.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0145 pc:0x0144 instrmem_rd:0x1 ACTUAL: npc:0x0145 pc:0x0144 instrmem_rd:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x983f psr:0x4 IR_Exec:0x9fff Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3379.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc140 npc_out:0x0145 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc140 npc_out:0x0145 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0001 VSR2:0x3585 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0001 VSR2:0x3585 enable_writeback_status:0x1 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffe pcout:0xfffe dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0x3585 enable_execute_out:0x0 
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0145 pc:0x0144 instrmem_rd:0x0 ACTUAL: npc:0x0145 pc:0x0144 instrmem_rd:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x4 IR_Exec:0x983f Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3389.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x7 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3391.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3392.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0145 pc:0x0144 instrmem_rd:0x0 ACTUAL: npc:0x0145 pc:0x0144 instrmem_rd:0x0 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x4 IR_Exec:0xc140 Instr_dout:0xc140 NZP:0x7 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3399.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc0 pc:0xffbf instrmem_rd:0x0 ACTUAL: npc:0xffc0 pc:0xffbf instrmem_rd:0x1 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x4 IR_Exec:0xc140 Instr_dout:0xc140 NZP:0x0 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3409.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3411.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3412.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc1 pc:0xffc0 instrmem_rd:0x1 ACTUAL: npc:0xffc1 pc:0xffc0 instrmem_rd:0x1 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc140 psr:0x4 IR_Exec:0xc140 Instr_dout:0x1f34 NZP:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3419.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f34 npc_out:0xffc1 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f34 npc_out:0xffc1 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffbf VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0xc140 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc2 pc:0xffc1 instrmem_rd:0x1 ACTUAL: npc:0xffc2 pc:0xffc1 instrmem_rd:0x1 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f34 psr:0x4 IR_Exec:0xc140 Instr_dout:0x1c87 NZP:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3429.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1c87 npc_out:0xffc2 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1c87 npc_out:0xffc2 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfffe VSR2:0xfffe enable_writeback_status:0x1 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x7 sr1:0x4 sr2:0x4 IR_Exec:0x1f34 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfff2 pcout:0xfff2 dr:0x7 sr1:0x4 sr2:0x4 IR_Exec:0x1f34 NZP:0x0 M_Data:0xfffe enable_execute_out:0x0 
# UVM_INFO @ 3431.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3432.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc3 pc:0xffc2 instrmem_rd:0x1 ACTUAL: npc:0xffc3 pc:0xffc2 instrmem_rd:0x1 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1c87 psr:0x4 IR_Exec:0x1f34 Instr_dout:0x51ee NZP:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3439.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x51ee npc_out:0xffc3 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x51ee npc_out:0xffc3 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0321 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0321 VSR2:0xca7a enable_writeback_status:0x1 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0313 pcout:0x0313 dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x1c87 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0313 pcout:0x0313 dr:0x6 sr1:0x2 sr2:0x7 IR_Exec:0x1c87 NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc4 pc:0xffc3 instrmem_rd:0x1 ACTUAL: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x51ee psr:0x4 IR_Exec:0x1c87 Instr_dout:0x0852 NZP:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3449.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0852 npc_out:0xffc4 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0852 npc_out:0xffc4 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xfff2 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x51ee NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0002 pcout:0x0002 dr:0x0 sr1:0x7 sr2:0x6 IR_Exec:0x51ee NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3451.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3452.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 ACTUAL: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0852 psr:0x1 IR_Exec:0x51ee Instr_dout:0x0852 NZP:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3459.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca7a VSR2:0x0001 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca7a VSR2:0x0001 enable_writeback_status:0x0 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x4 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x4 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 ACTUAL: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0852 psr:0x1 IR_Exec:0x0852 Instr_dout:0x0852 NZP:0x4 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3469.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3471.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3472.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc4 pc:0xffc3 instrmem_rd:0x0 ACTUAL: npc:0xffc4 pc:0xffc3 instrmem_rd:0x1 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0852 psr:0x1 IR_Exec:0x0852 Instr_dout:0x0852 NZP:0x0 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3479.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc5 pc:0xffc4 instrmem_rd:0x1 ACTUAL: npc:0xffc5 pc:0xffc4 instrmem_rd:0x1 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0852 psr:0x1 IR_Exec:0x0852 Instr_dout:0x983f NZP:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3489.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x983f npc_out:0xffc5 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x983f npc_out:0xffc5 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca7a VSR2:0x0002 enable_writeback_status:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0015 pcout:0x0015 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0852 NZP:0x0 M_Data:0x0001 enable_execute_out:0x0 
# UVM_INFO @ 3491.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3492.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc6 pc:0xffc5 instrmem_rd:0x1 ACTUAL: npc:0xffc6 pc:0xffc5 instrmem_rd:0x1 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x983f psr:0x1 IR_Exec:0x0852 Instr_dout:0x5041 NZP:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3499.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5041 npc_out:0xffc6 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5041 npc_out:0xffc6 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0002 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0002 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfffd pcout:0xfffd dr:0x4 sr1:0x0 sr2:0x7 IR_Exec:0x983f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc7 pc:0xffc6 instrmem_rd:0x1 ACTUAL: npc:0xffc7 pc:0xffc6 instrmem_rd:0x1 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5041 psr:0x1 IR_Exec:0x983f Instr_dout:0x18c1 NZP:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3509.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x18c1 npc_out:0xffc7 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x18c1 npc_out:0xffc7 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca7a VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca7a VSR2:0xca7a enable_writeback_status:0x1 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5041 NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca7a pcout:0xca7a dr:0x0 sr1:0x1 sr2:0x1 IR_Exec:0x5041 NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3511.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3512.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc8 pc:0xffc7 instrmem_rd:0x1 ACTUAL: npc:0xffc8 pc:0xffc7 instrmem_rd:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x18c1 psr:0x4 IR_Exec:0x5041 Instr_dout:0x0bbf NZP:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3519.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x0bbf npc_out:0xffc8 E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x0bbf npc_out:0xffc8 E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0040 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0040 VSR2:0xca7a enable_writeback_status:0x1 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcaba pcout:0xcaba dr:0x4 sr1:0x3 sr2:0x1 IR_Exec:0x18c1 NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcaba pcout:0xcaba dr:0x4 sr1:0x3 sr2:0x1 IR_Exec:0x18c1 NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc8 pc:0xffc7 instrmem_rd:0x0 ACTUAL: npc:0xffc8 pc:0xffc7 instrmem_rd:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0bbf psr:0x4 IR_Exec:0x18c1 Instr_dout:0x0bbf NZP:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3529.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x5 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x5 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3531.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3532.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xffc8 pc:0xffc7 instrmem_rd:0x0 ACTUAL: npc:0xffc8 pc:0xffc7 instrmem_rd:0x0 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0bbf psr:0x4 IR_Exec:0x0bbf Instr_dout:0x0bbf NZP:0x5 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3539.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff87 pc:0xff86 instrmem_rd:0x0 ACTUAL: npc:0xff87 pc:0xff86 instrmem_rd:0x1 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0bbf psr:0x4 IR_Exec:0x0bbf Instr_dout:0x0bbf NZP:0x0 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3549.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3551.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3552.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff88 pc:0xff87 instrmem_rd:0x1 ACTUAL: npc:0xff88 pc:0xff87 instrmem_rd:0x1 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x0bbf psr:0x4 IR_Exec:0x0bbf Instr_dout:0x90ff NZP:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3559.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x90ff npc_out:0xff88 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x90ff npc_out:0xff88 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0313 VSR2:0xca7a enable_writeback_status:0x0 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xff86 pcout:0xff86 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbf NZP:0x0 M_Data:0xca7a enable_execute_out:0x0 
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff89 pc:0xff88 instrmem_rd:0x1 ACTUAL: npc:0xff89 pc:0xff88 instrmem_rd:0x1 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x90ff psr:0x4 IR_Exec:0x0bbf Instr_dout:0x9b3f NZP:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3569.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9b3f npc_out:0xff89 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9b3f npc_out:0xff89 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0040 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0040 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x0 sr1:0x3 sr2:0x7 IR_Exec:0x90ff NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3571.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3572.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8a pc:0xff89 instrmem_rd:0x1 ACTUAL: npc:0xff8a pc:0xff89 instrmem_rd:0x1 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9b3f psr:0x4 IR_Exec:0x90ff Instr_dout:0x14bf NZP:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3579.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x14bf npc_out:0xff8a E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x14bf npc_out:0xff8a E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xcaba VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xcaba VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3545 pcout:0x3545 dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3545 pcout:0x3545 dr:0x5 sr1:0x4 sr2:0x7 IR_Exec:0x9b3f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8b pc:0xff8a instrmem_rd:0x1 ACTUAL: npc:0xff8b pc:0xff8a instrmem_rd:0x1 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x14bf psr:0x4 IR_Exec:0x9b3f Instr_dout:0x537a NZP:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3589.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x537a npc_out:0xff8b E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x537a npc_out:0xff8b E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0321 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0321 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x14bf NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x2 sr1:0x2 sr2:0x7 IR_Exec:0x14bf NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3591.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3592.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8c pc:0xff8b instrmem_rd:0x1 ACTUAL: npc:0xff8c pc:0xff8b instrmem_rd:0x1 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x537a psr:0x1 IR_Exec:0x14bf Instr_dout:0x1d00 NZP:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3599.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1d00 npc_out:0xff8c E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1d00 npc_out:0xff8c E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3545 VSR2:0x0321 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3545 VSR2:0x0321 enable_writeback_status:0x1 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3540 pcout:0x3540 dr:0x1 sr1:0x5 sr2:0x2 IR_Exec:0x537a NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3540 pcout:0x3540 dr:0x1 sr1:0x5 sr2:0x2 IR_Exec:0x537a NZP:0x0 M_Data:0x0321 enable_execute_out:0x0 
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8d pc:0xff8c instrmem_rd:0x1 ACTUAL: npc:0xff8d pc:0xff8c instrmem_rd:0x1 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1d00 psr:0x1 IR_Exec:0x537a Instr_dout:0x9aff NZP:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3609.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9aff npc_out:0xff8d E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9aff npc_out:0xff8d E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcaba VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcaba VSR2:0xffbf enable_writeback_status:0x1 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca79 pcout:0xca79 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x1d00 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca79 pcout:0xca79 dr:0x6 sr1:0x4 sr2:0x0 IR_Exec:0x1d00 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3611.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3612.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8e pc:0xff8d instrmem_rd:0x1 ACTUAL: npc:0xff8e pc:0xff8d instrmem_rd:0x1 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9aff psr:0x1 IR_Exec:0x1d00 Instr_dout:0x967f NZP:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3619.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x967f npc_out:0xff8e E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x967f npc_out:0xff8e E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0040 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0040 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffbf pcout:0xffbf dr:0x5 sr1:0x3 sr2:0x7 IR_Exec:0x9aff NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff8f pc:0xff8e instrmem_rd:0x1 ACTUAL: npc:0xff8f pc:0xff8e instrmem_rd:0x1 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x967f psr:0x4 IR_Exec:0x9aff Instr_dout:0x2f86 NZP:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3629.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x2f86 npc_out:0xff8f E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x2f86 npc_out:0xff8f E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x3540 VSR2:0xfff2 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x3540 VSR2:0xfff2 enable_writeback_status:0x1 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcabf pcout:0xcabf dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcabf pcout:0xcabf dr:0x3 sr1:0x1 sr2:0x7 IR_Exec:0x967f NZP:0x0 M_Data:0xfff2 enable_execute_out:0x0 
# UVM_INFO @ 3631.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3632.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff90 pc:0xff8f instrmem_rd:0x1 ACTUAL: npc:0xff90 pc:0xff8f instrmem_rd:0x1 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x2f86 psr:0x4 IR_Exec:0x967f Instr_dout:0x11ec NZP:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3639.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x11ec npc_out:0xff90 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x11ec npc_out:0xff90 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca79 VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca79 VSR2:0xffbf enable_writeback_status:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff14 pcout:0xff14 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x2f86 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff14 pcout:0xff14 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0x2f86 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff91 pc:0xff90 instrmem_rd:0x1 ACTUAL: npc:0xff91 pc:0xff90 instrmem_rd:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff14 DMem_rd:0x1 DMem_din:0x0000 memout:0xdfd4 ACTUAL: DMem_addr:0xff14 DMem_rd:0x1 DMem_din:0x0000 memout:0xdfd4 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x11ec psr:0x4 IR_Exec:0x2f86 Instr_dout:0x17c5 NZP:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3649.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0xcaba enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0xcaba enable_writeback_status:0x1 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff14 pcout:0xff14 dr:0x7 sr1:0x7 sr2:0x4 IR_Exec:0x2f86 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff14 pcout:0xff14 dr:0x7 sr1:0x7 sr2:0x4 IR_Exec:0x2f86 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3651.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3652.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff91 pc:0xff90 instrmem_rd:0x0 ACTUAL: npc:0xff91 pc:0xff90 instrmem_rd:0x1 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x11ec psr:0x4 IR_Exec:0x2f86 Instr_dout:0x17c5 NZP:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x1 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3659.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x17c5 npc_out:0xff91 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x17c5 npc_out:0xff91 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfff2 VSR2:0xcaba enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfff2 VSR2:0xcaba enable_writeback_status:0x1 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaf pcout:0xdfaf dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x11ec NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaf pcout:0xdfaf dr:0x0 sr1:0x7 sr2:0x4 IR_Exec:0x11ec NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff92 pc:0xff91 instrmem_rd:0x1 ACTUAL: npc:0xff92 pc:0xff91 instrmem_rd:0x1 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x17c5 psr:0x4 IR_Exec:0x11ec Instr_dout:0x5e00 NZP:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3669.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5e00 npc_out:0xff92 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5e00 npc_out:0xff92 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdfa3 VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdfa3 VSR2:0xffbf enable_writeback_status:0x1 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdf62 pcout:0xdf62 dr:0x3 sr1:0x7 sr2:0x5 IR_Exec:0x17c5 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdf62 pcout:0xdf62 dr:0x3 sr1:0x7 sr2:0x5 IR_Exec:0x17c5 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3671.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3672.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff93 pc:0xff92 instrmem_rd:0x1 ACTUAL: npc:0xff93 pc:0xff92 instrmem_rd:0x1 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5e00 psr:0x4 IR_Exec:0x17c5 Instr_dout:0xe6c1 NZP:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3679.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xe6c1 npc_out:0xff93 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xe6c1 npc_out:0xff93 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdfaf VSR2:0xdfaf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdfaf VSR2:0xdfaf enable_writeback_status:0x1 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaf pcout:0xdfaf dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x5e00 NZP:0x0 M_Data:0xdfaf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xdfaf pcout:0xdfaf dr:0x7 sr1:0x0 sr2:0x0 IR_Exec:0x5e00 NZP:0x0 M_Data:0xdfaf enable_execute_out:0x0 
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff94 pc:0xff93 instrmem_rd:0x1 ACTUAL: npc:0xff94 pc:0xff93 instrmem_rd:0x1 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xe6c1 psr:0x4 IR_Exec:0x5e00 Instr_dout:0x1f7a NZP:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3689.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1f7a npc_out:0xff94 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1f7a npc_out:0xff94 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xdf62 VSR2:0xdfaf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xdf62 VSR2:0xdfaf enable_writeback_status:0x1 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0053 pcout:0x0053 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0xe6c1 NZP:0x0 M_Data:0xdfaf enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x0053 pcout:0x0053 dr:0x3 sr1:0x3 sr2:0x0 IR_Exec:0xe6c1 NZP:0x0 M_Data:0xdfaf enable_execute_out:0x0 
# UVM_INFO @ 3691.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3692.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff95 pc:0xff94 instrmem_rd:0x1 ACTUAL: npc:0xff95 pc:0xff94 instrmem_rd:0x1 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1f7a psr:0x4 IR_Exec:0xe6c1 Instr_dout:0x5f85 NZP:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3699.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5f85 npc_out:0xff95 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5f85 npc_out:0xff95 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffbf VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xffbf VSR2:0x0320 enable_writeback_status:0x1 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffb9 pcout:0xffb9 dr:0x7 sr1:0x5 sr2:0x2 IR_Exec:0x1f7a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffb9 pcout:0xffb9 dr:0x7 sr1:0x5 sr2:0x2 IR_Exec:0x1f7a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff96 pc:0xff95 instrmem_rd:0x1 ACTUAL: npc:0xff96 pc:0xff95 instrmem_rd:0x1 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5f85 psr:0x1 IR_Exec:0x1f7a Instr_dout:0x91ff NZP:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3709.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x91ff npc_out:0xff96 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x91ff npc_out:0xff96 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca79 VSR2:0xffbf enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca79 VSR2:0xffbf enable_writeback_status:0x1 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca39 pcout:0xca39 dr:0x7 sr1:0x6 sr2:0x5 IR_Exec:0x5f85 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca39 pcout:0xca39 dr:0x7 sr1:0x6 sr2:0x5 IR_Exec:0x5f85 NZP:0x0 M_Data:0xffbf enable_execute_out:0x0 
# UVM_INFO @ 3711.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3712.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff97 pc:0xff96 instrmem_rd:0x1 ACTUAL: npc:0xff97 pc:0xff96 instrmem_rd:0x1 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x91ff psr:0x4 IR_Exec:0x5f85 Instr_dout:0x1a2c NZP:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3719.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1a2c npc_out:0xff97 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1a2c npc_out:0xff97 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xffb9 VSR2:0xffb9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xffb9 VSR2:0xffb9 enable_writeback_status:0x1 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x35c6 pcout:0x35c6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x91ff NZP:0x0 M_Data:0xffb9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x35c6 pcout:0x35c6 dr:0x0 sr1:0x7 sr2:0x7 IR_Exec:0x91ff NZP:0x0 M_Data:0xffb9 enable_execute_out:0x0 
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff98 pc:0xff97 instrmem_rd:0x1 ACTUAL: npc:0xff98 pc:0xff97 instrmem_rd:0x1 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1a2c psr:0x4 IR_Exec:0x91ff Instr_dout:0x923f NZP:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3729.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x923f npc_out:0xff98 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x923f npc_out:0xff98 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xdfaf VSR2:0xcaba enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xdfaf VSR2:0xcaba enable_writeback_status:0x1 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x35d2 pcout:0x35d2 dr:0x5 sr1:0x0 sr2:0x4 IR_Exec:0x1a2c NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x35d2 pcout:0x35d2 dr:0x5 sr1:0x0 sr2:0x4 IR_Exec:0x1a2c NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 
# UVM_INFO @ 3731.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3732.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff99 pc:0xff98 instrmem_rd:0x1 ACTUAL: npc:0xff99 pc:0xff98 instrmem_rd:0x1 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x923f psr:0x1 IR_Exec:0x1a2c Instr_dout:0x1bbc NZP:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3739.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1bbc npc_out:0xff99 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1bbc npc_out:0xff99 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x35c6 VSR2:0xca39 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x35c6 VSR2:0xca39 enable_writeback_status:0x1 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca39 pcout:0xca39 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca39 pcout:0xca39 dr:0x1 sr1:0x0 sr2:0x7 IR_Exec:0x923f NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9a pc:0xff99 instrmem_rd:0x1 ACTUAL: npc:0xff9a pc:0xff99 instrmem_rd:0x1 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1bbc psr:0x1 IR_Exec:0x923f Instr_dout:0x1661 NZP:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3749.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1661 npc_out:0xff9a E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1661 npc_out:0xff9a E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca79 VSR2:0xcaba enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca79 VSR2:0xcaba enable_writeback_status:0x1 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca75 pcout:0xca75 dr:0x5 sr1:0x6 sr2:0x4 IR_Exec:0x1bbc NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca75 pcout:0xca75 dr:0x5 sr1:0x6 sr2:0x4 IR_Exec:0x1bbc NZP:0x0 M_Data:0xcaba enable_execute_out:0x0 
# UVM_INFO @ 3751.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3752.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9b pc:0xff9a instrmem_rd:0x1 ACTUAL: npc:0xff9b pc:0xff9a instrmem_rd:0x1 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1661 psr:0x4 IR_Exec:0x1bbc Instr_dout:0x279d NZP:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3759.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x279d npc_out:0xff9b E_control:0x06 W_control:0x1 Mem_control:0x0 ACTUAL: IR:0x279d npc_out:0xff9b E_control:0x06 W_control:0x1 Mem_control:0x0 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca39 VSR2:0xca39 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca39 VSR2:0xca39 enable_writeback_status:0x1 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca3a pcout:0xca3a dr:0x3 sr1:0x1 sr2:0x1 IR_Exec:0x1661 NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xca3a pcout:0xca3a dr:0x3 sr1:0x1 sr2:0x1 IR_Exec:0x1661 NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9c pc:0xff9b instrmem_rd:0x1 ACTUAL: npc:0xff9c pc:0xff9b instrmem_rd:0x1 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x279d psr:0x4 IR_Exec:0x1661 Instr_dout:0x50b2 NZP:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3769.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x50b2 npc_out:0xff9c E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x50b2 npc_out:0xff9c E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xca79 VSR2:0x35c6 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xca79 VSR2:0x35c6 enable_writeback_status:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff37 pcout:0xff37 dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0x279d NZP:0x0 M_Data:0x35c6 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff37 pcout:0xff37 dr:0x3 sr1:0x6 sr2:0x0 IR_Exec:0x279d NZP:0x0 M_Data:0x35c6 enable_execute_out:0x0 
# UVM_INFO @ 3771.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3772.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9d pc:0xff9c instrmem_rd:0x1 ACTUAL: npc:0xff9d pc:0xff9c instrmem_rd:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0xff37 DMem_rd:0x1 DMem_din:0x0000 memout:0xdfa3 ACTUAL: DMem_addr:0xff37 DMem_rd:0x1 DMem_din:0x0000 memout:0xdfa3 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x50b2 psr:0x4 IR_Exec:0x279d Instr_dout:0x1540 NZP:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3779.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0320 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0320 VSR2:0x0320 enable_writeback_status:0x1 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff37 pcout:0xff37 dr:0x3 sr1:0x2 sr2:0x2 IR_Exec:0x279d NZP:0x0 M_Data:0x35c6 enable_execute_out:0x0 ACTUAL: W_Control_out:0x1 Mem_Control_out:0x0 aluout:0xff37 pcout:0xff37 dr:0x3 sr1:0x2 sr2:0x2 IR_Exec:0x279d NZP:0x0 M_Data:0x35c6 enable_execute_out:0x0 
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9d pc:0xff9c instrmem_rd:0x0 ACTUAL: npc:0xff9d pc:0xff9c instrmem_rd:0x1 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x50b2 psr:0x4 IR_Exec:0x279d Instr_dout:0x1540 NZP:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3789.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1540 npc_out:0xff9d E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1540 npc_out:0xff9d E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0320 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0320 VSR2:0x0320 enable_writeback_status:0x1 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x50b2 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x0 sr1:0x2 sr2:0x2 IR_Exec:0x50b2 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3791.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3792.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9e pc:0xff9d instrmem_rd:0x1 ACTUAL: npc:0xff9e pc:0xff9d instrmem_rd:0x1 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1540 psr:0x4 IR_Exec:0x50b2 Instr_dout:0x5833 NZP:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3799.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5833 npc_out:0xff9e E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5833 npc_out:0xff9e E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca75 VSR2:0x35c6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca75 VSR2:0x35c6 enable_writeback_status:0x1 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcd95 pcout:0xcd95 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1540 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xcd95 pcout:0xcd95 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1540 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9f pc:0xff9e instrmem_rd:0x1 ACTUAL: npc:0xff9f pc:0xff9e instrmem_rd:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5833 psr:0x1 IR_Exec:0x1540 Instr_dout:0x035a NZP:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3809.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x035a npc_out:0xff9f E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x035a npc_out:0xff9f E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0320 VSR2:0xeda1 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0320 VSR2:0xeda1 enable_writeback_status:0x1 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x4 sr1:0x0 sr2:0x3 IR_Exec:0x5833 NZP:0x0 M_Data:0xeda1 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0320 pcout:0x0320 dr:0x4 sr1:0x0 sr2:0x3 IR_Exec:0x5833 NZP:0x0 M_Data:0xeda1 enable_execute_out:0x0 
# UVM_INFO @ 3811.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3812.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9f pc:0xff9e instrmem_rd:0x0 ACTUAL: npc:0xff9f pc:0xff9e instrmem_rd:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x035a psr:0x4 IR_Exec:0x5833 Instr_dout:0x035a NZP:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3819.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x1 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x1 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff9f pc:0xff9e instrmem_rd:0x0 ACTUAL: npc:0xff9f pc:0xff9e instrmem_rd:0x0 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x035a psr:0x1 IR_Exec:0x035a Instr_dout:0x035a NZP:0x1 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3829.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3831.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3832.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfef9 pc:0xfef8 instrmem_rd:0x0 ACTUAL: npc:0xfef9 pc:0xfef8 instrmem_rd:0x1 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x035a psr:0x1 IR_Exec:0x035a Instr_dout:0x035a NZP:0x0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3839.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfefa pc:0xfef9 instrmem_rd:0x1 ACTUAL: npc:0xfefa pc:0xfef9 instrmem_rd:0x1 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x035a psr:0x1 IR_Exec:0x035a Instr_dout:0x19c5 NZP:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3849.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x19c5 npc_out:0xfefa E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x19c5 npc_out:0xfefa E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca75 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfef8 pcout:0xfef8 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x035a NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3851.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3852.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfefb pc:0xfefa instrmem_rd:0x1 ACTUAL: npc:0xfefb pc:0xfefa instrmem_rd:0x1 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x19c5 psr:0x1 IR_Exec:0x035a Instr_dout:0x9ebf NZP:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3859.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9ebf npc_out:0xfefb E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9ebf npc_out:0xfefb E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xca39 VSR2:0xca75 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xca39 VSR2:0xca75 enable_writeback_status:0x1 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x94ae pcout:0x94ae dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x19c5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x94ae pcout:0x94ae dr:0x4 sr1:0x7 sr2:0x5 IR_Exec:0x19c5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfefc pc:0xfefb instrmem_rd:0x1 ACTUAL: npc:0xfefc pc:0xfefb instrmem_rd:0x1 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9ebf psr:0x1 IR_Exec:0x19c5 Instr_dout:0x5480 NZP:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3869.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5480 npc_out:0xfefc E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5480 npc_out:0xfefc E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xcd95 VSR2:0xca39 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xcd95 VSR2:0xca39 enable_writeback_status:0x1 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x326a pcout:0x326a dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x326a pcout:0x326a dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0xca39 enable_execute_out:0x0 
# UVM_INFO @ 3871.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3872.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfefd pc:0xfefc instrmem_rd:0x1 ACTUAL: npc:0xfefd pc:0xfefc instrmem_rd:0x1 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5480 psr:0x4 IR_Exec:0x9ebf Instr_dout:0x1ec5 NZP:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3879.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1ec5 npc_out:0xfefd E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1ec5 npc_out:0xfefd E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xcd95 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xcd95 VSR2:0x0320 enable_writeback_status:0x1 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0100 pcout:0x0100 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x5480 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0100 pcout:0x0100 dr:0x2 sr1:0x2 sr2:0x0 IR_Exec:0x5480 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfefe pc:0xfefd instrmem_rd:0x1 ACTUAL: npc:0xfefe pc:0xfefd instrmem_rd:0x1 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1ec5 psr:0x1 IR_Exec:0x5480 Instr_dout:0x9dff NZP:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3889.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9dff npc_out:0xfefe E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9dff npc_out:0xfefe E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xeda1 VSR2:0xca75 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0xeda1 VSR2:0xca75 enable_writeback_status:0x1 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb816 pcout:0xb816 dr:0x7 sr1:0x3 sr2:0x5 IR_Exec:0x1ec5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb816 pcout:0xb816 dr:0x7 sr1:0x3 sr2:0x5 IR_Exec:0x1ec5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 
# UVM_INFO @ 3891.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3892.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xfeff pc:0xfefe instrmem_rd:0x1 ACTUAL: npc:0xfeff pc:0xfefe instrmem_rd:0x1 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9dff psr:0x1 IR_Exec:0x1ec5 Instr_dout:0x1335 NZP:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3899.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1335 npc_out:0xfeff E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1335 npc_out:0xfeff E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x326a VSR2:0x326a enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x326a VSR2:0x326a enable_writeback_status:0x1 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x326a enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x6 sr1:0x7 sr2:0x7 IR_Exec:0x9dff NZP:0x0 M_Data:0x326a enable_execute_out:0x0 
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff00 pc:0xfeff instrmem_rd:0x1 ACTUAL: npc:0xff00 pc:0xfeff instrmem_rd:0x1 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1335 psr:0x4 IR_Exec:0x9dff Instr_dout:0x58a5 NZP:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3909.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x58a5 npc_out:0xff00 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x58a5 npc_out:0xff00 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x94ae VSR2:0xca75 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x94ae VSR2:0xca75 enable_writeback_status:0x1 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x94a3 pcout:0x94a3 dr:0x1 sr1:0x4 sr2:0x5 IR_Exec:0x1335 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x94a3 pcout:0x94a3 dr:0x1 sr1:0x4 sr2:0x5 IR_Exec:0x1335 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 
# UVM_INFO @ 3911.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3912.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff01 pc:0xff00 instrmem_rd:0x1 ACTUAL: npc:0xff01 pc:0xff00 instrmem_rd:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x58a5 psr:0x1 IR_Exec:0x1335 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3919.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0xff01 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0xff01 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0100 VSR2:0xca75 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0100 VSR2:0xca75 enable_writeback_status:0x1 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x2 sr2:0x5 IR_Exec:0x58a5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x2 sr2:0x5 IR_Exec:0x58a5 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff01 pc:0xff00 instrmem_rd:0x0 ACTUAL: npc:0xff01 pc:0xff00 instrmem_rd:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0x58a5 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3929.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3931.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3932.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0xff01 pc:0xff00 instrmem_rd:0x0 ACTUAL: npc:0xff01 pc:0xff00 instrmem_rd:0x0 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3939.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ea pc:0x47e9 instrmem_rd:0x0 ACTUAL: npc:0x47ea pc:0x47e9 instrmem_rd:0x1 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3949.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3951.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3952.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47eb pc:0x47ea instrmem_rd:0x1 ACTUAL: npc:0x47eb pc:0x47ea instrmem_rd:0x1 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x2 IR_Exec:0xc180 Instr_dout:0x5122 NZP:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3959.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5122 npc_out:0x47eb E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5122 npc_out:0x47eb E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x47e9 VSR2:0x0320 enable_writeback_status:0x0 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0320 enable_execute_out:0x0 
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ec pc:0x47eb instrmem_rd:0x1 ACTUAL: npc:0x47ec pc:0x47eb instrmem_rd:0x1 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5122 psr:0x2 IR_Exec:0xc180 Instr_dout:0x9ebf NZP:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3969.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9ebf npc_out:0x47ec E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9ebf npc_out:0x47ec E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0100 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0100 enable_writeback_status:0x1 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x5122 NZP:0x0 M_Data:0x0100 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x4 sr2:0x2 IR_Exec:0x5122 NZP:0x0 M_Data:0x0100 enable_execute_out:0x0 
# UVM_INFO @ 3971.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3972.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ed pc:0x47ec instrmem_rd:0x1 ACTUAL: npc:0x47ed pc:0x47ec instrmem_rd:0x1 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9ebf psr:0x2 IR_Exec:0x5122 Instr_dout:0x53c0 NZP:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3979.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x53c0 npc_out:0x47ed E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x53c0 npc_out:0x47ed E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0100 VSR2:0xb816 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0100 VSR2:0xb816 enable_writeback_status:0x1 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfeff pcout:0xfeff dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0xb816 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfeff pcout:0xfeff dr:0x7 sr1:0x2 sr2:0x7 IR_Exec:0x9ebf NZP:0x0 M_Data:0xb816 enable_execute_out:0x0 
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ee pc:0x47ed instrmem_rd:0x1 ACTUAL: npc:0x47ee pc:0x47ed instrmem_rd:0x1 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x53c0 psr:0x2 IR_Exec:0x9ebf Instr_dout:0x526f NZP:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3989.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x526f npc_out:0x47ee E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x526f npc_out:0x47ee E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xb816 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xb816 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x53c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0x53c0 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 3991.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 3992.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ef pc:0x47ee instrmem_rd:0x1 ACTUAL: npc:0x47ef pc:0x47ee instrmem_rd:0x1 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x526f psr:0x4 IR_Exec:0x53c0 Instr_dout:0x997f NZP:0x0 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3999.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x997f npc_out:0x47ef E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x997f npc_out:0x47ef E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x94a3 VSR2:0xfeff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x94a3 VSR2:0xfeff enable_writeback_status:0x1 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x526f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x1 sr1:0x1 sr2:0x7 IR_Exec:0x526f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f0 pc:0x47ef instrmem_rd:0x1 ACTUAL: npc:0x47f0 pc:0x47ef instrmem_rd:0x1 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x997f psr:0x2 IR_Exec:0x526f Instr_dout:0x1585 NZP:0x0 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4009.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1585 npc_out:0x47f0 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1585 npc_out:0x47f0 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xca75 VSR2:0xfeff enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0xca75 VSR2:0xfeff enable_writeback_status:0x1 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x358a pcout:0x358a dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x358a pcout:0x358a dr:0x4 sr1:0x5 sr2:0x7 IR_Exec:0x997f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 
# UVM_INFO @ 4011.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4012.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f1 pc:0x47f0 instrmem_rd:0x1 ACTUAL: npc:0x47f1 pc:0x47f0 instrmem_rd:0x1 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1585 psr:0x2 IR_Exec:0x997f Instr_dout:0x5506 NZP:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4019.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5506 npc_out:0x47f1 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5506 npc_out:0x47f1 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x47e9 VSR2:0xca75 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x47e9 VSR2:0xca75 enable_writeback_status:0x1 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x125e pcout:0x125e dr:0x2 sr1:0x6 sr2:0x5 IR_Exec:0x1585 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x125e pcout:0x125e dr:0x2 sr1:0x6 sr2:0x5 IR_Exec:0x1585 NZP:0x0 M_Data:0xca75 enable_execute_out:0x0 
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f2 pc:0x47f1 instrmem_rd:0x1 ACTUAL: npc:0x47f2 pc:0x47f1 instrmem_rd:0x1 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5506 psr:0x1 IR_Exec:0x1585 Instr_dout:0x9e3f NZP:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4029.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9e3f npc_out:0x47f2 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9e3f npc_out:0x47f2 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x358a VSR2:0x47e9 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x358a VSR2:0x47e9 enable_writeback_status:0x1 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0588 pcout:0x0588 dr:0x2 sr1:0x4 sr2:0x6 IR_Exec:0x5506 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0588 pcout:0x0588 dr:0x2 sr1:0x4 sr2:0x6 IR_Exec:0x5506 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 
# UVM_INFO @ 4031.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4032.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f3 pc:0x47f2 instrmem_rd:0x1 ACTUAL: npc:0x47f3 pc:0x47f2 instrmem_rd:0x1 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9e3f psr:0x1 IR_Exec:0x5506 Instr_dout:0x1936 NZP:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4039.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1936 npc_out:0x47f3 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1936 npc_out:0x47f3 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xfeff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0xfeff enable_writeback_status:0x1 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x9e3f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x7 sr1:0x0 sr2:0x7 IR_Exec:0x9e3f NZP:0x0 M_Data:0xfeff enable_execute_out:0x0 
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f4 pc:0x47f3 instrmem_rd:0x1 ACTUAL: npc:0x47f4 pc:0x47f3 instrmem_rd:0x1 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1936 psr:0x1 IR_Exec:0x9e3f Instr_dout:0x5800 NZP:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4049.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5800 npc_out:0x47f4 E_control:0x11 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5800 npc_out:0x47f4 E_control:0x11 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x358a VSR2:0x47e9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x358a VSR2:0x47e9 enable_writeback_status:0x1 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3580 pcout:0x3580 dr:0x4 sr1:0x4 sr2:0x6 IR_Exec:0x1936 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3580 pcout:0x3580 dr:0x4 sr1:0x4 sr2:0x6 IR_Exec:0x1936 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 
# UVM_INFO @ 4051.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4052.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f5 pc:0x47f4 instrmem_rd:0x1 ACTUAL: npc:0x47f5 pc:0x47f4 instrmem_rd:0x1 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5800 psr:0x4 IR_Exec:0x1936 Instr_dout:0x5721 NZP:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4059.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x5721 npc_out:0x47f5 E_control:0x10 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x5721 npc_out:0x47f5 E_control:0x10 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x4 sr1:0x0 sr2:0x0 IR_Exec:0x5800 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f6 pc:0x47f5 instrmem_rd:0x1 ACTUAL: npc:0x47f6 pc:0x47f5 instrmem_rd:0x1 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x5721 psr:0x1 IR_Exec:0x5800 Instr_dout:0xef82 NZP:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4069.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xef82 npc_out:0x47f6 E_control:0x06 W_control:0x2 Mem_control:0x0 ACTUAL: IR:0xef82 npc_out:0x47f6 E_control:0x06 W_control:0x2 Mem_control:0x0 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3580 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3580 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x1 IR_Exec:0x5721 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x1 IR_Exec:0x5721 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4071.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4072.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f7 pc:0x47f6 instrmem_rd:0x1 ACTUAL: npc:0x47f7 pc:0x47f6 instrmem_rd:0x1 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xef82 psr:0x2 IR_Exec:0x5721 Instr_dout:0x9abf NZP:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4079.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x9abf npc_out:0x47f7 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x9abf npc_out:0x47f7 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x4777 pcout:0x4777 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0xef82 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x4777 pcout:0x4777 dr:0x7 sr1:0x6 sr2:0x0 IR_Exec:0xef82 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f8 pc:0x47f7 instrmem_rd:0x1 ACTUAL: npc:0x47f8 pc:0x47f7 instrmem_rd:0x1 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x9abf psr:0x2 IR_Exec:0xef82 Instr_dout:0x943f NZP:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4089.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x943f npc_out:0x47f8 E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x943f npc_out:0x47f8 E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0588 VSR2:0xffff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0588 VSR2:0xffff enable_writeback_status:0x1 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfa77 pcout:0xfa77 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0xffff enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfa77 pcout:0xfa77 dr:0x5 sr1:0x2 sr2:0x7 IR_Exec:0x9abf NZP:0x0 M_Data:0xffff enable_execute_out:0x0 
# UVM_INFO @ 4091.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4092.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f9 pc:0x47f8 instrmem_rd:0x1 ACTUAL: npc:0x47f9 pc:0x47f8 instrmem_rd:0x1 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x943f psr:0x1 IR_Exec:0x9abf Instr_dout:0x12c6 NZP:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4099.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x12c6 npc_out:0x47f9 E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x12c6 npc_out:0x47f9 E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x4777 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x4777 enable_writeback_status:0x1 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x0 sr2:0x7 IR_Exec:0x943f NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47fa pc:0x47f9 instrmem_rd:0x1 ACTUAL: npc:0x47fa pc:0x47f9 instrmem_rd:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x12c6 psr:0x4 IR_Exec:0x943f Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4109.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0xc180 npc_out:0x47fa E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc180 npc_out:0x47fa E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x47e9 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x47e9 enable_writeback_status:0x1 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x1 sr1:0x3 sr2:0x6 IR_Exec:0x12c6 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x1 sr1:0x3 sr2:0x6 IR_Exec:0x12c6 NZP:0x0 M_Data:0x47e9 enable_execute_out:0x0 
# UVM_INFO @ 4111.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4112.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47fa pc:0x47f9 instrmem_rd:0x0 ACTUAL: npc:0x47fa pc:0x47f9 instrmem_rd:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x4 IR_Exec:0x12c6 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4119.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x7 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47fa pc:0x47f9 instrmem_rd:0x0 ACTUAL: npc:0x47fa pc:0x47f9 instrmem_rd:0x0 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x7 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 4129.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4131.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4132.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ea pc:0x47e9 instrmem_rd:0x0 ACTUAL: npc:0x47ea pc:0x47e9 instrmem_rd:0x1 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0xc180 NZP:0x0 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4139.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47eb pc:0x47ea instrmem_rd:0x1 ACTUAL: npc:0x47eb pc:0x47ea instrmem_rd:0x1 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc180 psr:0x1 IR_Exec:0xc180 Instr_dout:0x94ff NZP:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4149.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x94ff npc_out:0x47eb E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x94ff npc_out:0x47eb E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x47e9 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x47e9 pcout:0x47e9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0xc180 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4151.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4152.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ec pc:0x47eb instrmem_rd:0x1 ACTUAL: npc:0x47ec pc:0x47eb instrmem_rd:0x1 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x94ff psr:0x1 IR_Exec:0xc180 Instr_dout:0x95ff NZP:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4159.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x95ff npc_out:0x47ec E_control:0x20 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x95ff npc_out:0x47ec E_control:0x20 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x4777 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x4777 enable_writeback_status:0x1 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xffff pcout:0xffff dr:0x2 sr1:0x3 sr2:0x7 IR_Exec:0x94ff NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ed pc:0x47ec instrmem_rd:0x1 ACTUAL: npc:0x47ed pc:0x47ec instrmem_rd:0x1 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x95ff psr:0x1 IR_Exec:0x94ff Instr_dout:0x1540 NZP:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4169.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1540 npc_out:0x47ed E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1540 npc_out:0x47ed E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x4777 VSR2:0x4777 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x4777 VSR2:0x4777 enable_writeback_status:0x1 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb888 pcout:0xb888 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xb888 pcout:0xb888 dr:0x2 sr1:0x7 sr2:0x7 IR_Exec:0x95ff NZP:0x0 M_Data:0x4777 enable_execute_out:0x0 
# UVM_INFO @ 4171.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4172.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ee pc:0x47ed instrmem_rd:0x1 ACTUAL: npc:0x47ee pc:0x47ed instrmem_rd:0x1 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1540 psr:0x4 IR_Exec:0x95ff Instr_dout:0x383f NZP:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4179.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x383f npc_out:0x47ee E_control:0x06 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x383f npc_out:0x47ee E_control:0x06 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0xfa77 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0xfa77 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfa77 pcout:0xfa77 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1540 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0xfa77 pcout:0xfa77 dr:0x2 sr1:0x5 sr2:0x0 IR_Exec:0x1540 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47ef pc:0x47ee instrmem_rd:0x1 ACTUAL: npc:0x47ef pc:0x47ee instrmem_rd:0x1 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x383f psr:0x4 IR_Exec:0x1540 Instr_dout:0x1703 NZP:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4189.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1703 npc_out:0x47ef E_control:0x01 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1703 npc_out:0x47ef E_control:0x01 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x482c pcout:0x482c dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x383f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x482c pcout:0x482c dr:0x0 sr1:0x0 sr2:0x4 IR_Exec:0x383f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4191.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4192.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f0 pc:0x47ef instrmem_rd:0x1 ACTUAL: npc:0x47f0 pc:0x47ef instrmem_rd:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x482c DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x482c DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0x1703 psr:0x4 IR_Exec:0x383f Instr_dout:0x1b24 NZP:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4199.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x482c pcout:0x482c dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x383f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x482c pcout:0x482c dr:0x0 sr1:0x4 sr2:0x3 IR_Exec:0x383f NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.execute.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.writeback.predictor [WRITE_BACK PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] MATCH! - EXPECTED: npc:0x47f0 pc:0x47ef instrmem_rd:0x0 ACTUAL: npc:0x47f0 pc:0x47ef instrmem_rd:0x1 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_pred [PRED] Transaction Received through decode_in_agent_ae
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 ACTUAL: DMem_addr:0x0000 DMem_rd:0x0 DMem_din:0x0000 memout:0xeda1 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: complete_data:0x1 complete_instr:0x1 IR:0x1703 psr:0x4 IR_Exec:0x383f Instr_dout:0x1b24 NZP:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_pred [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_sb [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4209.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] MATCH! - EXPECTED: IR:0x1b24 npc_out:0x47f0 E_control:0x00 W_control:0x0 Mem_control:0x0 ACTUAL: IR:0x1b24 npc_out:0x47f0 E_control:0x00 W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] Entry           0:W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x3 sr1:0x4 sr2:0x3 IR_Exec:0x1703 NZP:0x0 M_Data:0x0000 enable_execute_out:0x0 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] Entry           0:npc:0x47f1 pc:0x47f0 instrmem_rd:0x1 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] Entry           0:psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_ERROR @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.control.control_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=396 MATCHES=396 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.decode.decode_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=302 MATCHES=302 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.execute.execute_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=399 MATCHES=398 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.fetch.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=400 MATCHES=399 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.memaccess.scrbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=421 MATCHES=421 MISMATCHES=0
# UVM_INFO @ 4209.000ns: uvm_test_top.environment.writeback.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=400 MATCHES=399 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 4642
# UVM_WARNING :    0
# UVM_ERROR :    3
# UVM_FATAL :    0
# ** Report counts by id
# [PRED]  1914
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  2327
# [TEST_DONE]     1
# [WRITE_BACK PRED]   400
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4209 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2022.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  coverage attribute -name TESTNAME -value test_top.11
#  coverage save test_top.11.ucdb
#  quit -f
# Memory Statistics                         
#     mem: size after elab (VSZ)                 151.52 Mb
#     mem: size during sim (VSZ)                 160.88 Mb
# Elaboration Time                          
#    elab: wall time                               4.40 s
#    elab: cpu time                                3.46 s
# Simulation Time                           
#     sim: wall time                               1.76 s
#     sim: cpu time                                1.07 s
# Coverage Save Time                        
#    save: wall time                               2.24 s
#    save: cpu time                                2.08 s
# Total Time                                
#   total: wall time                               8.40 s
#   total: cpu time                                6.61 s
# 
# End time: 15:20:00 on Dec 04,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
