<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: TargetRegisterInfo.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/d43/TargetRegisterInfo_8cpp_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">TargetRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dd/d43/TargetRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- TargetRegisterInfo.cpp - Target Register Information Implementation ===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements the TargetRegisterInfo interface.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d26/TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../db/d95/BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d1c/MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../da/deb/MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dd/db4/VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d82/raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">   23</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo::TargetRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="code" href="../../d9/dd7/OptionParsingTest_8cpp.html#a094c367727273b4da2b960ca3b3edc06">ID</a>,</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;                             <a class="code" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">regclass_iterator</a> RCB, <a class="code" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">regclass_iterator</a> RCE,</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SRINames,</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *SRILaneMasks,</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                             <span class="keywordtype">unsigned</span> SRICoveringLanes)</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  : InfoDesc(ID), SubRegIndexNames(SRINames),</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    SubRegIndexLaneMasks(SRILaneMasks),</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    RegClassBegin(RCB), RegClassEnd(RCE),</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    CoveringLanes(SRICoveringLanes) {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">   34</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">TargetRegisterInfo::~TargetRegisterInfo</a>() {}</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d2/dc1/classllvm_1_1PrintReg.html#ab24120eb2be4c215eef46233bc02fd25">   36</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#ab24120eb2be4c215eef46233bc02fd25">PrintReg::print</a>(<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>)</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;%noreg&quot;</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">TargetRegisterInfo::isStackSlot</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>))</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;SS#&quot;</span> &lt;&lt; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">TargetRegisterInfo::stackSlot2Index</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>))</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;%vreg&quot;</span> &lt;&lt; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">TargetRegisterInfo::virtReg2Index</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#aaddeec4405ebf7c6c8ce684d9f3cd239">TRI</a> &amp;&amp; Reg &lt; TRI-&gt;getNumRegs())</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    OS &lt;&lt; <span class="charliteral">&#39;%&#39;</span> &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#aaddeec4405ebf7c6c8ce684d9f3cd239">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;%physreg&quot;</span> &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">Reg</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a8b859692ee1079d76713abe0ba851b78">SubIdx</a>) {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#aaddeec4405ebf7c6c8ce684d9f3cd239">TRI</a>)</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#aaddeec4405ebf7c6c8ce684d9f3cd239">TRI</a>-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a>(<a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a8b859692ee1079d76713abe0ba851b78">SubIdx</a>);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;:sub(&quot;</span> &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html#a8b859692ee1079d76713abe0ba851b78">SubIdx</a> &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">   55</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">PrintRegUnit::print</a>(<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// Generic printout when TRI is missing.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;Unit~&quot;</span> &lt;&lt; <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// Check for invalid register units.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a> &gt;= <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a>()) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;BadUnit~&quot;</span> &lt;&lt; <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// Normal units have at least one root.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="../../d4/d55/classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> Roots(<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>, <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Roots.<a class="code" href="../../d4/d55/classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Unit has no roots.&quot;</span>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  OS &lt;&lt; <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a>(*Roots);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">for</span> (++Roots; Roots.<a class="code" href="../../d4/d55/classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">isValid</a>(); ++Roots)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    OS &lt;&lt; <span class="charliteral">&#39;~&#39;</span> &lt;&lt; <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a>(*Roots);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d8/dfc/classllvm_1_1PrintVRegOrUnit.html#aaa11796acbe2f3bbbdabee136c762a84">   76</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d8/dfc/classllvm_1_1PrintVRegOrUnit.html#aaa11796acbe2f3bbbdabee136c762a84">PrintVRegOrUnit::print</a>(<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a> &amp;&amp; <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">TRI</a>-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>)) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;%vreg&quot;</span> &lt;&lt; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">TargetRegisterInfo::virtReg2Index</a>(<a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">Unit</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">PrintRegUnit::print</a>(OS);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// getAllocatableClass - Return the maximal subclass of the given register</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// class that is alloctable, or NULL.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">   87</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">TargetRegisterInfo::getAllocatableClass</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>())</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *SubClass = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>();</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Base = 0, BaseE = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;       Base &lt; BaseE; Base += 32) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">unsigned</span> Idx = Base;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Mask = *SubClass++; Mask; Mask &gt;&gt;= 1) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordtype">unsigned</span> Offset = <a class="code" href="../../d9/d4a/namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">countTrailingZeros</a>(Mask);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(Idx + Offset);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">if</span> (SubRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>())</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">return</span> SubRC;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      Mask &gt;&gt;= Offset;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      Idx += Offset + 1;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// getMinimalPhysRegClass - Returns the Register Class of a physical</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/// register of the given type, picking the most sub register class of</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/// the right type that contains this physreg.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">  111</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">TargetRegisterInfo::getMinimalPhysRegClass</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="../../df/db3/structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(reg) &amp;&amp; <span class="stringliteral">&quot;reg must be a physical register&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Pick the most sub register class of the right type that contains</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// this physreg.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">regclass_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>(), E = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>){</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> ((VT == <a class="code" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(VT)) &amp;&amp; RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(reg) &amp;&amp;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        (!BestRC || BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a>(RC)))</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(BestRC &amp;&amp; <span class="stringliteral">&quot;Couldn&#39;t find the register class&quot;</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/// getAllocatableSetForRC - Toggle the bits that represent allocatable</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// registers for the specific register class.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">  130</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(<span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;R){</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>() &amp;&amp; <span class="stringliteral">&quot;invalid for nonallocatable sets&quot;</span>);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">getRawAllocationOrder</a>(MF);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Order.size(); ++i)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    R.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Order[i]);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">  138</a></span>&#160;<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">TargetRegisterInfo::getAllocatableSet</a>(<span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Allocatable(<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// A register class with no allocatable subclass returns an empty set.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubClass = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(RC);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (SubClass)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, SubClass, Allocatable);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">TargetRegisterInfo::regclass_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>(),</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         E = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">if</span> ((*I)-&gt;isAllocatable())</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Allocatable);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Mask out the reserved registers</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Reserved = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(MF);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  Allocatable &amp;= Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">flip</a>();</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> Allocatable;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">  161</a></span>&#160;<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(<span class="keyword">const</span> uint32_t *<a class="code" href="../../d4/dc4/structA.html">A</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="keyword">const</span> uint32_t *B,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; E; <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 32)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Common = *A++ &amp; *B++)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + <a class="code" href="../../d9/d4a/namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">countTrailingZeros</a>(Common));</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">  171</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">TargetRegisterInfo::getCommonSubClass</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../d4/dc4/structA.html">A</a>,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// First take care of the trivial cases.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (A == B)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (!A || !B)</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// Register classes are ordered topologically, so the largest common</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// sub-class it the common sub-class with the smallest ID.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(A-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), B-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">  185</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">TargetRegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../d4/dc4/structA.html">A</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                             <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(A &amp;&amp; B &amp;&amp; <span class="stringliteral">&quot;Missing register class&quot;</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; <span class="stringliteral">&quot;Bad sub-register index&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// Find Idx in the list of super-register indices.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> RCI(B, <span class="keyword">this</span>); RCI.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++RCI)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">if</span> (RCI.getSubReg() == Idx)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="comment">// The bit mask contains all register classes that are projected into B</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="comment">// by Idx. Find a class that is also a sub-class of A.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(RCI.getMask(), A-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">TargetRegisterInfo::</a></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">  201</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">getCommonSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <span class="keywordtype">unsigned</span> SubA,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                       <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <span class="keywordtype">unsigned</span> SubB,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                       <span class="keywordtype">unsigned</span> &amp;PreA, <span class="keywordtype">unsigned</span> &amp;PreB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; <span class="stringliteral">&quot;Invalid arguments&quot;</span>);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// Search all pairs of sub-register indices that project into RCA and RCB</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// respectively. This is quadratic, but usually the sets are very small. On</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// most targets like X86, there will only be a single sub-register index</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// (e.g., sub_16bit projecting into GR16).</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// The worst case is a register class like DPR on ARM.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// We have indices dsub_0..dsub_7 projecting into that class.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// It is very common that one register class is a sub-register of the other.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Arrange for RCA to be the larger register so the answer will be found in</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// the first iteration. This makes the search linear for the most common</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// case.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreA = &amp;PreA;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreB = &amp;PreB;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">if</span> (RCA-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &lt; RCB-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>()) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RCA, RCB);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubA, SubB);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(BestPreA, BestPreB);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Also terminate the search one we have found a register class as small as</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// RCA.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">unsigned</span> MinSize = RCA-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>();</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IA(RCA, <span class="keyword">this</span>, <span class="keyword">true</span>); IA.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++IA) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordtype">unsigned</span> FinalA = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(IA.getSubReg(), SubA);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IB(RCB, <span class="keyword">this</span>, <span class="keyword">true</span>); IB.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++IB) {</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="comment">// Check if a common super-register class exists for this index pair.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(IA.getMask(), IB.getMask(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &lt; MinSize)</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="comment">// The indexes must compose identically: PreA+SubA == PreB+SubB.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordtype">unsigned</span> FinalB = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(IB.getSubReg(), SubB);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">if</span> (FinalA != FinalB)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="comment">// Is RC a better candidate than BestRC?</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">if</span> (BestRC &amp;&amp; RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &gt;= BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>())</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="comment">// Yes, RC is the smallest super-register seen so far.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      *BestPreA = IA.getSubReg();</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      *BestPreB = IB.getSubReg();</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="comment">// Bail early if we reached MinSize. We won&#39;t find a better candidate.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">if</span> (BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == MinSize)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// Compute target-independent register allocator hints to help eliminate copies.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">  264</a></span>&#160;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">TargetRegisterInfo::getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VirtReg,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                          <a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                          <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="../../dd/db0/classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(VirtReg);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// Hints with HintType != 0 were set by target-dependent code.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// Such targets must provide their own implementation of</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// TRI::getRegAllocationHints to interpret those hint types.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Hint.first == 0 &amp;&amp; <span class="stringliteral">&quot;Target must implement TRI::getRegAllocationHints&quot;</span>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// Target-independent hints are either a physical or a virtual register.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">unsigned</span> Phys = Hint.second;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">if</span> (VRM &amp;&amp; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(Phys))</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    Phys = VRM-&gt;<a class="code" href="../../dd/db0/classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a>(Phys);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Check that Phys is a valid hint in VirtReg&#39;s register class.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(Phys))</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(Phys))</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// Check that Phys is in the allocation order. We shouldn&#39;t heed hints</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// from VirtReg&#39;s register class if they aren&#39;t in the allocation order. The</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// target probably has a reason for removing the register.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (std::find(Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">begin</a>(), Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>(), Phys) == Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>())</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// All clear, tell the register allocator to prefer this register.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  Hints.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Phys);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_adba5718479490e713a69b4f814a7bdb3"><div class="ttname"><a href="../../d4/d55/classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00540">MCRegisterInfo.h:540</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dc4/ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6cb19789f969abd75e9d5601220a6b10"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">llvm::TargetRegisterInfo::TargetRegisterInfo</a></div><div class="ttdeci">TargetRegisterInfo(const TargetRegisterInfoDesc *ID, regclass_iterator RegClassBegin, regclass_iterator RegClassEnd, const char *const *SRINames, const unsigned *SRILaneMasks, unsigned CoveringLanes)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00023">TargetRegisterInfo.cpp:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae9aacd409bfca45edfcd7bb432d3f1fe"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, EVT VT=MVT::Other) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00111">TargetRegisterInfo.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_ab24120eb2be4c215eef46233bc02fd25"><div class="ttname"><a href="../../d2/dc1/classllvm_1_1PrintReg.html#ab24120eb2be4c215eef46233bc02fd25">llvm::PrintReg::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00036">TargetRegisterInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa0f7275b32d79810c71102ca390273f3"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">llvm::TargetRegisterInfo::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5c5caef09edefc28aefe75a57b51e9e3"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">llvm::TargetRegisterInfo::~TargetRegisterInfo</a></div><div class="ttdeci">virtual ~TargetRegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00034">TargetRegisterInfo.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a38ed8cc3c342ad6910e8c869d3e2b9cf"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">llvm::ArrayRef::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/ArrayRef_8h_source.html#l00098">ArrayRef.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1PrintVRegOrUnit_html_aaa11796acbe2f3bbbdabee136c762a84"><div class="ttname"><a href="../../d8/dfc/classllvm_1_1PrintVRegOrUnit.html#aaa11796acbe2f3bbbdabee136c762a84">llvm::PrintVRegOrUnit::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00076">TargetRegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a773f00b289b2eef69a1b26c350d32332"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00551">TargetRegisterInfo.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a97605349dfd657633ef8afb8c1afa9a6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00171">TargetRegisterInfo.cpp:171</a></div></div>
<div class="ttc" id="AArch64CollectLOH_8cpp_html_ad8a36316b060bb8da08ad49a4a1b421e"><div class="ttname"><a href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a></div><div class="ttdeci">aarch64 collect AArch64 Collect Linker Optimization Hint(LOH)&quot;</div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00847">TargetRegisterInfo.h:847</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a419e521c9378d4d7b86fa6f2d8e440f8"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">llvm::TargetRegisterInfo::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00266">TargetRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="../../d8/d1c/MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a31a901f12fea3fdd4fb7cdffbe494842"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00553">TargetRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacf576836c018b7d4a484110a1920815"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00607">MachineRegisterInfo.h:607</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00559">TargetRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a28bee324946322e5b0663f50a4029779"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00194">TargetRegisterInfo.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="../../db/d95/BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_a5bb600236f75bfac52daf8dfc299f7ec"><div class="ttname"><a href="../../d2/dc1/classllvm_1_1PrintReg.html#a5bb600236f75bfac52daf8dfc299f7ec">llvm::PrintReg::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00908">TargetRegisterInfo.h:908</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="../../d4/d55/classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00523">MCRegisterInfo.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a9e02f92695e5d3efbcaae998f26449ab"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00185">TargetRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="../../dd/db0/classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/db4/VirtRegMap_8h_source.html#l00032">VirtRegMap.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_aaddeec4405ebf7c6c8ce684d9f3cd239"><div class="ttname"><a href="../../d2/dc1/classllvm_1_1PrintReg.html#aaddeec4405ebf7c6c8ce684d9f3cd239">llvm::PrintReg::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00907">TargetRegisterInfo.h:907</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a44736daa0bd6e64134c104ecebeec861"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">llvm::TargetRegisterInfo::getAllocatableSet</a></div><div class="ttdeci">BitVector getAllocatableSet(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00138">TargetRegisterInfo.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="../../d8/d89/classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00030">MCRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac0794c3a256229574adc89d3aff09c08"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">llvm::TargetRegisterInfo::getCommonSuperRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSuperRegClass(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00201">TargetRegisterInfo.cpp:201</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00037">MachineValueType.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1e727502aaf54bbd6564e06f6c38f132"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00550">TargetRegisterInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00718">MachineRegisterInfo.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a836367b39ed630bf14db99923c22740e"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">llvm::ArrayRef::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/ArrayRef_8h_source.html#l00097">ArrayRef.h:97</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html"><div class="ttname"><a href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">llvm::TargetRegisterInfoDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00201">TargetRegisterInfo.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7ae38a1eead06a8ca793c506c9c1a4c4"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual void getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00264">TargetRegisterInfo.cpp:264</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="../../df/db3/structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d55/ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa573a1c4e113a51ce990eac6b25913a0"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00087">TargetRegisterInfo.cpp:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a1cdc53914d9be935bf3882c08dcc4a0d"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00125">TargetRegisterInfo.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a105a6adfe658df24d46d69bb93ae5018"><div class="ttname"><a href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a105a6adfe658df24d46d69bb93ae5018">llvm::PrintRegUnit::print</a></div><div class="ttdeci">void print(raw_ostream &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00055">TargetRegisterInfo.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00260">TargetRegisterInfo.h:260</a></div></div>
<div class="ttc" id="structA_html"><div class="ttname"><a href="../../d4/dc4/structA.html">A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/ddc/test_8h_source.html#l00001">test.h:1</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_aefbca0758b5f55e95b329d3139331252"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00868">TargetRegisterInfo.h:868</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_a5e3d92b49e8116d3df7c9264615e2d2d"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a></div><div class="ttdeci">static void getAllocatableSetForRC(const MachineFunction &amp;MF, const TargetRegisterClass *RC, BitVector &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00130">TargetRegisterInfo.cpp:130</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2a8677748ff6a6469bb9185e1d178fd1"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">llvm::BitVector::flip</a></div><div class="ttdeci">BitVector &amp; flip()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00314">BitVector.h:314</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00590">BitVector.h:590</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a66f921176e810b56f96c25373f191f8b"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">llvm::TargetRegisterInfo::getSubRegIndexName</a></div><div class="ttdeci">const char * getSubRegIndexName(unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00336">TargetRegisterInfo.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aaf3dc2763e3a8855709d186966654062"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const </div><div class="ttdoc">Return the number of (native) register units in the target. Register units are numbered from 0 to get...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00373">MCRegisterInfo.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="../../da/deb/MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="OptionParsingTest_8cpp_html_a094c367727273b4da2b960ca3b3edc06"><div class="ttname"><a href="../../d9/dd7/OptionParsingTest_8cpp.html#a094c367727273b4da2b960ca3b3edc06">ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dd7/OptionParsingTest_8cpp_source.html#l00019">OptionParsingTest.cpp:19</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a47cee40f448dcc55ba0e8178b2b33796"><div class="ttname"><a href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a47cee40f448dcc55ba0e8178b2b33796">llvm::PrintRegUnit::Unit</a></div><div class="ttdeci">unsigned Unit</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00934">TargetRegisterInfo.h:934</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="../../d9/d26/TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac6b4a5be0d283b9346b6053f03c511d8"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00100">TargetRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html_a8b859692ee1079d76713abe0ba851b78"><div class="ttname"><a href="../../d2/dc1/classllvm_1_1PrintReg.html#a8b859692ee1079d76713abe0ba851b78">llvm::PrintReg::SubIdx</a></div><div class="ttdeci">unsigned SubIdx</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00909">TargetRegisterInfo.h:909</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afdb5953dce337bafb4df1acb1125512a"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">llvm::TargetRegisterClass::hasType</a></div><div class="ttdeci">bool hasType(EVT vt) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00104">TargetRegisterInfo.h:104</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="../../dd/db4/VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="../../d7/d03/classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00036">raw_ostream.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a2546a53db9bdb717a20f9786b1c06137"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(unsigned RegNo) const </div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00353">MCRegisterInfo.h:353</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00161">TargetRegisterInfo.cpp:161</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aa8ead3a5e2e6171733c0cd869f6ddb68"><div class="ttname"><a href="../../dd/db0/classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">unsigned getPhys(unsigned virtReg) const </div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/db4/VirtRegMap_8h_source.html#l00098">VirtRegMap.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0ebdc56bddb36fb1a2e088f1ddd9eac2"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00503">TargetRegisterInfo.h:503</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="../../df/d82/raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1PrintRegUnit_html_a530682bcfaabc037ef6828448d808979"><div class="ttname"><a href="../../d3/de4/classllvm_1_1PrintRegUnit.html#a530682bcfaabc037ef6828448d808979">llvm::PrintRegUnit::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00933">TargetRegisterInfo.h:933</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a35a33974faae4eb881dd6a0c45024de0"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00151">TargetRegisterInfo.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f3578b3db9bb49d5d3ac5d282b35034"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00221">TargetRegisterInfo.h:221</a></div></div>
<div class="ttc" id="namespacellvm_html_a7a7bd9bd4e9b993241e4bf85f2fb7971"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">llvm::countTrailingZeros</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_integer &amp;&amp;!std::numeric_limits&lt; T &gt;::is_signed, std::size_t &gt;::type countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/MathExtras_8h_source.html#l00049">MathExtras.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_06f60f07f4cf4ff2ccf75b14642ffc3e.html">CodeGen</a></li><li class="navelem"><a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp.html">TargetRegisterInfo.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:41:38 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
