// Seed: 1235325160
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9
);
  wire id_11;
  assign id_8 = id_11;
  parameter id_12 = 1;
  wire id_13;
  wire [-1 : 1] id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    input tri id_0,
    input supply0 id_1,
    input wand _id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5
);
  assign id_4 = id_3;
  assign id_4 = 1;
  assign id_4 = 1;
  assign id_4 = -1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_5,
      id_0,
      id_1,
      id_0,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_6 = 0;
  wire id_7;
  logic id_8, id_9[id_2 : 1];
  wire id_10;
  ;
endmodule
