{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 14:36:56 2019 " "Info: Processing started: Tue May 14 14:36:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lock -c lock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register pwd\[3\]\[0\] register cnt\[16\] 77.83 MHz 12.849 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.83 MHz between source register \"pwd\[3\]\[0\]\" and destination register \"cnt\[16\]\" (period= 12.849 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.140 ns + Longest register register " "Info: + Longest register to register delay is 12.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwd\[3\]\[0\] 1 REG LC_X6_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; REG Node = 'pwd\[3\]\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwd[3][0] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.914 ns) 2.804 ns Equal9~1 2 COMB LC_X6_Y3_N0 2 " "Info: 2: + IC(1.890 ns) + CELL(0.914 ns) = 2.804 ns; Loc. = LC_X6_Y3_N0; Fanout = 2; COMB Node = 'Equal9~1'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { pwd[3][0] Equal9~1 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.200 ns) 4.918 ns Selector32~0 3 COMB LC_X4_Y3_N8 4 " "Info: 3: + IC(1.914 ns) + CELL(0.200 ns) = 4.918 ns; Loc. = LC_X4_Y3_N8; Fanout = 4; COMB Node = 'Selector32~0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { Equal9~1 Selector32~0 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.200 ns) 5.839 ns cnt\[16\]~418 4 COMB LC_X4_Y3_N4 1 " "Info: 4: + IC(0.721 ns) + CELL(0.200 ns) = 5.839 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; COMB Node = 'cnt\[16\]~418'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Selector32~0 cnt[16]~418 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.200 ns) 7.883 ns cnt\[16\]~420 5 COMB LC_X4_Y3_N3 32 " "Info: 5: + IC(1.844 ns) + CELL(0.200 ns) = 7.883 ns; Loc. = LC_X4_Y3_N3; Fanout = 32; COMB Node = 'cnt\[16\]~420'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { cnt[16]~418 cnt[16]~420 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(1.760 ns) 12.140 ns cnt\[16\] 6 REG LC_X5_Y1_N0 5 " "Info: 6: + IC(2.497 ns) + CELL(1.760 ns) = 12.140 ns; Loc. = LC_X5_Y1_N0; Fanout = 5; REG Node = 'cnt\[16\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { cnt[16]~420 cnt[16] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.274 ns ( 26.97 % ) " "Info: Total cell delay = 3.274 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.866 ns ( 73.03 % ) " "Info: Total interconnect delay = 8.866 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.140 ns" { pwd[3][0] Equal9~1 Selector32~0 cnt[16]~418 cnt[16]~420 cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "12.140 ns" { pwd[3][0] {} Equal9~1 {} Selector32~0 {} cnt[16]~418 {} cnt[16]~420 {} cnt[16] {} } { 0.000ns 1.890ns 1.914ns 0.721ns 1.844ns 2.497ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 58; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt\[16\] 2 REG LC_X5_Y1_N0 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N0; Fanout = 5; REG Node = 'cnt\[16\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk cnt[16] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 58; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns pwd\[3\]\[0\] 2 REG LC_X6_Y3_N9 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; REG Node = 'pwd\[3\]\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk pwd[3][0] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk pwd[3][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} pwd[3][0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk pwd[3][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} pwd[3][0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.140 ns" { pwd[3][0] Equal9~1 Selector32~0 cnt[16]~418 cnt[16]~420 cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "12.140 ns" { pwd[3][0] {} Equal9~1 {} Selector32~0 {} cnt[16]~418 {} cnt[16]~420 {} cnt[16] {} } { 0.000ns 1.890ns 1.914ns 0.721ns 1.844ns 2.497ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 1.760ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk pwd[3][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} pwd[3][0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[16\] code\[3\] clk 11.838 ns register " "Info: tsu for register \"cnt\[16\]\" (data pin = \"code\[3\]\", clock pin = \"clk\") is 11.838 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.853 ns + Longest pin register " "Info: + Longest pin to register delay is 14.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns code\[3\] 1 PIN PIN_19 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_19; Fanout = 9; PIN Node = 'code\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[3] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.297 ns) + CELL(0.740 ns) 5.169 ns Equal9~0 2 COMB LC_X6_Y3_N1 2 " "Info: 2: + IC(3.297 ns) + CELL(0.740 ns) = 5.169 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'Equal9~0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { code[3] Equal9~0 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.511 ns) 7.631 ns Selector32~0 3 COMB LC_X4_Y3_N8 4 " "Info: 3: + IC(1.951 ns) + CELL(0.511 ns) = 7.631 ns; Loc. = LC_X4_Y3_N8; Fanout = 4; COMB Node = 'Selector32~0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { Equal9~0 Selector32~0 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.200 ns) 8.552 ns cnt\[16\]~418 4 COMB LC_X4_Y3_N4 1 " "Info: 4: + IC(0.721 ns) + CELL(0.200 ns) = 8.552 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; COMB Node = 'cnt\[16\]~418'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Selector32~0 cnt[16]~418 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.200 ns) 10.596 ns cnt\[16\]~420 5 COMB LC_X4_Y3_N3 32 " "Info: 5: + IC(1.844 ns) + CELL(0.200 ns) = 10.596 ns; Loc. = LC_X4_Y3_N3; Fanout = 32; COMB Node = 'cnt\[16\]~420'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { cnt[16]~418 cnt[16]~420 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(1.760 ns) 14.853 ns cnt\[16\] 6 REG LC_X5_Y1_N0 5 " "Info: 6: + IC(2.497 ns) + CELL(1.760 ns) = 14.853 ns; Loc. = LC_X5_Y1_N0; Fanout = 5; REG Node = 'cnt\[16\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { cnt[16]~420 cnt[16] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.543 ns ( 30.59 % ) " "Info: Total cell delay = 4.543 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.310 ns ( 69.41 % ) " "Info: Total interconnect delay = 10.310 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.853 ns" { code[3] Equal9~0 Selector32~0 cnt[16]~418 cnt[16]~420 cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "14.853 ns" { code[3] {} code[3]~combout {} Equal9~0 {} Selector32~0 {} cnt[16]~418 {} cnt[16]~420 {} cnt[16] {} } { 0.000ns 0.000ns 3.297ns 1.951ns 0.721ns 1.844ns 2.497ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 58; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt\[16\] 2 REG LC_X5_Y1_N0 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N0; Fanout = 5; REG Node = 'cnt\[16\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk cnt[16] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.853 ns" { code[3] Equal9~0 Selector32~0 cnt[16]~418 cnt[16]~420 cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "14.853 ns" { code[3] {} code[3]~combout {} Equal9~0 {} Selector32~0 {} cnt[16]~418 {} cnt[16]~420 {} cnt[16] {} } { 0.000ns 0.000ns 3.297ns 1.951ns 0.721ns 1.844ns 2.497ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk cnt[16] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} cnt[16] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alarm alarm~reg0 8.793 ns register " "Info: tco from clock \"clk\" to destination pin \"alarm\" through register \"alarm~reg0\" is 8.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 58; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns alarm~reg0 2 REG LC_X4_Y2_N2 47 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N2; Fanout = 47; REG Node = 'alarm~reg0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk alarm~reg0 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk alarm~reg0 } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} alarm~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.069 ns + Longest register pin " "Info: + Longest register to pin delay is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alarm~reg0 1 REG LC_X4_Y2_N2 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N2; Fanout = 47; REG Node = 'alarm~reg0'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm~reg0 } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.747 ns) + CELL(2.322 ns) 5.069 ns alarm 2 PIN PIN_2 0 " "Info: 2: + IC(2.747 ns) + CELL(2.322 ns) = 5.069 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'alarm'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { alarm~reg0 alarm } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.81 % ) " "Info: Total cell delay = 2.322 ns ( 45.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.747 ns ( 54.19 % ) " "Info: Total interconnect delay = 2.747 ns ( 54.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { alarm~reg0 alarm } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { alarm~reg0 {} alarm {} } { 0.000ns 2.747ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk alarm~reg0 } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} alarm~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { alarm~reg0 alarm } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { alarm~reg0 {} alarm {} } { 0.000ns 2.747ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwd\[2\]\[0\] code\[0\] clk -1.336 ns register " "Info: th for register \"pwd\[2\]\[0\]\" (data pin = \"code\[0\]\", clock pin = \"clk\") is -1.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 58; CLK Node = 'clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns pwd\[2\]\[0\] 2 REG LC_X2_Y2_N1 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N1; Fanout = 1; REG Node = 'pwd\[2\]\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk pwd[2][0] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk pwd[2][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} pwd[2][0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns code\[0\] 1 PIN PIN_16 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 9; PIN Node = 'code\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.182 ns) + CELL(0.591 ns) 4.905 ns pwd\[2\]\[0\] 2 REG LC_X2_Y2_N1 1 " "Info: 2: + IC(3.182 ns) + CELL(0.591 ns) = 4.905 ns; Loc. = LC_X2_Y2_N1; Fanout = 1; REG Node = 'pwd\[2\]\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { code[0] pwd[2][0] } "NODE_NAME" } } { "pwlock.vhd" "" { Text "E:/LOCK/pwlock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 35.13 % ) " "Info: Total cell delay = 1.723 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.182 ns ( 64.87 % ) " "Info: Total interconnect delay = 3.182 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { code[0] pwd[2][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { code[0] {} code[0]~combout {} pwd[2][0] {} } { 0.000ns 0.000ns 3.182ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk pwd[2][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} pwd[2][0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { code[0] pwd[2][0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { code[0] {} code[0]~combout {} pwd[2][0] {} } { 0.000ns 0.000ns 3.182ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 14:36:56 2019 " "Info: Processing ended: Tue May 14 14:36:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
