{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:34:03 2015 " "Info: Processing started: Thu Mar 26 02:34:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behavior " "Info: Found design unit 1: controlunit-behavior" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Info: Found entity 1: controlunit" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_data_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-behavior " "Info: Found design unit 1: datamemory-behavior" {  } { { "pipe_data_memory.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_data_memory.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Info: Found entity 1: datamemory" {  } { { "pipe_data_memory.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_data_memory.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_definitions.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file pipe_definitions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions " "Info: Found design unit 1: definitions" {  } { { "pipe_definitions.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_definitions.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_execution_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_execution_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execution-behavior " "Info: Found design unit 1: execution-behavior" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 execution " "Info: Found entity 1: execution" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_instr_fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_instr_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrfetch-behavior " "Info: Found design unit 1: instrfetch-behavior" {  } { { "pipe_instr_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 instrfetch " "Info: Found entity 1: instrfetch" {  } { { "pipe_instr_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_operand_fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_operand_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operandfetch-behavior " "Info: Found design unit 1: operandfetch-behavior" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 operandfetch " "Info: Found entity 1: operandfetch" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_PLL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHAR_ROM.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file CHAR_ROM.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Info: Found design unit 1: Char_ROM-a" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Info: Found entity 1: Char_ROM" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROL.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file CONTROL.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "CONTROL.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CONTROL.VHD" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "CONTROL.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CONTROL.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEBOUNCE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DEBOUNCE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/DEBOUNCE.VHD" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEMORY.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DMEMORY.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "DMEMORY.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/DMEMORY.VHD" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "DMEMORY.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/DMEMORY.VHD" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXECUTE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file EXECUTE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Info: Found design unit 1: Execute-behavior" {  } { { "EXECUTE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/EXECUTE.VHD" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Info: Found entity 1: Execute" {  } { { "EXECUTE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/EXECUTE.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDECODE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file IDECODE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Info: Found design unit 1: Idecode-behavior" {  } { { "IDECODE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/IDECODE.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Info: Found entity 1: Idecode" {  } { { "IDECODE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/IDECODE.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFETCH.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file IFETCH.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "IFETCH.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/IFETCH.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "IFETCH.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/IFETCH.VHD" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEPULSE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEPULSE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Info: Found design unit 1: onepulse-a" {  } { { "ONEPULSE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/ONEPULSE.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Info: Found entity 1: onepulse" {  } { { "ONEPULSE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/ONEPULSE.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SYNC.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA_SYNC.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Video_MIPS.vhd 3 1 " "Warning: Using design file Video_MIPS.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up3core " "Info: Found design unit 1: up3core" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Video_MIPS-behavior " "Info: Found design unit 2: Video_MIPS-behavior" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 119 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Video_MIPS " "Info: Found entity 1: Video_MIPS" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Video_MIPS " "Info: Elaborating entity \"Video_MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instruction_out Video_MIPS.vhd(285) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(285): object \"Instruction_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_Input_1_out Video_MIPS.vhd(290) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(290): object \"ALU_Input_1_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_Input_2_out Video_MIPS.vhd(291) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(291): object \"ALU_Input_2_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero_out Video_MIPS.vhd(296) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(296): object \"Zero_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_out Video_MIPS.vhd(298) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(298): object \"MemRead_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemReadData_out Video_MIPS.vhd(299) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(299): object \"MemReadData_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_out Video_MIPS.vhd(300) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(300): object \"MemWrite_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_Address_out Video_MIPS.vhd(301) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(301): object \"Mem_Address_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_Data_out Video_MIPS.vhd(302) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(302): object \"MemWrite_Data_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrite_out Video_MIPS.vhd(304) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(304): object \"RegWrite_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegister_out Video_MIPS.vhd(305) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(305): object \"WriteRegister_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteData_out Video_MIPS.vhd(306) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(306): object \"RegWriteData_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_Flush_out Video_MIPS.vhd(313) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(313): object \"IF_Flush_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ReadData1_out Video_MIPS.vhd(314) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(314): object \"IF_ReadData1_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ReadData2_out Video_MIPS.vhd(315) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(315): object \"IF_ReadData2_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_SignExtend_out Video_MIPS.vhd(316) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(316): object \"IF_SignExtend_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_Branch_out Video_MIPS.vhd(317) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(317): object \"IF_Branch_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_BranchNE_out Video_MIPS.vhd(318) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(318): object \"IF_BranchNE_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_PCPlus4_out Video_MIPS.vhd(319) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(319): object \"IF_PCPlus4_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_AddResult_out Video_MIPS.vhd(320) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(320): object \"IF_AddResult_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_Zero_out Video_MIPS.vhd(321) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(321): object \"IF_Zero_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_pp Video_MIPS.vhd(333) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(333): object \"Branch_pp\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_NE_pp Video_MIPS.vhd(335) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(335): object \"Branch_NE_pp\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NXT_PC Video_MIPS.vhd(353) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(353): object \"NXT_PC\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMRegWrite Video_MIPS.vhd(375) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(375): object \"EXMEMRegWrite\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMALU_Result Video_MIPS.vhd(376) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(376): object \"EXMEMALU_Result\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMRegister_Rd Video_MIPS.vhd(377) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(377): object \"EXMEMRegister_Rd\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMWBRegWrite Video_MIPS.vhd(378) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(378): object \"MEMWBRegWrite\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMWBRegister_Rd Video_MIPS.vhd(379) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(379): object \"MEMWBRegister_Rd\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMWBRead_Data Video_MIPS.vhd(380) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(380): object \"MEMWBRead_Data\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXRegister_Rs Video_MIPS.vhd(381) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(381): object \"IDEXRegister_Rs\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXRegister_Rt Video_MIPS.vhd(382) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(382): object \"IDEXRegister_Rt\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXMemRead_out Video_MIPS.vhd(385) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(385): object \"IDEXMemRead_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXRegister_Rt_out Video_MIPS.vhd(386) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(386): object \"IDEXRegister_Rt_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IFIDRegister_Rs_out Video_MIPS.vhd(387) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(387): object \"IFIDRegister_Rs_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IFIDRegister_Rt_out Video_MIPS.vhd(388) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(388): object \"IFIDRegister_Rt_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_Flush_ppp Video_MIPS.vhd(394) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(394): object \"IF_Flush_ppp\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PBSWITCH_7_sync Video_MIPS.vhd(421) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(421): object \"PBSWITCH_7_sync\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrfetch instrfetch:IFE " "Info: Elaborating entity \"instrfetch\" for hierarchy \"instrfetch:IFE\"" {  } { { "Video_MIPS.vhd" "IFE" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 431 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrfetch:IFE\|altsyncram:Instr_Memory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instrfetch:IFE\|altsyncram:Instr_Memory\"" {  } { { "pipe_instr_fetch.vhd" "Instr_Memory" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "instrfetch:IFE\|altsyncram:Instr_Memory " "Info: Elaborated megafunction instantiation \"instrfetch:IFE\|altsyncram:Instr_Memory\"" {  } { { "pipe_instr_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1g3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1g3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1g3 " "Info: Found entity 1: altsyncram_r1g3" {  } { { "db/altsyncram_r1g3.tdf" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/db/altsyncram_r1g3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1g3 instrfetch:IFE\|altsyncram:Instr_Memory\|altsyncram_r1g3:auto_generated " "Info: Elaborating entity \"altsyncram_r1g3\" for hierarchy \"instrfetch:IFE\|altsyncram:Instr_Memory\|altsyncram_r1g3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operandfetch operandfetch:ID " "Info: Elaborating entity \"operandfetch\" for hierarchy \"operandfetch:ID\"" {  } { { "Video_MIPS.vhd" "ID" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction pipe_operand_fetch.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at pipe_operand_fetch.vhd(72): object \"instruction\" assigned a value but never read" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne pipe_operand_fetch.vhd(77) " "Warning (10036): Verilog HDL or VHDL warning at pipe_operand_fetch.vhd(77): object \"bne\" assigned a value but never read" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[31\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[31\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[30\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[30\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[29\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[29\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[28\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[28\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[27\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[27\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[26\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[26\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[25\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[25\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[24\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[24\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[23\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[23\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[22\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[22\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[21\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[21\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[20\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[20\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[19\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[19\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[18\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[18\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[17\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[17\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[16\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[16\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[15\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[15\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[14\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[14\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[13\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[13\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[12\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[12\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[11\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[11\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[10\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[10\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[9\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[9\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[8\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[8\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[7\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[7\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[6\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[6\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[5\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[5\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[4\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[4\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[3\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[3\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[2\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[2\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[1\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[1\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add_Result_p\[0\] pipe_operand_fetch.vhd(45) " "Warning (10034): Output port \"Add_Result_p\[0\]\" at pipe_operand_fetch.vhd(45) has no driver" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[31\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[31\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[30\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[30\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[29\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[29\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[28\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[28\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[27\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[27\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[26\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[26\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[25\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[25\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[24\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[24\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[23\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[23\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[22\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[22\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[21\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[21\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[20\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[20\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[19\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[19\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[18\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[18\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[17\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[17\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sign_extend\[16\] pipe_operand_fetch.vhd(68) " "Warning (10873): Using initial value X (don't care) for net \"sign_extend\[16\]\" at pipe_operand_fetch.vhd(68)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 68 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[31\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[31\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[30\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[30\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[29\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[29\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[28\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[28\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[27\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[27\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[26\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[26\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[25\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[25\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[24\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[24\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[23\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[23\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[22\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[22\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[21\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[21\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[20\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[20\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[19\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[19\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[18\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[18\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[17\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[17\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[16\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[16\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[15\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[15\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[14\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[14\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[13\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[13\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[12\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[12\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[11\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[11\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[10\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[10\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[9\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[9\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_1\[8\] pipe_operand_fetch.vhd(69) " "Warning (10873): Using initial value X (don't care) for net \"read_data_1\[8\]\" at pipe_operand_fetch.vhd(69)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[31\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[31\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[30\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[30\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[29\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[29\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[28\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[28\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[27\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[27\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[26\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[26\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[25\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[25\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[24\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[24\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[23\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[23\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[22\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[22\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[21\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[21\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[20\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[20\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[19\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[19\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[18\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[18\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[17\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[17\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[16\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[16\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[15\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[15\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[14\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[14\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[13\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[13\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[12\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[12\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[11\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[11\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[10\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[10\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[9\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[9\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "read_data_2\[8\] pipe_operand_fetch.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"read_data_2\[8\]\" at pipe_operand_fetch.vhd(70)" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:CTRL " "Info: Elaborating entity \"controlunit\" for hierarchy \"controlunit:CTRL\"" {  } { { "Video_MIPS.vhd" "CTRL" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 501 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDEX_MemRead pipe_control_unit.vhd(70) " "Warning (10492): VHDL Process Statement warning at pipe_control_unit.vhd(70): signal \"IDEX_MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDEX_Register_Rt pipe_control_unit.vhd(71) " "Warning (10492): VHDL Process Statement warning at pipe_control_unit.vhd(71): signal \"IDEX_Register_Rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Register_Rs pipe_control_unit.vhd(71) " "Warning (10492): VHDL Process Statement warning at pipe_control_unit.vhd(71): signal \"IFID_Register_Rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDEX_Register_Rt pipe_control_unit.vhd(72) " "Warning (10492): VHDL Process Statement warning at pipe_control_unit.vhd(72): signal \"IDEX_Register_Rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Register_Rt pipe_control_unit.vhd(72) " "Warning (10492): VHDL Process Statement warning at pipe_control_unit.vhd(72): signal \"IFID_Register_Rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:EX " "Info: Elaborating entity \"execution\" for hierarchy \"execution:EX\"" {  } { { "Video_MIPS.vhd" "EX" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 522 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:MEM " "Info: Elaborating entity \"datamemory\" for hierarchy \"datamemory:MEM\"" {  } { { "Video_MIPS.vhd" "MEM" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LPM_WRITE pipe_data_memory.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at pipe_data_memory.vhd(34): object \"LPM_WRITE\" assigned a value but never read" {  } { { "pipe_data_memory.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_data_memory.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamemory:MEM\|altsyncram:datamemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"datamemory:MEM\|altsyncram:datamemory\"" {  } { { "pipe_data_memory.vhd" "datamemory" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_data_memory.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:MEM\|altsyncram:datamemory " "Info: Elaborated megafunction instantiation \"datamemory:MEM\|altsyncram:datamemory\"" {  } { { "pipe_data_memory.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_data_memory.vhd" 37 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1eh3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1eh3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1eh3 " "Info: Found entity 1: altsyncram_1eh3" {  } { { "db/altsyncram_1eh3.tdf" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/db/altsyncram_1eh3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1eh3 datamemory:MEM\|altsyncram:datamemory\|altsyncram_1eh3:auto_generated " "Info: Elaborating entity \"altsyncram_1eh3\" for hierarchy \"datamemory:MEM\|altsyncram:datamemory\|altsyncram_1eh3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 43 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:format_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:format_rom\"" {  } { { "Video_MIPS.vhd" "format_rom" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altrom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "altrom.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 77 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:format_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\"" {  } { { "LPM_ROM.tdf" "srom" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices " "Warning: Assertion warning: altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices" {  } { { "altrom.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 175 2 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 413 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:format_rom\|altrom:srom LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:format_rom " "Info: Instantiated megafunction \"LPM_ROM:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 60 " "Info: Parameter \"LPM_NUMWORDS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE format.mif " "Info: Parameter \"LPM_FILE\" = \"format.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:format_rom " "Info: Instantiated megafunction \"LPM_ROM:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 60 " "Info: Parameter \"LPM_NUMWORDS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE format.mif " "Info: Parameter \"LPM_FILE\" = \"format.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 632 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c201.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c201 " "Info: Found entity 1: altsyncram_c201" {  } { { "db/altsyncram_c201.tdf" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/db/altsyncram_c201.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c201 LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated " "Info: Elaborating entity \"altsyncram_c201\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:SYNC " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:SYNC\"" {  } { { "Video_MIPS.vhd" "SYNC" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 649 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"video_PLL:video_PLL_inst\"" {  } { { "Video_MIPS.vhd" "video_PLL_inst" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 659 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM Char_ROM:CGROM " "Info: Elaborating entity \"Char_ROM\" for hierarchy \"Char_ROM:CGROM\"" {  } { { "Video_MIPS.vhd" "CGROM" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 667 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "char_gen_rom" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "LPM_ROM.tdf" "srom" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices " "Warning: Assertion warning: altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices" {  } { { "altrom.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 175 2 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 448 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "CHAR_ROM.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Info: Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/db/altsyncram_6401.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Info: Elaborating entity \"altsyncram_6401\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:DB1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:DB1\"" {  } { { "Video_MIPS.vhd" "DB1" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 677 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulse onepulse:SP1 " "Info: Elaborating entity \"onepulse\" for hierarchy \"onepulse:SP1\"" {  } { { "Video_MIPS.vhd" "SP1" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 682 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:LCD " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:LCD\"" {  } { { "Video_MIPS.vhd" "LCD" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 685 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "onepulse:SP1\|Power_on High " "Info: Power-up level of register \"onepulse:SP1\|Power_on\" is not specified -- using power-up level of High to minimize register" {  } { { "ONEPULSE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/ONEPULSE.VHD" 17 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "onepulse:SP1\|Power_on data_in VCC " "Warning (14130): Reduced register \"onepulse:SP1\|Power_on\" with stuck data_in port to stuck value VCC" {  } { { "ONEPULSE.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/ONEPULSE.VHD" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[16\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[16\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[17\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[17\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[18\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[18\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[19\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[19\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[20\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[20\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[21\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[21\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[22\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[22\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[23\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[23\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[24\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[24\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[25\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[25\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[26\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[26\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[27\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[27\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[28\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[28\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[29\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[29\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[30\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[30\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Sign_Extend_p\[31\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Sign_Extend_p\[31\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[8\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[8\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[9\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[9\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[10\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[10\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[11\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[11\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[12\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[12\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[13\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[13\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[14\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[14\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[15\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[15\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[16\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[16\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[17\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[17\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[18\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[18\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[19\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[19\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[20\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[20\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[21\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[21\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[22\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[22\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[23\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[23\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[24\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[24\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[25\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[25\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[26\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[26\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[27\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[27\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[28\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[28\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[29\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[29\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[30\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[30\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_2_p\[31\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_2_p\[31\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[8\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[8\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[9\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[9\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[10\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[10\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[11\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[11\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[12\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[12\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[13\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[13\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[14\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[14\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[15\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[15\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[16\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[16\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[17\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[17\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[18\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[18\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[19\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[19\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[20\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[20\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[21\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[21\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[22\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[22\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[23\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[23\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[24\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[24\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[25\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[25\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[26\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[26\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[27\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[27\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[28\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[28\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[29\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[29\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[30\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[30\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|Read_Data_1_p\[31\] data_in GND " "Warning (14130): Reduced register \"operandfetch:ID\|Read_Data_1_p\[31\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "instrfetch:IFE\|PC\[0\] data_in GND " "Warning (14130): Reduced register \"instrfetch:IFE\|PC\[0\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_instr_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 123 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "instrfetch:IFE\|PC\[1\] data_in GND " "Warning (14130): Reduced register \"instrfetch:IFE\|PC\[1\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_instr_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_instr_fetch.vhd" 123 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[8\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[8\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[9\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[9\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[10\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[10\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[11\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[11\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[12\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[12\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[13\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[13\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[14\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[14\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[15\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[15\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[16\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[16\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[17\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[17\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[18\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[18\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[19\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[19\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[20\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[20\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[21\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[21\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[22\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[22\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[23\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[23\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[24\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[24\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[25\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[25\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[26\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[26\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[27\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[27\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[28\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[28\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[29\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[29\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[30\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[30\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "execution:EX\|Read_Data_2_pp\[31\] data_in GND " "Warning (14130): Reduced register \"execution:EX\|Read_Data_2_pp\[31\]\" with stuck data_in port to stuck value GND" {  } { { "pipe_execution_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_execution_unit.vhd" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[7\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[7\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[6\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[6\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[5\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[5\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[4\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[4\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[3\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[3\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[2\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[2\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[1\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[1\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[0\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[0\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[5\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[5\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[4\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[4\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[3\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[3\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[2\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[2\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[1\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[1\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[0\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[0\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "controlunit:CTRL\|MemRead_p controlunit:CTRL\|MemtoReg_p " "Info: Duplicate register \"controlunit:CTRL\|MemRead_p\" merged to single register \"controlunit:CTRL\|MemtoReg_p\"" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 17 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controlunit:CTRL\|ALU_Op_p\[1\] controlunit:CTRL\|RegDst_p " "Info: Duplicate register \"controlunit:CTRL\|ALU_Op_p\[1\]\" merged to single register \"controlunit:CTRL\|RegDst_p\"" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 116 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[0\] operandfetch:ID\|Instruction_pp\[0\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[0\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[0\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[1\] operandfetch:ID\|Instruction_pp\[1\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[1\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[1\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[2\] operandfetch:ID\|Instruction_pp\[2\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[2\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[2\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[3\] operandfetch:ID\|Instruction_pp\[3\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[3\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[3\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[4\] operandfetch:ID\|Instruction_pp\[4\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[4\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[4\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[5\] operandfetch:ID\|Instruction_pp\[5\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[5\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[5\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[6\] operandfetch:ID\|Instruction_pp\[6\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[6\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[6\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[7\] operandfetch:ID\|Instruction_pp\[7\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[7\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[7\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[8\] operandfetch:ID\|Instruction_pp\[8\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[8\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[8\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[9\] operandfetch:ID\|Instruction_pp\[9\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[9\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[9\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[10\] operandfetch:ID\|Instruction_pp\[10\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[10\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[10\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_1_p\[0\] operandfetch:ID\|Instruction_pp\[11\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_1_p\[0\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[11\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[11\] operandfetch:ID\|Instruction_pp\[11\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[11\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[11\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_1_p\[1\] operandfetch:ID\|Instruction_pp\[12\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_1_p\[1\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[12\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[12\] operandfetch:ID\|Instruction_pp\[12\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[12\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[12\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_1_p\[2\] operandfetch:ID\|Instruction_pp\[13\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_1_p\[2\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[13\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[13\] operandfetch:ID\|Instruction_pp\[13\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[13\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[13\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_1_p\[3\] operandfetch:ID\|Instruction_pp\[14\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_1_p\[3\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[14\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[14\] operandfetch:ID\|Instruction_pp\[14\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[14\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[14\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_1_p\[4\] operandfetch:ID\|Instruction_pp\[15\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_1_p\[4\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[15\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Sign_Extend_p\[15\] operandfetch:ID\|Instruction_pp\[15\] " "Info: Duplicate register \"operandfetch:ID\|Sign_Extend_p\[15\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[15\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_0_p\[0\] operandfetch:ID\|Instruction_pp\[16\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_0_p\[0\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[16\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_0_p\[1\] operandfetch:ID\|Instruction_pp\[17\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_0_p\[1\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[17\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_0_p\[2\] operandfetch:ID\|Instruction_pp\[18\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_0_p\[2\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[18\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_0_p\[3\] operandfetch:ID\|Instruction_pp\[19\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_0_p\[3\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[19\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_0_p\[4\] operandfetch:ID\|Instruction_pp\[20\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_0_p\[4\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[20\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_2_p\[0\] operandfetch:ID\|Instruction_pp\[21\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_2_p\[0\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[21\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_2_p\[1\] operandfetch:ID\|Instruction_pp\[22\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_2_p\[1\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[22\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_2_p\[2\] operandfetch:ID\|Instruction_pp\[23\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_2_p\[2\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[23\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_2_p\[3\] operandfetch:ID\|Instruction_pp\[24\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_2_p\[3\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[24\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "operandfetch:ID\|Write_Address_2_p\[4\] operandfetch:ID\|Instruction_pp\[25\] " "Info: Duplicate register \"operandfetch:ID\|Write_Address_2_p\[4\]\" merged to single register \"operandfetch:ID\|Instruction_pp\[25\]\"" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_SYNC:SYNC\|green_out VGA_SYNC:SYNC\|red_out " "Info: Duplicate register \"VGA_SYNC:SYNC\|green_out\" merged to single register \"VGA_SYNC:SYNC\|red_out\"" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 11 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controlunit:CTRL\|IF_Flush controlunit:CTRL\|ALU_Op_p\[0\] " "Info: Duplicate register \"controlunit:CTRL\|IF_Flush\" merged to single register \"controlunit:CTRL\|ALU_Op_p\[0\]\"" {  } { { "pipe_control_unit.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_control_unit.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[0\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[0\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[1\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[1\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[2\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[2\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[3\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[3\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[4\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[4\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[5\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[5\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[6\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[6\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "operandfetch:ID\|register_array\[0\]\[7\] " "Warning (14110): No clock transition on \"operandfetch:ID\|register_array\[0\]\[7\]\" register due to stuck clock or clock enable" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "operandfetch:ID\|register_array\[0\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"operandfetch:ID\|register_array\[0\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "VGA_SYNC:SYNC\|pixel_row\[9\] data_in GND " "Warning (14130): Reduced register \"VGA_SYNC:SYNC\|pixel_row\[9\]\" with stuck data_in port to stuck value GND" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 97 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Video_MIPS\|LCD_Display:LCD\|next_command 13 " "Info: State machine \"\|Video_MIPS\|LCD_Display:LCD\|next_command\" contains 13 states" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Video_MIPS\|LCD_Display:LCD\|state 13 " "Info: State machine \"\|Video_MIPS\|LCD_Display:LCD\|state\" contains 13 states" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Video_MIPS\|LCD_Display:LCD\|next_command " "Info: Selected Auto state machine encoding method for state machine \"\|Video_MIPS\|LCD_Display:LCD\|next_command\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Video_MIPS\|LCD_Display:LCD\|next_command " "Info: Encoding result for state machine \"\|Video_MIPS\|LCD_Display:LCD\|next_command\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.display_clear " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.display_clear\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.display_off " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.display_off\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.reset3 " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.reset3\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.hold " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.hold\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.reset1 " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.reset1\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.drop_lcd_e " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.drop_lcd_e\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.return_home " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.return_home\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.line2 " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.line2\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.print_string " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.print_string\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.mode_set " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.mode_set\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.display_on " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.display_on\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.func_set " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.func_set\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|next_command.reset2 " "Info: Encoded state bit \"LCD_Display:LCD\|next_command.reset2\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.reset2 0000000000000 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.reset2\" uses code string \"0000000000000\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.func_set 0000000000011 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.func_set\" uses code string \"0000000000011\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.display_on 0000000000101 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.display_on\" uses code string \"0000000000101\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.mode_set 0000000001001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.mode_set\" uses code string \"0000000001001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.print_string 0000000010001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.print_string\" uses code string \"0000000010001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.line2 0000000100001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.line2\" uses code string \"0000000100001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.return_home 0000001000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.return_home\" uses code string \"0000001000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.drop_lcd_e 0000010000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.drop_lcd_e\" uses code string \"0000010000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.reset1 0000100000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.reset1\" uses code string \"0000100000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.hold 0001000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.hold\" uses code string \"0001000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.reset3 0010000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.reset3\" uses code string \"0010000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.display_off 0100000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.display_off\" uses code string \"0100000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|next_command.display_clear 1000000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|next_command.display_clear\" uses code string \"1000000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Video_MIPS\|LCD_Display:LCD\|state " "Info: Selected Auto state machine encoding method for state machine \"\|Video_MIPS\|LCD_Display:LCD\|state\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Video_MIPS\|LCD_Display:LCD\|state " "Info: Encoding result for state machine \"\|Video_MIPS\|LCD_Display:LCD\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.display_clear " "Info: Encoded state bit \"LCD_Display:LCD\|state.display_clear\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.display_off " "Info: Encoded state bit \"LCD_Display:LCD\|state.display_off\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.reset3 " "Info: Encoded state bit \"LCD_Display:LCD\|state.reset3\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.reset2 " "Info: Encoded state bit \"LCD_Display:LCD\|state.reset2\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.hold " "Info: Encoded state bit \"LCD_Display:LCD\|state.hold\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.drop_lcd_e " "Info: Encoded state bit \"LCD_Display:LCD\|state.drop_lcd_e\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.return_home " "Info: Encoded state bit \"LCD_Display:LCD\|state.return_home\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.line2 " "Info: Encoded state bit \"LCD_Display:LCD\|state.line2\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.print_string " "Info: Encoded state bit \"LCD_Display:LCD\|state.print_string\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.mode_set " "Info: Encoded state bit \"LCD_Display:LCD\|state.mode_set\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.display_on " "Info: Encoded state bit \"LCD_Display:LCD\|state.display_on\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.func_set " "Info: Encoded state bit \"LCD_Display:LCD\|state.func_set\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:LCD\|state.reset1 " "Info: Encoded state bit \"LCD_Display:LCD\|state.reset1\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.reset1 0000000000000 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.reset1\" uses code string \"0000000000000\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.func_set 0000000000011 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.func_set\" uses code string \"0000000000011\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.display_on 0000000000101 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.display_on\" uses code string \"0000000000101\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.mode_set 0000000001001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.mode_set\" uses code string \"0000000001001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.print_string 0000000010001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.print_string\" uses code string \"0000000010001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.line2 0000000100001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.line2\" uses code string \"0000000100001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.return_home 0000001000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.return_home\" uses code string \"0000001000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.drop_lcd_e 0000010000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.drop_lcd_e\" uses code string \"0000010000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.hold 0000100000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.hold\" uses code string \"0000100000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.reset2 0001000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.reset2\" uses code string \"0001000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.reset3 0010000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.reset3\" uses code string \"0010000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.display_off 0100000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.display_off\" uses code string \"0100000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Video_MIPS\|LCD_Display:LCD\|state.display_clear 1000000000001 " "Info: State \"\|Video_MIPS\|LCD_Display:LCD\|state.display_clear\" uses code string \"1000000000001\"" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:LCD\|next_command.drop_lcd_e data_in GND " "Warning (14130): Reduced register \"LCD_Display:LCD\|next_command.drop_lcd_e\" with stuck data_in port to stuck value GND" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:LCD\|next_command.hold data_in GND " "Warning (14130): Reduced register \"LCD_Display:LCD\|next_command.hold\" with stuck data_in port to stuck value GND" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:LCD\|next_command.reset1 data_in GND " "Warning (14130): Reduced register \"LCD_Display:LCD\|next_command.reset1\" with stuck data_in port to stuck value GND" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" stuck at VCC" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_1 " "Warning (15610): No output dependent on input pin \"DIPSwitch_1\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_2 " "Warning (15610): No output dependent on input pin \"DIPSwitch_2\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_4 " "Warning (15610): No output dependent on input pin \"DIPSwitch_4\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 112 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1603 " "Info: Implemented 1603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1498 " "Info: Implemented 1498 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Info: Implemented 78 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 277 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 277 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Allocated 302 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:34:37 2015 " "Info: Processing ended: Thu Mar 26 02:34:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:34:37 2015 " "Info: Processing started: Thu Mar 26 02:34:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Video_MIPS EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Video_MIPS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock  " "Info: Automatically promoted node clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux32~1429 " "Info: Destination node Mux32~1429" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 753 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux32~1429 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux32~1429 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~5 " "Info: Destination node clock~5" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:SYNC\|vert_sync_out  " "Info: Automatically promoted node VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Vsync " "Info: Destination node VGA_Vsync" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { VGA_Vsync } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_Vsync" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 109 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Info: Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_E " "Info: Destination node LCD_Display:LCD\|LCD_E" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 44 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_E } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_E } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_RW_INT " "Info: Destination node LCD_Display:LCD\|LCD_RW_INT" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 249 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RW_INT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_RS " "Info: Destination node LCD_Display:LCD\|LCD_RS" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 44 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RS } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.print_string " "Info: Destination node LCD_Display:LCD\|state.print_string" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.print_string } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.print_string } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|next_command.display_off~7 " "Info: Destination node LCD_Display:LCD\|next_command.display_off~7" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.display_off~7 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.display_off~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|next_command.print_string " "Info: Destination node LCD_Display:LCD\|next_command.print_string" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.print_string } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.print_string } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.reset1~603 " "Info: Destination node LCD_Display:LCD\|state.reset1~603" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~603 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~603 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.reset1~604 " "Info: Destination node LCD_Display:LCD\|state.reset1~604" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~604 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~604 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|CLK_400HZ_Enable~72 " "Info: Destination node LCD_Display:LCD\|CLK_400HZ_Enable~72" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 62 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|CLK_400HZ_Enable~72 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|CLK_400HZ_Enable~72 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|DATA_BUS_VALUE\[0\] " "Info: Destination node LCD_Display:LCD\|DATA_BUS_VALUE\[0\]" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 249 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|DATA_BUS_VALUE[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll clk\[0\] Video_clock_out " "Warning: PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"Video_clock_out\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "video_PLL.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 86 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 659 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 110 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.748 ns register register " "Info: Estimated most critical path is register to register delay of 5.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operandfetch:ID\|register_array\[16\]\[2\] 1 REG LAB_X33_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y17; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[16\]\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operandfetch:ID|register_array[16][2] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.420 ns) 0.623 ns operandfetch:ID\|Read_Data_2_p~1722 2 COMB LAB_X33_Y17 1 " "Info: 2: + IC(0.203 ns) + CELL(0.420 ns) = 0.623 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1722'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.623 ns" { operandfetch:ID|register_array[16][2] operandfetch:ID|Read_Data_2_p~1722 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.437 ns) 2.448 ns operandfetch:ID\|Read_Data_2_p~1723 3 COMB LAB_X42_Y14 1 " "Info: 3: + IC(1.388 ns) + CELL(0.437 ns) = 2.448 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1723'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.825 ns" { operandfetch:ID|Read_Data_2_p~1722 operandfetch:ID|Read_Data_2_p~1723 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 3.776 ns operandfetch:ID\|Read_Data_2_p~1724 4 COMB LAB_X40_Y18 1 " "Info: 4: + IC(1.178 ns) + CELL(0.150 ns) = 3.776 ns; Loc. = LAB_X40_Y18; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1724'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.328 ns" { operandfetch:ID|Read_Data_2_p~1723 operandfetch:ID|Read_Data_2_p~1724 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.271 ns) 5.099 ns operandfetch:ID\|Read_Data_2_p~1727 5 COMB LAB_X37_Y15 1 " "Info: 5: + IC(1.052 ns) + CELL(0.271 ns) = 5.099 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1727'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.323 ns" { operandfetch:ID|Read_Data_2_p~1724 operandfetch:ID|Read_Data_2_p~1727 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.664 ns operandfetch:ID\|Read_Data_2_p~1728 6 COMB LAB_X37_Y15 1 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 5.664 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1728'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { operandfetch:ID|Read_Data_2_p~1727 operandfetch:ID|Read_Data_2_p~1728 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.748 ns operandfetch:ID\|Read_Data_2_p\[2\] 7 REG LAB_X37_Y15 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.748 ns; Loc. = LAB_X37_Y15; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Read_Data_2_p~1728 operandfetch:ID|Read_Data_2_p[2] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 31.00 % ) " "Info: Total cell delay = 1.782 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.966 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.966 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.748 ns" { operandfetch:ID|register_array[16][2] operandfetch:ID|Read_Data_2_p~1722 operandfetch:ID|Read_Data_2_p~1723 operandfetch:ID|Read_Data_2_p~1724 operandfetch:ID|Read_Data_2_p~1727 operandfetch:ID|Read_Data_2_p~1728 operandfetch:ID|Read_Data_2_p[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Red 0 " "Info: Pin \"VGA_Red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Green 0 " "Info: Pin \"VGA_Green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Blue 0 " "Info: Pin \"VGA_Blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Hsync 0 " "Info: Pin \"VGA_Hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Vsync 0 " "Info: Pin \"VGA_Vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_blank_out 0 " "Info: Pin \"Video_blank_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_clock_out 0 " "Info: Pin \"Video_clock_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { LCD_ON } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 114 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "LCD_Display:LCD\|LCD_RW_INT (inverted) " "Info: Following pins have the same output enable: LCD_Display:LCD\|LCD_RW_INT (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.fit.smsg " "Info: Generated suppressed messages file C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Allocated 328 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:35:04 2015 " "Info: Processing ended: Thu Mar 26 02:35:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:35:05 2015 " "Info: Processing started: Thu Mar 26 02:35:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Allocated 294 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:35:28 2015 " "Info: Processing ended: Thu Mar 26 02:35:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:35:28 2015 " "Info: Processing started: Thu Mar 26 02:35:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 50.0 MHz Clock_48Mhz 48.0 MHz Cyclone II " "Warning: Clock \"Clock_48Mhz\" frequency requirement of 48.0 MHz overrides \"Cyclone II\" PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "MIPS_clock " "Warning: Clock Setting \"MIPS_clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 24.0 MHz 25.2 MHz " "Warning: ClockLock PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 24.0 MHz overrides default required fmax of 25.2 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:SYNC\|vert_sync_out " "Info: Detected ripple clock \"VGA_SYNC:SYNC\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:SYNC\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register operandfetch:ID\|register_array\[5\]\[3\] register operandfetch:ID\|Read_Data_2_p\[3\] 14.335 ns " "Info: Slack time is 14.335 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"operandfetch:ID\|register_array\[5\]\[3\]\" and destination register \"operandfetch:ID\|Read_Data_2_p\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "76.95 MHz 12.996 ns " "Info: Fmax is 76.95 MHz (period= 12.996 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.624 ns + Largest register register " "Info: + Largest register to register requirement is 20.624 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns + Largest " "Info: + Largest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.092 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 5.092 ns operandfetch:ID\|Read_Data_2_p\[3\] 5 REG LCFF_X37_Y17_N13 4 " "Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 5.092 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.00 % ) " "Info: Total cell delay = 1.324 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.768 ns ( 74.00 % ) " "Info: Total interconnect delay = 3.768 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.087 ns - Longest register " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.087 ns operandfetch:ID\|register_array\[5\]\[3\] 5 REG LCFF_X35_Y17_N3 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 5.087 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[5\]\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.03 % ) " "Info: Total cell delay = 1.324 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.763 ns ( 73.97 % ) " "Info: Total interconnect delay = 3.763 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.289 ns - Longest register register " "Info: - Longest register to register delay is 6.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operandfetch:ID\|register_array\[5\]\[3\] 1 REG LCFF_X35_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N3; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[5\]\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.150 ns) 0.657 ns operandfetch:ID\|Read_Data_2_p~1670 2 COMB LCCOMB_X36_Y17_N24 1 " "Info: 2: + IC(0.507 ns) + CELL(0.150 ns) = 0.657 ns; Loc. = LCCOMB_X36_Y17_N24; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1670'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.657 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 1.355 ns operandfetch:ID\|Read_Data_2_p~1671 3 COMB LCCOMB_X36_Y17_N28 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 1.355 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1671'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.624 ns) + CELL(0.275 ns) 4.254 ns operandfetch:ID\|Read_Data_2_p~1672 4 COMB LCCOMB_X35_Y14_N6 1 " "Info: 4: + IC(2.624 ns) + CELL(0.275 ns) = 4.254 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1672'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.438 ns) 5.683 ns operandfetch:ID\|Read_Data_2_p~1675 5 COMB LCCOMB_X37_Y17_N14 1 " "Info: 5: + IC(0.991 ns) + CELL(0.438 ns) = 5.683 ns; Loc. = LCCOMB_X37_Y17_N14; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1675'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.429 ns" { operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 6.205 ns operandfetch:ID\|Read_Data_2_p~1686 6 COMB LCCOMB_X37_Y17_N12 1 " "Info: 6: + IC(0.251 ns) + CELL(0.271 ns) = 6.205 ns; Loc. = LCCOMB_X37_Y17_N12; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1686'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.289 ns operandfetch:ID\|Read_Data_2_p\[3\] 7 REG LCFF_X37_Y17_N13 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.289 ns; Loc. = LCFF_X37_Y17_N13; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.656 ns ( 26.33 % ) " "Info: Total cell delay = 1.656 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 73.67 % ) " "Info: Total interconnect delay = 4.633 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.289 ns" { operandfetch:ID|register_array[5][3] {} operandfetch:ID|Read_Data_2_p~1670 {} operandfetch:ID|Read_Data_2_p~1671 {} operandfetch:ID|Read_Data_2_p~1672 {} operandfetch:ID|Read_Data_2_p~1675 {} operandfetch:ID|Read_Data_2_p~1686 {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 0.507ns 0.260ns 2.624ns 0.991ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.438ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.092 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|register_array[5][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.087 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|register_array[5][3] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.017ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.289 ns" { operandfetch:ID|register_array[5][3] operandfetch:ID|Read_Data_2_p~1670 operandfetch:ID|Read_Data_2_p~1671 operandfetch:ID|Read_Data_2_p~1672 operandfetch:ID|Read_Data_2_p~1675 operandfetch:ID|Read_Data_2_p~1686 operandfetch:ID|Read_Data_2_p[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.289 ns" { operandfetch:ID|register_array[5][3] {} operandfetch:ID|Read_Data_2_p~1670 {} operandfetch:ID|Read_Data_2_p~1671 {} operandfetch:ID|Read_Data_2_p~1672 {} operandfetch:ID|Read_Data_2_p~1675 {} operandfetch:ID|Read_Data_2_p~1686 {} operandfetch:ID|Read_Data_2_p[3] {} } { 0.000ns 0.507ns 0.260ns 2.624ns 0.991ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.438ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_48Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_48Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register reset register operandfetch:ID\|Instruction_pp\[24\] -1.666 ns " "Info: Minimum slack time is -1.666 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"reset\" and destination register \"operandfetch:ID\|Instruction_pp\[24\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.795 ns + Shortest register register " "Info: + Shortest register to register delay is 0.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset 1 REG LCFF_X30_Y24_N23 189 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.371 ns) 0.711 ns operandfetch:ID\|Write_Address_2_p~59 2 COMB LCCOMB_X30_Y24_N24 1 " "Info: 2: + IC(0.340 ns) + CELL(0.371 ns) = 0.711 ns; Loc. = LCCOMB_X30_Y24_N24; Fanout = 1; COMB Node = 'operandfetch:ID\|Write_Address_2_p~59'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.711 ns" { reset operandfetch:ID|Write_Address_2_p~59 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.795 ns operandfetch:ID\|Instruction_pp\[24\] 3 REG LCFF_X30_Y24_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.795 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 3; REG Node = 'operandfetch:ID\|Instruction_pp\[24\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.455 ns ( 57.23 % ) " "Info: Total cell delay = 0.455 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 42.77 % ) " "Info: Total interconnect delay = 0.340 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { reset operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.795 ns" { reset {} operandfetch:ID|Write_Address_2_p~59 {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.461 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.461 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.445 ns + Smallest " "Info: + Smallest clock skew is 2.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.099 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.787 ns) 2.900 ns clock 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(1.022 ns) + CELL(0.787 ns) = 2.900 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 3.533 ns clock~clkctrl 4 COMB CLKCTRL_G1 518 " "Info: 4: + IC(0.633 ns) + CELL(0.000 ns) = 3.533 ns; Loc. = CLKCTRL_G1; Fanout = 518; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 5.099 ns operandfetch:ID\|Instruction_pp\[24\] 5 REG LCFF_X30_Y24_N25 3 " "Info: 5: + IC(1.029 ns) + CELL(0.537 ns) = 5.099 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 3; REG Node = 'operandfetch:ID\|Instruction_pp\[24\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.97 % ) " "Info: Total cell delay = 1.324 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 74.03 % ) " "Info: Total interconnect delay = 3.775 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.795 ns" { reset operandfetch:ID|Write_Address_2_p~59 operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.795 ns" { reset {} operandfetch:ID|Write_Address_2_p~59 {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl clock clock~clkctrl operandfetch:ID|Instruction_pp[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} clock {} clock~clkctrl {} operandfetch:ID|Instruction_pp[24] {} } { 0.000ns 1.091ns 1.022ns 0.633ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 109 " "Warning: Can't achieve minimum setup and hold requirement video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 109 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "reset SW8 Clock_48Mhz 6.359 ns register " "Info: tsu for register \"reset\" (data pin = \"SW8\", clock pin = \"Clock_48Mhz\") is 6.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.691 ns + Longest pin register " "Info: + Longest pin to register delay is 6.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW8 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.615 ns) + CELL(0.150 ns) 6.607 ns reset~65 2 COMB LCCOMB_X30_Y24_N22 1 " "Info: 2: + IC(5.615 ns) + CELL(0.150 ns) = 6.607 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 1; COMB Node = 'reset~65'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.765 ns" { SW8 reset~65 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.691 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.691 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { reset~65 reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 16.08 % ) " "Info: Total cell delay = 1.076 ns ( 16.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.615 ns ( 83.92 % ) " "Info: Total interconnect delay = 5.615 ns ( 83.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.691 ns" { SW8 reset~65 reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.691 ns" { SW8 {} SW8~combout {} reset~65 {} reset {} } { 0.000ns 0.000ns 5.615ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns reset 3 REG LCFF_X30_Y24_N23 189 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X30_Y24_N23; Fanout = 189; REG Node = 'reset'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.691 ns" { SW8 reset~65 reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.691 ns" { SW8 {} SW8~combout {} reset~65 {} reset {} } { 0.000ns 0.000ns 5.615ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.654 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_48Mhz Video_blank_out VGA_SYNC:SYNC\|video_on_v 7.108 ns register " "Info: tco from clock \"Clock_48Mhz\" to destination pin \"Video_blank_out\" through register \"VGA_SYNC:SYNC\|video_on_v\" is 7.108 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.667 ns VGA_SYNC:SYNC\|video_on_v 3 REG LCFF_X25_Y18_N1 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.576 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.130 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:SYNC|video_on_v {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.549 ns + Longest register pin " "Info: + Longest register to pin delay is 6.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:SYNC\|video_on_v 1 REG LCFF_X25_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_v'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.438 ns) 1.549 ns VGA_SYNC:SYNC\|video_blank_out 2 COMB LCCOMB_X25_Y24_N0 3 " "Info: 2: + IC(1.111 ns) + CELL(0.438 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 3; COMB Node = 'VGA_SYNC:SYNC\|video_blank_out'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.202 ns) + CELL(2.798 ns) 6.549 ns Video_blank_out 3 PIN PIN_D6 0 " "Info: 3: + IC(2.202 ns) + CELL(2.798 ns) = 6.549 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'Video_blank_out'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.000 ns" { VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 49.41 % ) " "Info: Total cell delay = 3.236 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 50.59 % ) " "Info: Total interconnect delay = 3.313 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.549 ns" { VGA_SYNC:SYNC|video_on_v {} VGA_SYNC:SYNC|video_blank_out {} Video_blank_out {} } { 0.000ns 1.111ns 2.202ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_v } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:SYNC|video_on_v {} } { 0.000ns 1.091ns 1.039ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { VGA_SYNC:SYNC|video_on_v VGA_SYNC:SYNC|video_blank_out Video_blank_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "6.549 ns" { VGA_SYNC:SYNC|video_on_v {} VGA_SYNC:SYNC|video_blank_out {} Video_blank_out {} } { 0.000ns 1.111ns 2.202ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "switch_sync\[2\] DIPSwitch_3 Clock_48Mhz -2.498 ns register " "Info: th for register \"switch_sync\[2\]\" (data pin = \"DIPSwitch_3\", clock pin = \"Clock_48Mhz\") is -2.498 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 107 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.650 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 134 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 134; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns switch_sync\[2\] 3 REG LCFF_X25_Y24_N3 1 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X25_Y24_N3; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} switch_sync[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.056 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DIPSwitch_3 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'DIPSwitch_3'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIPSwitch_3 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.149 ns) 2.972 ns switch_sync\[2\]~feeder 2 COMB LCCOMB_X25_Y24_N2 1 " "Info: 2: + IC(1.824 ns) + CELL(0.149 ns) = 2.972 ns; Loc. = LCCOMB_X25_Y24_N2; Fanout = 1; COMB Node = 'switch_sync\[2\]~feeder'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.973 ns" { DIPSwitch_3 switch_sync[2]~feeder } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.056 ns switch_sync\[2\] 3 REG LCFF_X25_Y24_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.056 ns; Loc. = LCFF_X25_Y24_N3; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 948 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 40.31 % ) " "Info: Total cell delay = 1.232 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 59.69 % ) " "Info: Total interconnect delay = 1.824 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.056 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.056 ns" { DIPSwitch_3 {} DIPSwitch_3~combout {} switch_sync[2]~feeder {} switch_sync[2] {} } { 0.000ns 0.000ns 1.824ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.650 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} switch_sync[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.056 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.056 ns" { DIPSwitch_3 {} DIPSwitch_3~combout {} switch_sync[2]~feeder {} switch_sync[2] {} } { 0.000ns 0.000ns 1.824ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Allocated 228 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:35:49 2015 " "Info: Processing ended: Thu Mar 26 02:35:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 289 s " "Info: Quartus II Full Compilation was successful. 0 errors, 289 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
