library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Mux4dig1 is
	port
	(
		clk: in std_logic;
		dig0:in std_logic_vector(3 downto 0);
		dig1:in std_logic_vector(3 downto 0);
		dig2:in std_logic_vector(3 downto 0);
		dig3:in std_logic_vector(3 downto 0);
		
		
		--output ports
		LED : out std_logic_vector(7 downto 0);

		--Expansion Header UFPE/DES kit
		-- input ports
		ehkey : in std_logic_vector(9 downto 0);-- bits 0-7=>chaves; bits 8 e 9 => pushbutton
		
		-- output ports
		dig7seg : out std_logic_vector(1 downto 0); -- Seletor do display
		d7seg : out std_logic_vector(8 downto 0) -- Indicator de 7seg selecionado por dig7seg
		
	);
end teste0;


architecture behaviorOfTest of teste0 is
signal keyClk:std_logic;
begin
--x1: work.decod7seg port map (clk=>CLOCK_50,bin=>ehkey(3 downto 0),out=>)
c0: work.debounce port map(clk=>CLOCK_50,button=>ehkey(8),
result=>keyClk);

c1: work.BinaryCounterMod port map(clk=>keyClk,
reset=>ehkey(7),
M=>5,
maxOut=>LED(7), Q=>LED(3 downto 0));

end behaviorOfTest;
