[
  {
    "index": 0,
    "papers": [
      {
        "key": "conf/aspdac/LiHT0ZWLQLLSCBZ24",
        "author": "Xingquan Li and\nZengrong Huang and\nSimin Tao and\nZhipeng Huang and\nChunan Zhuang and\nHao Wang and\nYifan Li and\nYihang Qiu and\nGuojie Luo and\nHuawei Li and\nHaihua Shen and\nMingyu Chen and\nDongbo Bu and\nWenxing Zhu and\nYe Cai and\nXiaoming Xiong and\nYing Jiang and\nYi Heng and\nPeng Zhang and\nBei Yu and\nBiwei Xie and\nYungang Bao",
        "title": "iEDA: An Open-source infrastructure of {EDA}"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "journals/corr/abs-2305-14019",
        "author": "Kaiyan Chang and\nYing Wang and\nHaimeng Ren and\nMengdi Wang and\nShengwen Liang and\nYinhe Han and\nHuawei Li and\nXiaowei Li",
        "title": "ChipGPT: How far are we from natural language hardware design"
      },
      {
        "key": "journals/corr/abs-2311-04887",
        "author": "Shailja Thakur and\nJason Blocklove and\nHammond Pearce and\nBenjamin Tan and\nSiddharth Garg and\nRamesh Karri",
        "title": "AutoChip: Automating {HDL} Generation Using {LLM} Feedback"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "journals/todaes/ThakurAPTDKG24",
        "author": "Shailja Thakur and\nBaleegh Ahmad and\nHammond Pearce and\nBenjamin Tan and\nBrendan Dolan{-}Gavitt and\nRamesh Karri and\nSiddharth Garg",
        "title": "VeriGen: {A} Large Language Model for Verilog Code Generation"
      },
      {
        "key": "conf/icml/PeiZYH024",
        "author": "Zehua Pei and\nHui{-}Ling Zhen and\nMingxuan Yuan and\nYu Huang and\nBei Yu",
        "title": "BetterV: Controlled Verilog Generation with Discriminative Guidance"
      },
      {
        "key": "journals/corr/abs-2407-10424",
        "author": "Yang Zhao and\nDi Huang and\nChongxiao Li and\nPengwei Jin and\nZiyuan Nan and\nTianYun Ma and\nLei Qi and\nYansong Pan and\nZhenxing Zhang and\nRui Zhang and\nXishan Zhang and\nZidong Du and\nQi Guo and\nXing Hu and\nYunji Chen",
        "title": "CodeV: Empowering LLMs for Verilog Generation through Multi-Level\nSummarization"
      },
      {
        "key": "journals/corr/abs-2407-18333",
        "author": "Mingzhe Gao and\nJieru Zhao and\nZhe Lin and\nWenchao Ding and\nXiaofeng Hou and\nYu Feng and\nChao Li and\nMinyi Guo",
        "title": "AutoVCoder: {A} Systematic Framework for Automated Verilog Code Generation\nusing LLMs"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "journals/corr/abs-2312-08617",
        "author": "Shang Liu and\nWenji Fang and\nYao Lu and\nQijun Zhang and\nHongce Zhang and\nZhiyao Xie",
        "title": "RTLCoder: Outperforming {GPT-3.5} in Design {RTL} Generation with\nOur Open-Source Dataset and Lightweight Solution"
      },
      {
        "key": "journals/corr/abs-2408-08927",
        "author": "Chia{-}Tung Ho and\nHaoxing Ren and\nBrucek Khailany",
        "title": "VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning\nand Abstract Syntax Tree (AST)-based Waveform Tracing Tool"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "conf/dac/ChangWY0JZCLYZZ24",
        "author": "Kaiyan Chang and\nKun Wang and\nNan Yang and\nYing Wang and\nDantong Jin and\nWenlong Zhu and\nZhirong Chen and\nCangyuan Li and\nHao Yan and\nYunhao Zhou and\nZhuoliang Zhao and\nYuan Cheng and\nYudong Pan and\nYiqi Liu and\nMengdi Wang and\nShengwen Liang and\nYinhe Han and\nHuawei Li and\nXiaowei Li",
        "title": "Data is all you need: Finetuning LLMs for Chip Design via an Automated\ndesign-data augmentation framework"
      },
      {
        "key": "journals/tcad/WuHZYZZY24",
        "author": "Haoyuan Wu and\nZhuolun He and\nXinyun Zhang and\nXufeng Yao and\nSu Zheng and\nHaisheng Zheng and\nBei Yu",
        "title": "ChatEDA: {A} Large Language Model Powered Autonomous Agent for {EDA}"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "conf/aspdac/LuLZX24",
        "author": "Yao Lu and\nShang Liu and\nQijun Zhang and\nZhiyao Xie",
        "title": "{RTLLM:} An Open-Source Benchmark for Design {RTL} Generation with\nLarge Language Model"
      },
      {
        "key": "journals/corr/abs-2407-01910",
        "author": "Yongan Zhang and\nZhongzhi Yu and\nYonggan Fu and\nCheng Wan and\nYingyan Celine Lin",
        "title": "MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog\nGeneration"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "journals/corr/abs-2406-04373",
        "author": "Ruiyang Ma and\nYuxin Yang and\nZiqian Liu and\nJiaxi Zhang and\nMin Li and\nJunhua Huang and\nGuojie Luo",
        "title": "VerilogReader: LLM-Aided Hardware Test Generation"
      },
      {
        "key": "journals/corr/abs-2405-02326",
        "author": "Jason Blocklove and\nSiddharth Garg and\nRamesh Karri and\nHammond Pearce",
        "title": "Evaluating LLMs for Hardware Design and Test"
      },
      {
        "key": "conf/date/XiaoDYCWZDWTX24",
        "author": "Chao Xiao and\nYifei Deng and\nZhijie Yang and\nRenzhi Chen and\nHong Wang and\nJingyue Zhao and\nHuadong Dai and\nLei Wang and\nYuhua Tang and\nWeixia Xu",
        "title": "LLM-Based Processor Verification: {A} Case Study for Neuronnorphic\nProcessor"
      },
      {
        "key": "journals/corr/abs-2310-04535",
        "author": "Zixi Zhang and\nGreg Chadwick and\nHugo McNally and\nYiren Zhao and\nRobert D. Mullins",
        "title": "{LLM4DV:} Using Large Language Models for Hardware Test Stimuli Generation"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "conf/mlcad/BlockloveGKP23",
        "author": "Jason Blocklove and\nSiddharth Garg and\nRamesh Karri and\nHammond Pearce",
        "title": "Chip-Chat: Challenges and Opportunities in Conversational Hardware\nDesign"
      },
      {
        "key": "journals/corr/abs-2311-00176",
        "author": "Mingjie Liu and\nTeodor{-}Dumitru Ene and\nRobert Kirby and\nChris Cheng and\nNathaniel Ross Pinckney and\nRongjian Liang and\nJonah Alben and\nHimyanshu Anand and\nSanmitra Banerjee and\nIsmet Bayraktaroglu and\nBonita Bhaskaran and\nBryan Catanzaro and\nArjun Chaudhuri and\nSharon Clay and\nBill Dally and\nLaura Dang and\nParikshit Deshpande and\nSiddhanth Dhodhi and\nSameer Halepete and\nEric Hill and\nJiashang Hu and\nSumit Jain and\nBrucek Khailany and\nKishor Kunal and\nXiaowei Li and\nHao Liu and\nStuart F. Oberman and\nSujeet Omar and\nSreedhar Pratty and\nJonathan Raiman and\nAmbar Sarkar and\nZhengjiang Shao and\nHanfei Sun and\nPratik P. Suthar and\nVarun Tej and\nKaizhe Xu and\nHaoxing Ren",
        "title": "ChipNeMo: Domain-Adapted LLMs for Chip Design"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "chen2024large",
        "author": "Chen, Lei and Chen, Yiqi and Chu, Zhufei and Fang, Wenji and Ho, Tsung-Yi and Huang, Ru and Huang, Yu and Khan, Sadaf and Li, Min and Li, Xingquan and others",
        "title": "Large circuit models: opportunities and challenges"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "journals/ese/VassalloPPPGZ20",
        "author": "Carmine Vassallo and\nSebastiano Panichella and\nFabio Palomba and\nSebastian Proksch and\nHarald C. Gall and\nAndy Zaidman",
        "title": "How developers engage with static analysis tools in different contexts"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "novak2010taxonomy",
        "author": "Novak, Jernej and Krajnc, Andrej and others",
        "title": "Taxonomy of static code analysis tools"
      }
    ]
  },
  {
    "index": 11,
    "papers": [
      {
        "key": "SpyGlass",
        "author": "Unknown",
        "title": "SpyGlass Lint: Early Design Analysis for Logic Designers\n"
      }
    ]
  },
  {
    "index": 12,
    "papers": [
      {
        "key": "JasperGold",
        "author": "Unknown",
        "title": "JasperGold"
      }
    ]
  },
  {
    "index": 13,
    "papers": [
      {
        "key": "QuestaLint",
        "author": "Unknown",
        "title": "Questa Lint\n"
      }
    ]
  },
  {
    "index": 14,
    "papers": [
      {
        "key": "conf/icse/JohnsonSMB13",
        "author": "Brittany Johnson and\nYoonki Song and\nEmerson R. Murphy{-}Hill and\nRobert W. Bowdidge",
        "title": "Why don't software developers use static analysis tools to find bugs?"
      }
    ]
  },
  {
    "index": 15,
    "papers": [
      {
        "key": "journals/corr/abs-2406-19508",
        "author": "Darren Holden and\nNafiseh Kahani",
        "title": "Code Linting using Language Models"
      }
    ]
  }
]