#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Oct 25 11:49:15 2023
# Process ID: 223335
# Current directory: /home/s3310914/Documents/eca1
# Command line: vivado
# Log file: /home/s3310914/Documents/eca1/vivado.log
# Journal file: /home/s3310914/Documents/eca1/vivado.jou
# Running On: xoc2.ewi.utwente.nl, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 24, Host memory: 269882 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project fifo_dma /home/s3310914/Documents/eca1/fifo_dma -part xck26-sfvc784-2LV-c
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 9190.609 ; gain = 98.008 ; free physical = 175273 ; free virtual = 206817
set_property board_part xilinx.com:kv260_som:part0:1.4 [current_project]
create_bd_design "fifo_dma_ip"
Wrote  : </home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/bd/fifo_dma_ip/fifo_dma_ip.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 9200.582 ; gain = 1.969 ; free physical = 174170 ; free virtual = 207120
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {1 64 -18} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk]
set_property location {1 119 -57} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets rst_clk_100MHz_100M_peripheral_aresetn] [get_bd_cells rst_clk_100MHz_100M]
set_property location {1.5 213 -58} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
set_property location {-129 6} [get_bd_ports clk_100MHz]
set_property location {-113 18} [get_bd_ports clk_100MHz]
create_bd_port -dir I S_AXI_LITE
delete_bd_objs [get_bd_ports S_AXI_LITE]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_nets Net] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets clk_100MHz_1] [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_ports clk_100MHz]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0]
file mkdir /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new
close [ open /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd w ]
add_files /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/bd/fifo_dma_ip/fifo_dma_ip.bd> 
Wrote  : </home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/bd/fifo_dma_ip/ui/bd_c5f2e421.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/remote/labware/packages/xilinx/vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inverter' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axi_dma_0_0/fifo_dma_ip_axi_dma_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axis_data_fifo_0_0/fifo_dma_ip_axis_data_fifo_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_rst_clk_100MHz_100M_0/fifo_dma_ip_rst_clk_100MHz_100M_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_zynq_ultra_ps_e_0_0/fifo_dma_ip_zynq_ultra_ps_e_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
ERROR: [VRFC 10-8820] cannot read from 'out' object 's_axis_ready'; use 'buffer' or 'inout' instead [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:57]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:50]
INFO: [VRFC 10-8704] VHDL file '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/remote/labware/packages/xilinx/vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inverter' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axi_dma_0_0/fifo_dma_ip_axi_dma_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axis_data_fifo_0_0/fifo_dma_ip_axis_data_fifo_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_rst_clk_100MHz_100M_0/fifo_dma_ip_rst_clk_100MHz_100M_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_zynq_ultra_ps_e_0_0/fifo_dma_ip_zynq_ultra_ps_e_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit inverter in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9826.277 ; gain = 0.000 ; free physical = 136867 ; free virtual = 176025
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/remote/labware/packages/xilinx/vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inverter' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axi_dma_0_0/fifo_dma_ip_axi_dma_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axis_data_fifo_0_0/fifo_dma_ip_axis_data_fifo_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_rst_clk_100MHz_100M_0/fifo_dma_ip_rst_clk_100MHz_100M_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_zynq_ultra_ps_e_0_0/fifo_dma_ip_zynq_ultra_ps_e_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inverter_behav -key {Behavioral:sim_1:Functional:inverter} -tclbatch {inverter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source inverter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inverter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9909.598 ; gain = 64.301 ; free physical = 139944 ; free virtual = 178345
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
remove_forces { {/inverter/axi_reset_n} }
run 10 ns
run 10 ns
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/remote/labware/packages/xilinx/vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inverter' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axi_dma_0_0/fifo_dma_ip_axi_dma_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_axis_data_fifo_0_0/fifo_dma_ip_axis_data_fifo_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_rst_clk_100MHz_100M_0/fifo_dma_ip_rst_clk_100MHz_100M_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.gen/sources_1/bd/fifo_dma_ip/ip/fifo_dma_ip_zynq_ultra_ps_e_0_0/fifo_dma_ip_zynq_ultra_ps_e_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'm_axis_data'; use 'buffer' or 'inout' instead [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:64]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:50]
INFO: [VRFC 10-8704] VHDL file '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
ERROR: [VRFC 10-3215] character ''7'' is not in type 'std_ulogic' [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:64]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd:50]
INFO: [VRFC 10-8704] VHDL file '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9942.594 ; gain = 22.012 ; free physical = 134693 ; free virtual = 173825
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9961.598 ; gain = 0.996 ; free physical = 137214 ; free virtual = 176347
run 10 ns
run 10 ns
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
run 10 ns
run 10 ns
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
add_force {/inverter/s_axis_data} -radix hex {100 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/inverter/s_axis_data} -radix hex {101 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_peripheral caes user myip 1.0 -dir /home/s3310914/Documents/eca1/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core caes:user:myip:1.0]
generate_peripheral [ipx::find_open_core caes:user:myip:1.0]
write_peripheral [ipx::find_open_core caes:user:myip:1.0]
set_property  ip_repo_paths  /home/s3310914/Documents/eca1/ip_repo/myip_1_0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/myip_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/myip_1_0/component.xml
close_project
export_ip_user_files -of_objects  [get_files /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/bd/fifo_dma_ip/fifo_dma_ip.bd] -no_script -reset -force -quiet
remove_files  /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/bd/fifo_dma_ip/fifo_dma_ip.bd
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 100000000 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property value m_axis,s_axis [ipx::get_bus_parameters ASSOOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property name ASSOCIATED_BUSIF [ipx::get_bus_parameters ASSOOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-867] Referenced XGUI file does not exist: xgui/inverter_v1_0.tcl
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-867] Referenced XGUI file does not exist: xgui/inverter_v1_0.tcl
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-867] Referenced XGUI file does not exist: xgui/inverter_v1_0.tcl
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property is_include true [ipx::get_files src/inverter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/inverter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/inverter_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/inverter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/inverter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/inverter_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
close_project
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/myip_1_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'inverter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10244.930 ; gain = 0.000 ; free physical = 95667 ; free virtual = 139316
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inverter_behav -key {Behavioral:sim_1:Functional:inverter} -tclbatch {inverter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source inverter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/inverter/image" to the wave window because it has 54080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10707.301 ; gain = 0.000 ; free physical = 94958 ; free virtual = 138608
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 10707.301 ; gain = 462.371 ; free physical = 94957 ; free virtual = 138608
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inverter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 10707.301 ; gain = 462.371 ; free physical = 94956 ; free virtual = 138607
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10707.301 ; gain = 0.000 ; free physical = 94952 ; free virtual = 138604
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 535840 KB (Peak: 659076 KB), Simulation CPU Usage: 8280 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 10710.293 ; gain = 0.000 ; free physical = 30449 ; free virtual = 74600
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 10710.293 ; gain = 0.000 ; free physical = 30449 ; free virtual = 74600
Time resolution is 1 ps
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 20.008 ; free physical = 31852 ; free virtual = 76003
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 10740.305 ; gain = 30.012 ; free physical = 31848 ; free virtual = 75999
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 10740.305 ; gain = 30.012 ; free physical = 31846 ; free virtual = 75997
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 31115 ; free virtual = 75298
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {21 0ns}
run 10 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 31184 ; free virtual = 75365
run 10 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 31179 ; free virtual = 75365
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 30828 ; free virtual = 75013
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 30748 ; free virtual = 74934
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 30710 ; free virtual = 74895
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 64
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 62
run 10 ns
Stopped at time : 1065 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 62
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 29343 ; free virtual = 73552
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 62
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 64
run 10 ns
ERROR: [Common 17-190] Invalid Tcl eval of 'remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64' during processing of event '503'.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 29254 ; free virtual = 73463
ERROR: [Common 17-39] 'run' failed due to earlier errors.
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 71
run 10 ns
Stopped at time : 1085 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 71
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 29209 ; free virtual = 73418
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 71
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 73
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10740.305 ; gain = 0.000 ; free physical = 29085 ; free virtual = 73289
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 73
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 93
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 535836 KB (Peak: 659072 KB), Simulation CPU Usage: 12400 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10746.316 ; gain = 0.000 ; free physical = 29007 ; free virtual = 73209
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10746.316 ; gain = 0.000 ; free physical = 29007 ; free virtual = 73209
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 93 in file '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd' not restored because it is no longer a breakable line.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10746.316 ; gain = 0.000 ; free physical = 28674 ; free virtual = 72875
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 10746.316 ; gain = 0.000 ; free physical = 28674 ; free virtual = 72875
relaunch_sim: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 10746.316 ; gain = 0.000 ; free physical = 28674 ; free virtual = 72875
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 64
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10754.312 ; gain = 7.996 ; free physical = 28481 ; free virtual = 72683
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
Stopped at time : 1015 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 64
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10754.312 ; gain = 0.000 ; free physical = 28374 ; free virtual = 72576
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 64
step
Stopped at time : 1015 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 65
step: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10754.312 ; gain = 0.000 ; free physical = 28260 ; free virtual = 72462
step
Stopped at time : 1015 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 66
step: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10754.312 ; gain = 0.000 ; free physical = 28214 ; free virtual = 72416
run 10 ns
Stopped at time : 1020 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 64
ERROR: [Common 17-190] Invalid Tcl eval of 'remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64' during processing of event '528'.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10755.316 ; gain = 0.000 ; free physical = 28134 ; free virtual = 72344
ERROR: [Common 17-39] 'run' failed due to earlier errors.
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10755.316 ; gain = 0.000 ; free physical = 28021 ; free virtual = 72231
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 64
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 73
run 10 ns
Stopped at time : 1035 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 64
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 10755.316 ; gain = 0.000 ; free physical = 82418 ; free virtual = 126631
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10755.316 ; gain = 0.000 ; free physical = 152368 ; free virtual = 192357
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10755.316 ; gain = 0.000 ; free physical = 152361 ; free virtual = 192350
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 73
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 535836 KB (Peak: 659072 KB), Simulation CPU Usage: 10390 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153891 ; free virtual = 193881
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153891 ; free virtual = 193881
Time resolution is 1 ps
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153542 ; free virtual = 193532
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153542 ; free virtual = 193532
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153542 ; free virtual = 193532
remove_bps -file {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} -line 64
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 10773.324 ; gain = 0.000 ; free physical = 153545 ; free virtual = 193533
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {21 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
run 10 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10775.324 ; gain = 2.000 ; free physical = 153521 ; free virtual = 193510
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10775.324 ; gain = 0.000 ; free physical = 153516 ; free virtual = 193505
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 588648 KB (Peak: 711884 KB), Simulation CPU Usage: 4660 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10828.344 ; gain = 0.000 ; free physical = 153871 ; free virtual = 193839
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10828.344 ; gain = 0.000 ; free physical = 153871 ; free virtual = 193838
Time resolution is 1 ps
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10828.344 ; gain = 0.000 ; free physical = 153530 ; free virtual = 193497
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 10828.344 ; gain = 0.000 ; free physical = 153529 ; free virtual = 193497
relaunch_sim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 10828.344 ; gain = 0.000 ; free physical = 153529 ; free virtual = 193497
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10829.355 ; gain = 0.000 ; free physical = 153536 ; free virtual = 193504
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {21 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10829.355 ; gain = 0.000 ; free physical = 153511 ; free virtual = 193480
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10829.359 ; gain = 0.000 ; free physical = 153513 ; free virtual = 193483
run 110 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10829.359 ; gain = 0.000 ; free physical = 153454 ; free virtual = 193427
run 200 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10829.359 ; gain = 0.000 ; free physical = 153512 ; free virtual = 193484
add_bp {/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd} 73
run 200 ns
Stopped at time : 1470 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 73
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10842.348 ; gain = 10.000 ; free physical = 153453 ; free virtual = 193427
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 588652 KB (Peak: 711888 KB), Simulation CPU Usage: 6130 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153760 ; free virtual = 193736
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153761 ; free virtual = 193736
Time resolution is 1 ps
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153402 ; free virtual = 193378
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153402 ; free virtual = 193378
relaunch_sim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153403 ; free virtual = 193378
restart
INFO: [Wavedata 42-604] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153443 ; free virtual = 193419
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 200 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10842.352 ; gain = 0.000 ; free physical = 153324 ; free virtual = 193300
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {21 0ns}
run 10 ns
Stopped at time : 205 ns : File "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" Line 73
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10843.355 ; gain = 0.000 ; free physical = 153391 ; free virtual = 193368
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 641468 KB (Peak: 764704 KB), Simulation CPU Usage: 6070 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153722 ; free virtual = 193692
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153721 ; free virtual = 193691
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 73 in file '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd' not restored because it is no longer a breakable line.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153392 ; free virtual = 193362
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153392 ; free virtual = 193362
relaunch_sim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153392 ; free virtual = 193362
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153386 ; free virtual = 193356
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {21 0ns}
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153384 ; free virtual = 193356
add_force {/inverter/s_axis_data} -radix hex {31 0ns}
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153377 ; free virtual = 193349
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153163 ; free virtual = 193136
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153094 ; free virtual = 193068
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 153400 ; free virtual = 193374
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 152537 ; free virtual = 192868
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 151990 ; free virtual = 192390
run 10 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 151452 ; free virtual = 191861
run 10 ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10859.367 ; gain = 0.000 ; free physical = 151892 ; free virtual = 192285
restart
INFO: [Wavedata 42-604] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 10877.371 ; gain = 10.008 ; free physical = 151841 ; free virtual = 192235
restart
INFO: [Wavedata 42-604] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 10905.383 ; gain = 0.000 ; free physical = 151796 ; free virtual = 192211
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 588652 KB (Peak: 711888 KB), Simulation CPU Usage: 10120 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj inverter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'inverter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot inverter_behav xil_defaultlib.inverter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.inverter
Built simulation snapshot inverter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10905.383 ; gain = 0.000 ; free physical = 152159 ; free virtual = 192574
add_force {/inverter/axi_clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/inverter/axi_reset_n} -radix hex {0 0ns}
run 10 ns
add_force {/inverter/axi_reset_n} -radix hex {1 0ns}
add_force {/inverter/s_axis_valid} -radix hex {1 0ns}
add_force {/inverter/m_axis_ready} -radix hex {1 0ns}
add_force {/inverter/s_axis_data} -radix hex {1 0ns}
run 10 ns
add_force {/inverter/s_axis_data} -radix hex {2 0ns}
run 10 ns
launch_runs synth_1 -jobs 24
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Oct 26 22:14:37 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
report_drivers {/inverter/s_axis_data}
Drivers for /inverter/s_axis_data[31:0]
WARNING: [Simtcl 6-138] /inverter/s_axis_data[31:0] : has no driver.
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp to /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 24
[Fri Oct 27 00:31:20 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 24
[Fri Oct 27 00:42:24 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11205.770 ; gain = 0.000 ; free physical = 147675 ; free virtual = 188948
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'inverter' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 11255.781 ; gain = 0.000 ; free physical = 147631 ; free virtual = 188908
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 11570.359 ; gain = 609.605 ; free physical = 147396 ; free virtual = 188673
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 27 01:32:19 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
[Fri Oct 27 01:32:19 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp
launch_runs synth_1 -jobs 24
[Fri Oct 27 01:37:14 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 27 01:39:40 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 13165.617 ; gain = 0.000 ; free physical = 139219 ; free virtual = 182030
INFO: [Netlist 29-17] Analyzing 629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'inverter' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 13165.617 ; gain = 0.000 ; free physical = 139082 ; free virtual = 181909
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp
launch_runs synth_1 -jobs 24
[Fri Oct 27 01:45:06 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 27 01:48:53 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13439.746 ; gain = 0.000 ; free physical = 143956 ; free virtual = 186914
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'inverter' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13439.746 ; gain = 0.000 ; free physical = 143929 ; free virtual = 186887
Restored from archive | CPU: 1.340000 secs | Memory: 20.205032 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13439.746 ; gain = 0.000 ; free physical = 143929 ; free virtual = 186887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13439.746 ; gain = 0.000 ; free physical = 143930 ; free virtual = 186887
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 13439.746 ; gain = 0.000 ; free physical = 143883 ; free virtual = 186861
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 13534.723 ; gain = 94.977 ; free physical = 143665 ; free virtual = 186622
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13534.723 ; gain = 0.000 ; free physical = 143779 ; free virtual = 186683
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'inverter' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13534.723 ; gain = 0.000 ; free physical = 143755 ; free virtual = 186659
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 13907.637 ; gain = 16.785 ; free physical = 141217 ; free virtual = 184119
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
file mkdir /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1
file mkdir /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new
close [ open /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/my_constraint.xdc w ]
add_files -fileset constrs_1 /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/my_constraint.xdc
set_property target_constrs_file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/my_constraint.xdc [current_fileset -constrset]
export_ip_user_files -of_objects  [get_files /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/my_constraint.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/my_constraint.xdc
current_design synth_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp
launch_runs synth_1 -jobs 24
[Fri Oct 27 02:10:26 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13983.660 ; gain = 0.000 ; free physical = 142125 ; free virtual = 185615
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'inverter' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13983.660 ; gain = 0.000 ; free physical = 142045 ; free virtual = 185532
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

close [ open /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/const.xdc
set_property target_constrs_file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/const.xdc [current_fileset -constrset]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports axi_clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project fifo_dma
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
ERROR: [Ipptcl 7-561] A project named 'tmp_edit_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project tmp_edit_project
close_project
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property description 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/eca1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 14209.754 ; gain = 0.000 ; free physical = 124466 ; free virtual = 170789
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/eca1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'
save_constraints
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'convoluter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj convoluter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convoluter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.convoluter
Built simulation snapshot convoluter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convoluter_behav -key {Behavioral:sim_1:Functional:convoluter} -tclbatch {convoluter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source convoluter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convoluter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 14233.762 ; gain = 0.000 ; free physical = 106888 ; free virtual = 153562
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/eca1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'
ipx::package_project -root_dir /home/s3310914/Documents/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/s3310914/Documents/ip_repo /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/myip_1_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-867] Referenced XGUI file does not exist: xgui/convoluter_v1_0.tcl
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes files [ipx::current_core]
ipx::unload_core /home/s3310914/Documents/ip_repo/component.xml
ipx::package_project -root_dir /home/s3310914/Documents/eca1/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/s3310914/Documents/eca1/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/s3310914/Documents/eca1/ip_repo /home/s3310914/Documents/eca1/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/s3310914/Documents/eca1/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/eca1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'
ipx::package_project -root_dir /home/s3310914/Documents/ip_repo -vendor caes -library user -taxonomy /UserIP -import_files
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_tlast [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value 99999001 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property physical_name axi_clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
set_property widget {textEdit} [ipgui::get_guiparamspec -name "image_size" -component [ipx::current_core] ]
set_property value 130 [ipx::get_user_parameters image_size -of_objects [ipx::current_core]]
set_property value 130 [ipx::get_hdl_parameters image_size -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'convoluter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj convoluter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convoluter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.convoluter
Built simulation snapshot convoluter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convoluter_behav -key {Behavioral:sim_1:Functional:convoluter} -tclbatch {convoluter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source convoluter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convoluter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 14441.660 ; gain = 41.000 ; free physical = 48787 ; free virtual = 151247
add_force {/convoluter/axi_clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/convoluter/axi_reset_n} -radix hex {0 0ns}
run 100 ns
add_force {/convoluter/axi_reset_n} -radix hex {1 0ns}
add_force {/convoluter/s_axis_valid} -radix hex {1 0ns}
add_force {/convoluter/s_axis_data} -radix hex {1 0ns}
add_force {/convoluter/m_axis_ready} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {2 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj convoluter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convoluter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.convoluter
Built simulation snapshot convoluter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 14465.672 ; gain = 20.008 ; free physical = 34449 ; free virtual = 144688
add_force {/convoluter/axi_clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/convoluter/axi_reset_n} -radix hex {0 0ns}
add_force {/convoluter/s_axis_data} -radix hex {1 0ns}
add_force {/convoluter/m_axis_ready} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_valid} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/axi_reset_n} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {2 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {2 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {3 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj convoluter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convoluter'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'convoluter'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/fifo_dma/fifo_dma.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convoluter_behav xil_defaultlib.convoluter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.convoluter
Built simulation snapshot convoluter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 14495.691 ; gain = 0.000 ; free physical = 36879 ; free virtual = 147153
add_force {/convoluter/axi_clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/convoluter/axi_reset_n} -radix hex {1 0ns}
add_force {/convoluter/axi_reset_n} -radix hex {0 0ns}
add_force {/convoluter/s_axis_valid} -radix hex {1 0ns}
add_force {/convoluter/s_axis_data} -radix hex {1 0ns}
add_force {/convoluter/m_axis_ready} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/convoluter/axi_reset_n} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/convoluter/s_axis_data} -radix hex {2 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/inverter.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Nov  7 21:07:06 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1

launch_runs synth_1 -jobs 24
[Tue Nov  7 21:08:30 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.srcs/utils_1/imports/synth_1/inverter.dcp with file /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/convoluter.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1

launch_runs synth_1 -jobs 24
[Thu Nov  9 13:21:49 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/fifo_dma/fifo_dma.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/s3310914/Documents/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/s3310914/Documents/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'caes:user:convoluter:1.0'. The one found in IP location '/home/s3310914/Documents/ip_repo' will take precedence over the same IP in location /home/s3310914/Documents/eca1/ip_repo
