{:input (genetic.crossover/dumb-crossover 328001885 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif") (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_2);\n  wire \\:missing_edge ;\n  output wire0_2;\n  wire wire0_2;\n  wire wire1;\n  wire wire1_2;\n  assign wire1 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_2 = wire1_2;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/ECB420E8.v:3.1-12.10\" *)\nmodule postsynth(wire0_2);\n  (* src = \"/tmp/fuzzmount6020635C/ECB420E8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/ECB420E8.v:5.10-5.17\" *)\n  output wire0_2;\n  wire wire0_2;\n  (* src = \"/tmp/fuzzmount6020635C/ECB420E8.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount6020635C/ECB420E8.v:8.8-8.15\" *)\n  wire wire1_2;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_2 = 1'hx;\n  assign wire1 = 1'h0;\n  assign wire1_2 = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm/src/top.v'.\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] Copy '/tmp/fuzzmount6020635C/ECB420E8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm/src/ECB420E8.v'.\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] Copy '/tmp/fuzzmount6020635C/ECB420E8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm/src/ECB420E8.post.v'.\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: abc pdr\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] base: /tmp/fuzzmount6020635C/top.v:7: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] base: Warning: Wire presynth.\\wire0_2 is used but has no driver.\nSBY 12:52:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:52:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] base: finished (returncode=0)\nSBY 12:52:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:52:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] aig: Warning: Wire presynth.\\wire0_2 is used but has no driver.\nSBY 12:52:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] aig: finished (returncode=0)\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: Warning: The network has no constraints.\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: finished (returncode=0)\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] engine_0: Status returned by engine: FAIL\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm'.\nSBY 12:52:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjwyu0ugm] DONE (FAIL, rc=2)\n", :err ""}}}