{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672124029503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124029504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:53:49 2022 " "Processing started: Tue Dec 27 14:53:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124029504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672124029504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_processing_test -c image_processing_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672124029504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1672124029696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/vga_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/vga_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_disp " "Found entity 1: vga_disp" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/dilation.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dilation " "Found entity 1: Dilation" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_1Bit " "Found entity 1: Matrix_Generate_3X3_1Bit" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_RAM_1bit " "Found entity 1: line_shift_RAM_1bit" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/erosion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/erosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Erosion " "Found entity 1: Erosion" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/gaussian_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/gaussian_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gaussian_Filter " "Found entity 1: Gaussian_Filter" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/sort3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/sort3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort3 " "Found entity 1: sort3" {  } { { "../rtl/Image_Processor/sort3.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/sort3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/medium_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/medium_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medium_Filter " "Found entity 1: Medium_Filter" {  } { { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/mean_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/mean_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mean_Filter " "Found entity 1: Mean_Filter" {  } { { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/mode_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_projects/image_processing_test/rtl/mode_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/mode_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/mode_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_selector " "Found entity 1: mode_selector" {  } { { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/sobel_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/sobel_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel_Edge_Detector " "Found entity 1: Sobel_Edge_Detector" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/rgb2ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/rgb2ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2ycbcr " "Found entity 1: rgb2ycbcr" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_8Bit " "Found entity 1: Matrix_Generate_3X3_8Bit" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_RAM_8bit " "Found entity 1: line_shift_RAM_8bit" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Processor " "Found entity 1: Image_Processor" {  } { { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOBEL_THRESHOLD sobel_threshold Image_Processing_Test.v(48) " "Verilog HDL Declaration information at Image_Processing_Test.v(48): object \"SOBEL_THRESHOLD\" differs only in case from object \"sobel_threshold\" in the same scope" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672124029756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processing_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processing_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Processing_Test " "Found entity 1: Image_Processing_Test" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO_Ctrl " "Found entity 1: SDRAM_FIFO_Ctrl" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Top " "Found entity 1: SDRAM_Top" {  } { { "../rtl/SDRAM_Top.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram_top/sdram_data.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_top/sdram_ctrl.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram_top/sdram_cmd.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/vga_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/vga_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dri " "Found entity 1: vga_dri" {  } { { "../rtl/vga_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccb_ov5640_rgb565_cfg " "Found entity 1: sccb_ov5640_rgb565_cfg" {  } { { "../rtl/sccb_ov5640_rgb565_cfg.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_WR data_wr sccb_dri.v(24) " "Verilog HDL Declaration information at sccb_dri.v(24): object \"DATA_WR\" differs only in case from object \"data_wr\" in the same scope" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672124029774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sccb_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sccb_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccb_dri " "Found entity 1: sccb_dri" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/cmos_capture_data.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/cmos_capture_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll_clk/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll_clk/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_rd/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_rd/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_wr/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_wr/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_s_ram_1024x8 " "Found entity 1: d_s_ram_1024x8" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sqrt/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sqrt/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_s_ram_1024x1 " "Found entity 1: d_s_ram_1024x1" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync Dilation.v(58) " "Verilog HDL Implicit Net warning at Dilation.v(58): created implicit net for \"matrix_frame_vsync\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_hsync Dilation.v(59) " "Verilog HDL Implicit Net warning at Dilation.v(59): created implicit net for \"matrix_frame_hsync\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_valid Dilation.v(60) " "Verilog HDL Implicit Net warning at Dilation.v(60): created implicit net for \"matrix_frame_valid\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync Erosion.v(59) " "Verilog HDL Implicit Net warning at Erosion.v(59): created implicit net for \"matrix_frame_vsync\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_hsync Erosion.v(60) " "Verilog HDL Implicit Net warning at Erosion.v(60): created implicit net for \"matrix_frame_hsync\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_valid Erosion.v(61) " "Verilog HDL Implicit Net warning at Erosion.v(61): created implicit net for \"matrix_frame_valid\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Image_Processing_Test.v(280) " "Verilog HDL Instantiation warning at Image_Processing_Test.v(280): instance has no name" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 280 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672124029798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Image_Processing_Test " "Elaborating entity \"Image_Processing_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672124029922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u_key " "Elaborating entity \"key\" for hierarchy \"key:u_key\"" {  } { { "../rtl/Image_Processing_Test.v" "u_key" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/Image_Processing_Test.v" "u_pll_clk" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ip_core/pll_clk/pll_clk.v" "altpll_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029950 ""}  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124029950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124029996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124029996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb_ov5640_rgb565_cfg sccb_ov5640_rgb565_cfg:u_sccb_cfg " "Elaborating entity \"sccb_ov5640_rgb565_cfg\" for hierarchy \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\"" {  } { { "../rtl/Image_Processing_Test.v" "u_sccb_cfg" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124029999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb_dri sccb_dri:u_sccb_dri " "Elaborating entity \"sccb_dri\" for hierarchy \"sccb_dri:u_sccb_dri\"" {  } { { "../rtl/Image_Processing_Test.v" "u_sccb_dri" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_in sccb_dri.v(29) " "Verilog HDL or VHDL warning at sccb_dri.v(29): object \"sda_in\" assigned a value but never read" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672124030001 "|image_processing_test|sccb_dri:u_sccb_dri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 8 sccb_dri.v(45) " "Verilog HDL assignment warning at sccb_dri.v(45): truncated value with size 26 to match size of target (8)" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030001 "|image_processing_test|sccb_dri:u_sccb_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/Image_Processing_Test.v" "u_cmos_capture_data" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_selector mode_selector:u_mode_selector " "Elaborating entity \"mode_selector\" for hierarchy \"mode_selector:u_mode_selector\"" {  } { { "../rtl/Image_Processing_Test.v" "u_mode_selector" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030003 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mode_selector.v(43) " "Verilog HDL Case Statement information at mode_selector.v(43): all case item expressions in this case statement are onehot" {  } { { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1672124030004 "|Image_Processing_Test|mode_selector:u_mode_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Processor Image_Processor:u_Image_Processor " "Elaborating entity \"Image_Processor\" for hierarchy \"Image_Processor:u_Image_Processor\"" {  } { { "../rtl/Image_Processing_Test.v" "u_Image_Processor" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2ycbcr Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr " "Elaborating entity \"rgb2ycbcr\" for hierarchy \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\"" {  } { { "../rtl/Image_Processor.v" "u_rgb2ycbcr" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sobel_Edge_Detector Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector " "Elaborating entity \"Sobel_Edge_Detector\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\"" {  } { { "../rtl/Image_Processor.v" "u_Sobel_Edge_Detector" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3X3_8Bit Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit " "Elaborating entity \"Matrix_Generate_3X3_8Bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "u_Matrix_Generate_3X3_8Bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_RAM_8bit Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit " "Elaborating entity \"line_shift_RAM_8bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\"" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "u_line_shift_RAM_8bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 line_shift_RAM_8bit.v(36) " "Verilog HDL assignment warning at line_shift_RAM_8bit.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030013 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_s_ram_1024x8 Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1 " "Elaborating entity \"d_s_ram_1024x8\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\"" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "u_d_s_ram_1024x8_1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "altsyncram_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030035 ""}  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124030035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhn1 " "Found entity 1: altsyncram_dhn1" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhn1 Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated " "Elaborating entity \"altsyncram_dhn1\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt " "Elaborating entity \"sqrt\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "u_sqrt" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "ip_core/sqrt/sqrt.v" "ALTSQRT_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124030103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 11 " "Parameter \"q_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 12 " "Parameter \"r_port_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 21 " "Parameter \"width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030103 ""}  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124030103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Erosion Image_Processor:u_Image_Processor\|Erosion:u_Erosion " "Elaborating entity \"Erosion\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\"" {  } { { "../rtl/Image_Processor.v" "u_Erosion" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3X3_1Bit Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit " "Elaborating entity \"Matrix_Generate_3X3_1Bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\"" {  } { { "../rtl/Image_Processor/Erosion.v" "u_Matrix_Generate_3X3_1Bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(93) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(93): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(94) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(94): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(95) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(95): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(114) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(114): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(115) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(115): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(116) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(116): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030651 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_RAM_1bit Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit " "Elaborating entity \"line_shift_RAM_1bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\"" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "u_line_shift_RAM_1bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 line_shift_RAM_1bit.v(36) " "Verilog HDL assignment warning at line_shift_RAM_1bit.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030652 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_s_ram_1024x1 Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1 " "Elaborating entity \"d_s_ram_1024x1\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\"" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "u_d_s_ram_1024x1_1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "altsyncram_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030659 ""}  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124030659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_vgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\|altsyncram_vgn1:auto_generated " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\|altsyncram_vgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dilation Image_Processor:u_Image_Processor\|Dilation:u_Dilation " "Elaborating entity \"Dilation\" for hierarchy \"Image_Processor:u_Image_Processor\|Dilation:u_Dilation\"" {  } { { "../rtl/Image_Processor.v" "u_Dilation" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mean_Filter Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter " "Elaborating entity \"Mean_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Mean_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gaussian_Filter Image_Processor:u_Image_Processor\|Gaussian_Filter:u_Gaussian_Filter " "Elaborating entity \"Gaussian_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Gaussian_Filter:u_Gaussian_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Gaussian_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(87) " "Verilog HDL assignment warning at Gaussian_Filter.v(87): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030746 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(88) " "Verilog HDL assignment warning at Gaussian_Filter.v(88): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030746 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(89) " "Verilog HDL assignment warning at Gaussian_Filter.v(89): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124030746 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medium_Filter Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter " "Elaborating entity \"Medium_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Medium_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort3 Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|sort3:u_sort3_row1 " "Elaborating entity \"sort3\" for hierarchy \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|sort3:u_sort3_row1\"" {  } { { "../rtl/Image_Processor/Medium_Filter.v" "u_sort3_row1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Top SDRAM_Top:u_SDRAM_Top " "Elaborating entity \"SDRAM_Top\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\"" {  } { { "../rtl/Image_Processing_Test.v" "u_SDRAM_Top" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_FIFO_Ctrl SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl " "Elaborating entity \"SDRAM_FIFO_Ctrl\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\"" {  } { { "../rtl/SDRAM_Top.v" "u_SDRAM_FIFO_Ctrl" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr " "Elaborating entity \"fifo_wr\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\"" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "u_fifo_wr" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_wr/fifo_wr.v" "dcfifo_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030836 ""}  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124030836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ilj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ilj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ilj1 " "Found entity 1: dcfifo_ilj1" {  } { { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ilj1 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated " "Elaborating entity \"dcfifo_ilj1\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g1p" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124030971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124030971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "wrptr_g1p" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124030971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_ilj1.tdf" "fifo_ram" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_brp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_dgwp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_ilj1.tdf" "ws_dgrp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_msb" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ilj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd " "Elaborating entity \"fifo_rd\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\"" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "u_fifo_rd" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_rd/fifo_rd.v" "dcfifo_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031202 ""}  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124031202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5mj1 " "Found entity 1: dcfifo_5mj1" {  } { { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5mj1 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated " "Elaborating entity \"dcfifo_5mj1\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_5mj1.tdf" "rs_dgwp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_5mj1.tdf" "ws_dgrp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124031273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124031273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller " "Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\"" {  } { { "../rtl/SDRAM_Top.v" "u_SDRAM_Controller" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_ctrl" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_cmd" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_data" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dri vga_dri:u_vga_dri " "Elaborating entity \"vga_dri\" for hierarchy \"vga_dri:u_vga_dri\"" {  } { { "../rtl/Image_Processing_Test.v" "u_vga_dri" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_disp vga_disp:comb_11 " "Elaborating entity \"vga_disp\" for hierarchy \"vga_disp:comb_11\"" {  } { { "../rtl/Image_Processing_Test.v" "comb_11" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124031296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(74) " "Verilog HDL assignment warning at vga_disp.v(74): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(75) " "Verilog HDL assignment warning at vga_disp.v(75): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(76) " "Verilog HDL assignment warning at vga_disp.v(76): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(77) " "Verilog HDL assignment warning at vga_disp.v(77): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(78) " "Verilog HDL assignment warning at vga_disp.v(78): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(79) " "Verilog HDL assignment warning at vga_disp.v(79): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124031301 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1672124032806 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1672124032806 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124033048 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1672124033048 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1672124033048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif " "Parameter INIT_FILE set to db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124040247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1672124040247 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672124040247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult1\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "Mult1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult0\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "Mult0" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult5\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult5" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult2\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult2" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult0\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult0" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040248 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672124040248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040263 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124040263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5i91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5i91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5i91 " "Found entity 1: altsyncram_5i91" {  } { { "db/altsyncram_5i91.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_5i91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124040305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124040305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040324 ""}  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124040324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124040364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124040364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040372 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124040372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124040446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124040446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040461 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124040461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124040508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124040508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040515 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124040515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124040564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124040564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124040568 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 15 -1 0 } } { "../rtl/sdram_top/sdram_cmd.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" 71 -1 0 } } { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 42 -1 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 62 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 28 -1 0 } } { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 27 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 46 2 0 } } { "../rtl/key.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/key.v" 29 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 60 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1672124040987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1672124040987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124041851 "|Image_Processing_Test|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_pwdn GND " "Pin \"cam_pwdn\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124041851 "|Image_Processing_Test|cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124041851 "|Image_Processing_Test|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124041851 "|Image_Processing_Test|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672124041851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672124042032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672124045869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.map.smsg " "Generated suppressed messages file D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672124046082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672124046335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124046335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3037 " "Implemented 3037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2879 " "Implemented 2879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1672124046712 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1672124046712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672124046712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124046766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:54:06 2022 " "Processing ended: Tue Dec 27 14:54:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124046766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124046766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124046766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672124046766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672124047964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124047965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:54:07 2022 " "Processing started: Tue Dec 27 14:54:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124047965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672124047965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672124047965 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672124048015 ""}
{ "Info" "0" "" "Project  = image_processing_test" {  } {  } 0 0 "Project  = image_processing_test" 0 0 "Fitter" 0 0 1672124048016 ""}
{ "Info" "0" "" "Revision = image_processing_test" {  } {  } 0 0 "Revision = image_processing_test" 0 0 "Fitter" 0 0 1672124048016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1672124048120 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "image_processing_test EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"image_processing_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672124048148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672124048186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672124048186 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1672124048228 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1542 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1672124048228 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1543 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1672124048228 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1672124048228 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672124048369 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672124048520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672124048520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672124048520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672124048520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 7344 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672124048525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 7346 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672124048525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 7348 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672124048525 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 7350 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672124048525 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672124048525 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672124048526 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1672124048539 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5mj1 " "Entity dcfifo_5mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1672124049269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1672124049269 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ilj1 " "Entity dcfifo_ilj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1672124049269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1672124049269 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1672124049269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "image_processing_test.sdc " "Synopsys Design Constraints File file not found: 'image_processing_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672124049281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672124049281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672124049282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672124049298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672124049298 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672124049299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 7321 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sccb_dri:u_sccb_dri\|dri_clk  " "Automatically promoted node sccb_dri:u_sccb_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sccb_dri:u_sccb_dri\|dri_clk~0 " "Destination node sccb_dri:u_sccb_dri\|dri_clk~0" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 18 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sccb_dri:u_sccb_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 3352 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 18 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sccb_dri:u_sccb_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 1485 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram_top/sdram_ctrl.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v" 38 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 3495 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 4060 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672124049409 ""}  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 55 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 0 { 0 ""} 0 2523 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672124049409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672124049858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672124049861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672124049861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672124049864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672124049867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672124049869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672124050313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672124050316 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672124050316 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 119 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1672124050345 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672124050460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672124051050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672124051505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672124051518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672124053760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672124053760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672124054269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/FPGA_projects/image_processing_test/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672124055919 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672124055919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672124057473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672124057474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672124057474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.36 " "Total time spent on timing analysis during the Fitter is 2.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672124057530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672124057579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672124057869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672124057915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672124058376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672124059026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.fit.smsg " "Generated suppressed messages file D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672124059696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5424 " "Peak virtual memory: 5424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124060364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:54:20 2022 " "Processing ended: Tue Dec 27 14:54:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124060364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124060364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124060364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672124060364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672124061459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124061459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:54:21 2022 " "Processing started: Tue Dec 27 14:54:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124061459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672124061459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672124061459 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1672124061931 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672124061945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124062141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:54:22 2022 " "Processing ended: Tue Dec 27 14:54:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124062141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124062141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124062141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672124062141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672124062844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672124063423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:54:23 2022 " "Processing started: Tue Dec 27 14:54:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124063424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672124063424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta image_processing_test -c image_processing_test " "Command: quartus_sta image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672124063424 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1672124063475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1672124063626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672124063656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672124063656 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5mj1 " "Entity dcfifo_5mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1672124063952 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ilj1 " "Entity dcfifo_ilj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1672124063952 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1672124063952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "image_processing_test.sdc " "Synopsys Design Constraints File file not found: 'image_processing_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1672124063962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1672124063962 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1672124063963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sccb_dri:u_sccb_dri\|dri_clk sccb_dri:u_sccb_dri\|dri_clk " "create_clock -period 1.000 -name sccb_dri:u_sccb_dri\|dri_clk sccb_dri:u_sccb_dri\|dri_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063964 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cam_pclk cam_pclk " "create_clock -period 1.000 -name cam_pclk cam_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063964 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672124063964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1672124064037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064039 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1672124064040 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1672124064050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672124064173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672124064173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.472 " "Worst-case setup slack is -24.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.472           -2341.506 cam_pclk  " "  -24.472           -2341.506 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535              -8.461 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.535              -8.461 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.218            -186.426 sccb_dri:u_sccb_dri\|dri_clk  " "   -4.218            -186.426 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390              -3.525 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.390              -3.525 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.506               0.000 sys_clk  " "   15.506               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124064175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.499 " "Worst-case hold slack is -1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499              -2.102 cam_pclk  " "   -1.499              -2.102 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -0.876 sccb_dri:u_sccb_dri\|dri_clk  " "   -0.516              -0.876 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -0.206 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.206              -0.206 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.419               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 sys_clk  " "    0.453               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124064185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.237 " "Worst-case recovery slack is -1.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237             -36.300 cam_pclk  " "   -1.237             -36.300 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124064189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.384 " "Worst-case removal slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -8.656 cam_pclk  " "   -0.384              -8.656 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124064191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1183.132 cam_pclk  " "   -3.201           -1183.132 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -102.830 sccb_dri:u_sccb_dri\|dri_clk  " "   -3.201            -102.830 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.700               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 sys_clk  " "    9.783               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.715               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124064195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1672124064400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1672124064423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1672124064862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672124065067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672124065067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.095 " "Worst-case setup slack is -22.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.095           -2152.446 cam_pclk  " "  -22.095           -2152.446 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.059              -7.597 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.059              -7.597 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781            -168.151 sccb_dri:u_sccb_dri\|dri_clk  " "   -3.781            -168.151 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.858              -2.858 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.858              -2.858 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.745               0.000 sys_clk  " "   15.745               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.385 " "Worst-case hold slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385              -1.950 cam_pclk  " "   -1.385              -1.950 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -0.619 sccb_dri:u_sccb_dri\|dri_clk  " "   -0.382              -0.619 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.317              -0.317 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_clk  " "    0.401               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.970 " "Worst-case recovery slack is -0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970             -27.261 cam_pclk  " "   -0.970             -27.261 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.350 " "Worst-case removal slack is -0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -6.695 cam_pclk  " "   -0.350              -6.695 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1187.223 cam_pclk  " "   -3.201           -1187.223 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -102.830 sccb_dri:u_sccb_dri\|dri_clk  " "   -3.201            -102.830 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 sys_clk  " "    9.772               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.715               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065100 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1672124065335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672124065558 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672124065558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.147 " "Worst-case setup slack is -10.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.147            -658.419 cam_pclk  " "  -10.147            -658.419 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514              -2.792 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.514              -2.792 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139             -38.577 sccb_dri:u_sccb_dri\|dri_clk  " "   -1.139             -38.577 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -1.096 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.096              -1.096 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.009               0.000 sys_clk  " "   18.009               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.848 " "Worst-case hold slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -1.344 cam_pclk  " "   -0.848              -1.344 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -0.864 sccb_dri:u_sccb_dri\|dri_clk  " "   -0.457              -0.864 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.051              -0.051 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 sys_clk  " "    0.187               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.040 " "Worst-case recovery slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.280 cam_pclk  " "   -0.040              -0.280 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.301 " "Worst-case removal slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -9.176 cam_pclk  " "   -0.301              -9.176 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -840.885 cam_pclk  " "   -3.000            -840.885 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 sccb_dri:u_sccb_dri\|dri_clk  " "   -1.000             -68.000 sccb_dri:u_sccb_dri\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 sys_clk  " "    9.435               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.735               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672124065608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672124066198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672124066199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124066363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:54:26 2022 " "Processing ended: Tue Dec 27 14:54:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124066363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124066363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124066363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672124066363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672124067545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124067546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:54:27 2022 " "Processing started: Tue Dec 27 14:54:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124067546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672124067546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672124067546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_8_1200mv_85c_slow.vho D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_8_1200mv_85c_slow.vho in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124068301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_8_1200mv_0c_slow.vho D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_8_1200mv_0c_slow.vho in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124068603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_min_1200mv_0c_fast.vho D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_min_1200mv_0c_fast.vho in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124068865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test.vho D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test.vho in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124069123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_8_1200mv_85c_vhd_slow.sdo D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_8_1200mv_85c_vhd_slow.sdo in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124069344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_8_1200mv_0c_vhd_slow.sdo D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_8_1200mv_0c_vhd_slow.sdo in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124069586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_min_1200mv_0c_vhd_fast.sdo D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_min_1200mv_0c_vhd_fast.sdo in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124069844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "image_processing_test_vhd.sdo D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/ simulation " "Generated file image_processing_test_vhd.sdo in folder \"D:/FPGA_projects/image_processing_test/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672124070084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124070155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:54:30 2022 " "Processing ended: Tue Dec 27 14:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124070155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124070155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124070155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672124070155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672124070832 ""}
