;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	CMP 0, @802
	SPL 0, <232
	SPL 0, <232
	SPL 0, <402
	SUB -207, <-122
	ADD 30, 9
	SUB 100, 2
	SUB 100, 2
	SUB #72, @220
	MOV -7, <-20
	ADD <0, @2
	ADD 210, 30
	SUB 0, 402
	SUB <0, @2
	SLT -1, -210
	CMP -207, <-122
	SUB @127, 106
	CMP @200, @2
	JMZ <-127, 100
	JMZ <-127, 100
	SUB @-126, 100
	ADD 210, 30
	CMP <0, @2
	SUB #72, @220
	SUB @-126, 100
	SUB #72, @220
	SUB 3, 20
	MOV -7, <-20
	ADD 210, 30
	CMP <0, 2
	SUB -206, <-122
	SUB 210, 60
	SUB 210, 60
	ADD 210, 60
	SUB #800, 0
	SUB 3, 20
	SUB 33, 20
	DJN -1, @-20
	SUB 3, 20
	SPL 0, <402
	SLT 0, -0
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-122
