$date
	Sat Oct 22 19:30:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#103892
b10 !
1"
#103894
b10 &
b10 %
1$
#103895
0"
#103898
b1 &
b1 %
1#
#103902
b0 &
0#
b0 %
0$
#1073585
b10100 !
1"
#1073586
b10100 &
b10100 %
1$
#1073587
0"
#1073590
b1010 &
b1010 %
#1073594
b101 &
b101 %
#1073598
b10000 &
b10000 %
#1073602
b1000 &
b1000 %
#1073606
b100 &
b100 %
#1073610
b10 &
b10 %
#1073614
b1 &
1#
b1 %
#1073618
b0 &
b0 %
0#
0$
#2132617
b10000 !
1"
#2132618
b10000 &
b10000 %
1$
#2132619
0"
#2132622
b1000 &
b1000 %
#2132626
b100 &
b100 %
#2132630
b10 &
b10 %
#2132634
b1 &
b1 %
1#
#2132638
b0 &
0#
b0 %
0$
#4500012
