# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 18 2025 11:07:11

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RST_N
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: ENdin
			6.2.2::Path details for port: generated_signal
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RST_N
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: ENdin
			6.5.2::Path details for port: generated_signal
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 207.60 MHz  | Target: 174.22 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        5740             923         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
RST_N      CLK         6137         top|CLK:R              


                       3.2::Clock to Out
                       -----------------

Data Port         Clock Port  Clock to Out  Clock Reference:Phase  
----------------  ----------  ------------  ---------------------  
ENdin             CLK         14498         top|CLK:R              
generated_signal  CLK         15077         top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
RST_N      CLK         -1030       top|CLK:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port         Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------------  ----------  --------------------  ---------------------  
ENdin             CLK         13797                 top|CLK:R              
generated_signal  CLK         14396                 top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 207.60 MHz | Target: 174.22 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 923p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         3432
---------------------------------------   ---- 
End-of-path arrival time (ps)             8165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                                 Odrv4                          0              4733    923  RISE       1
I__78/O                                                 Odrv4                        517              5250    923  RISE       1
I__80/I                                                 LocalMux                       0              5250    923  RISE       1
I__80/O                                                 LocalMux                     486              5736    923  RISE       1
I__82/I                                                 InMux                          0              5736    923  RISE       1
I__82/O                                                 InMux                        382              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in0    LogicCell40_SEQ_MODE_0000      0              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    662              6780    923  RISE       2
I__103/I                                                Odrv4                          0              6780    923  RISE       1
I__103/O                                                Odrv4                        517              7296    923  RISE       1
I__105/I                                                LocalMux                       0              7296    923  RISE       1
I__105/O                                                LocalMux                     486              7782    923  RISE       1
I__106/I                                                InMux                          0              7782    923  RISE       1
I__106/O                                                InMux                        382              8165    923  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1      LogicCell40_SEQ_MODE_1010      0              8165    923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 923p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         3432
---------------------------------------   ---- 
End-of-path arrival time (ps)             8165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                                 Odrv4                          0              4733    923  RISE       1
I__78/O                                                 Odrv4                        517              5250    923  RISE       1
I__80/I                                                 LocalMux                       0              5250    923  RISE       1
I__80/O                                                 LocalMux                     486              5736    923  RISE       1
I__82/I                                                 InMux                          0              5736    923  RISE       1
I__82/O                                                 InMux                        382              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in0    LogicCell40_SEQ_MODE_0000      0              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    662              6780    923  RISE       2
I__103/I                                                Odrv4                          0              6780    923  RISE       1
I__103/O                                                Odrv4                        517              7296    923  RISE       1
I__105/I                                                LocalMux                       0              7296    923  RISE       1
I__105/O                                                LocalMux                     486              7782    923  RISE       1
I__106/I                                                InMux                          0              7782    923  RISE       1
I__106/O                                                InMux                        382              8165    923  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1      LogicCell40_SEQ_MODE_1010      0              8165    923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Setup Time        : 6137


Data Path Delay               10074
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 6137

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1442               FALL  1       
I__145/I                                       Odrv12                     0      1442               FALL  1       
I__145/O                                       Odrv12                     796    2238               FALL  1       
I__147/I                                       Span12Mux_h                0      2238               FALL  1       
I__147/O                                       Span12Mux_h                796    3034               FALL  1       
I__149/I                                       Span12Mux_h                0      3034               FALL  1       
I__149/O                                       Span12Mux_h                796    3830               FALL  1       
I__151/I                                       Span12Mux_v                0      3830               FALL  1       
I__151/O                                       Span12Mux_v                796    4626               FALL  1       
I__153/I                                       Sp12to4                    0      4626               FALL  1       
I__153/O                                       Sp12to4                    662    5288               FALL  1       
I__156/I                                       LocalMux                   0      5288               FALL  1       
I__156/O                                       LocalMux                   455    5742               FALL  1       
I__158/I                                       InMux                      0      5742               FALL  1       
I__158/O                                       InMux                      320    6063               FALL  1       
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000  0      6063               FALL  1       
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000  465    6528               RISE  1       
I__63/I                                        Odrv4                      0      6528               RISE  1       
I__63/O                                        Odrv4                      517    7045               RISE  1       
I__64/I                                        Span4Mux_s3_h              0      7045               RISE  1       
I__64/O                                        Span4Mux_s3_h              341    7386               RISE  1       
I__65/I                                        LocalMux                   0      7386               RISE  1       
I__65/O                                        LocalMux                   486    7872               RISE  1       
I__66/I                                        IoInMux                    0      7872               RISE  1       
I__66/O                                        IoInMux                    382    8254               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      8254               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    9164               RISE  25      
I__279/I                                       gio2CtrlBuf                0      9164               RISE  1       
I__279/O                                       gio2CtrlBuf                0      9164               RISE  1       
I__280/I                                       GlobalMux                  0      9164               RISE  1       
I__280/O                                       GlobalMux                  227    9391               RISE  1       
I__281/I                                       SRMux                      0      9391               RISE  1       
I__281/O                                       SRMux                      682    10074              RISE  1       
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/sr      LogicCell40_SEQ_MODE_1010  0      10074              RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__291/I                                          ClkMux                     0      3482               RISE  1       
I__291/O                                          ClkMux                     455    3937               RISE  1       
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: ENdin     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ENdin
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 14498


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9765
---------------------------- ------
Clock To Out Delay            14498

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__302/I                                          ClkMux                     0      3482               RISE  1       
I__302/O                                          ClkMux                     455    3937               RISE  1       
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
enableDin_aux_LC_13_11_2/lcout   LogicCell40_SEQ_MODE_1000  796    4733               FALL  1       
I__110/I                         Odrv12                     0      4733               FALL  1       
I__110/O                         Odrv12                     796    5529               FALL  1       
I__111/I                         Span12Mux_h                0      5529               FALL  1       
I__111/O                         Span12Mux_h                796    6325               FALL  1       
I__112/I                         Span12Mux_s7_h             0      6325               FALL  1       
I__112/O                         Span12Mux_s7_h             475    6800               FALL  1       
I__113/I                         Sp12to4                    0      6800               FALL  1       
I__113/O                         Sp12to4                    662    7462               FALL  1       
I__114/I                         IoSpan4Mux                 0      7462               FALL  1       
I__114/O                         IoSpan4Mux                 475    7937               FALL  1       
I__115/I                         LocalMux                   0      7937               FALL  1       
I__115/O                         LocalMux                   455    8392               FALL  1       
I__116/I                         IoInMux                    0      8392               FALL  1       
I__116/O                         IoInMux                    320    8713               FALL  1       
ENdin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8713               FALL  1       
ENdin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12010              FALL  1       
ENdin_obuf_iopad/DIN             IO_PAD                     0      12010              FALL  1       
ENdin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   14498              FALL  1       
ENdin                            top                        0      14498              FALL  1       

6.2.2::Path details for port: generated_signal
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : generated_signal
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 15077


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay             10344
---------------------------- ------
Clock To Out Delay            15077

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__294/I                                          ClkMux                     0      3482               RISE  1       
I__294/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
generator_inst1.signal_aux_LC_13_15_7/lcout  LogicCell40_SEQ_MODE_1010  796    4733               FALL  1       
I__205/I                                     Odrv12                     0      4733               FALL  1       
I__205/O                                     Odrv12                     796    5529               FALL  1       
I__206/I                                     Span12Mux_v                0      5529               FALL  1       
I__206/O                                     Span12Mux_v                796    6325               FALL  1       
I__207/I                                     Span12Mux_s10_h            0      6325               FALL  1       
I__207/O                                     Span12Mux_s10_h            693    7017               FALL  1       
I__208/I                                     Sp12to4                    0      7017               FALL  1       
I__208/O                                     Sp12to4                    662    7679               FALL  1       
I__209/I                                     Span4Mux_v                 0      7679               FALL  1       
I__209/O                                     Span4Mux_v                 548    8227               FALL  1       
I__210/I                                     Span4Mux_s1_v              0      8227               FALL  1       
I__210/O                                     Span4Mux_s1_v              289    8516               FALL  1       
I__211/I                                     LocalMux                   0      8516               FALL  1       
I__211/O                                     LocalMux                   455    8971               FALL  1       
I__212/I                                     IoInMux                    0      8971               FALL  1       
I__212/O                                     IoInMux                    320    9292               FALL  1       
generated_signal_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      9292               FALL  1       
generated_signal_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     3297   12589              FALL  1       
generated_signal_obuf_iopad/DIN              IO_PAD                     0      12589              FALL  1       
generated_signal_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2488   15077              FALL  1       
generated_signal                             top                        0      15077              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Hold Time         : -1030


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4967
---------------------------- ------
Hold Time                     -1030

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__144/I                                       Odrv12                     0      1142               FALL  1       
I__144/O                                       Odrv12                     796    1938               FALL  1       
I__146/I                                       Span12Mux_h                0      1938               FALL  1       
I__146/O                                       Span12Mux_h                796    2734               FALL  1       
I__148/I                                       Span12Mux_v                0      2734               FALL  1       
I__148/O                                       Span12Mux_v                796    3530               FALL  1       
I__150/I                                       Sp12to4                    0      3530               FALL  1       
I__150/O                                       Sp12to4                    662    4192               FALL  1       
I__152/I                                       LocalMux                   0      4192               FALL  1       
I__152/O                                       LocalMux                   455    4646               FALL  1       
I__155/I                                       InMux                      0      4646               FALL  1       
I__155/O                                       InMux                      320    4967               FALL  1       
I__157/I                                       CascadeMux                 0      4967               FALL  1       
I__157/O                                       CascadeMux                 0      4967               FALL  1       
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in2  LogicCell40_SEQ_MODE_1000  0      4967               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__296/I                                          ClkMux                     0      3482               RISE  1       
I__296/O                                          ClkMux                     455    3937               RISE  1       
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: ENdin     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ENdin
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 13797


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9064
---------------------------- ------
Clock To Out Delay            13797

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__302/I                                          ClkMux                     0      3482               RISE  1       
I__302/O                                          ClkMux                     455    3937               RISE  1       
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
enableDin_aux_LC_13_11_2/lcout   LogicCell40_SEQ_MODE_1000  796    4733               RISE  1       
I__110/I                         Odrv12                     0      4733               RISE  1       
I__110/O                         Odrv12                     724    5457               RISE  1       
I__111/I                         Span12Mux_h                0      5457               RISE  1       
I__111/O                         Span12Mux_h                724    6180               RISE  1       
I__112/I                         Span12Mux_s7_h             0      6180               RISE  1       
I__112/O                         Span12Mux_s7_h             424    6604               RISE  1       
I__113/I                         Sp12to4                    0      6604               RISE  1       
I__113/O                         Sp12to4                    631    7234               RISE  1       
I__114/I                         IoSpan4Mux                 0      7234               RISE  1       
I__114/O                         IoSpan4Mux                 424    7658               RISE  1       
I__115/I                         LocalMux                   0      7658               RISE  1       
I__115/O                         LocalMux                   486    8144               RISE  1       
I__116/I                         IoInMux                    0      8144               RISE  1       
I__116/O                         IoInMux                    382    8527               RISE  1       
ENdin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8527               RISE  1       
ENdin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11483              RISE  1       
ENdin_obuf_iopad/DIN             IO_PAD                     0      11483              RISE  1       
ENdin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   13797              RISE  1       
ENdin                            top                        0      13797              RISE  1       

6.5.2::Path details for port: generated_signal
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : generated_signal
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 14396


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9663
---------------------------- ------
Clock To Out Delay            14396

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__289/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__289/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__290/I                                          GlobalMux                  0      3255               RISE  1       
I__290/O                                          GlobalMux                  227    3482               RISE  1       
I__294/I                                          ClkMux                     0      3482               RISE  1       
I__294/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
generator_inst1.signal_aux_LC_13_15_7/lcout  LogicCell40_SEQ_MODE_1010  796    4733               RISE  1       
I__205/I                                     Odrv12                     0      4733               RISE  1       
I__205/O                                     Odrv12                     724    5457               RISE  1       
I__206/I                                     Span12Mux_v                0      5457               RISE  1       
I__206/O                                     Span12Mux_v                724    6180               RISE  1       
I__207/I                                     Span12Mux_s10_h            0      6180               RISE  1       
I__207/O                                     Span12Mux_s10_h            631    6811               RISE  1       
I__208/I                                     Sp12to4                    0      6811               RISE  1       
I__208/O                                     Sp12to4                    631    7441               RISE  1       
I__209/I                                     Span4Mux_v                 0      7441               RISE  1       
I__209/O                                     Span4Mux_v                 517    7958               RISE  1       
I__210/I                                     Span4Mux_s1_v              0      7958               RISE  1       
I__210/O                                     Span4Mux_s1_v              300    8258               RISE  1       
I__211/I                                     LocalMux                   0      8258               RISE  1       
I__211/O                                     LocalMux                   486    8744               RISE  1       
I__212/I                                     IoInMux                    0      8744               RISE  1       
I__212/O                                     IoInMux                    382    9126               RISE  1       
generated_signal_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      9126               RISE  1       
generated_signal_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2956   12082              RISE  1       
generated_signal_obuf_iopad/DIN              IO_PAD                     0      12082              RISE  1       
generated_signal_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2314   14396              RISE  1       
generated_signal                             top                        0      14396              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 923p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         3432
---------------------------------------   ---- 
End-of-path arrival time (ps)             8165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                                 Odrv4                          0              4733    923  RISE       1
I__78/O                                                 Odrv4                        517              5250    923  RISE       1
I__80/I                                                 LocalMux                       0              5250    923  RISE       1
I__80/O                                                 LocalMux                     486              5736    923  RISE       1
I__82/I                                                 InMux                          0              5736    923  RISE       1
I__82/O                                                 InMux                        382              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in0    LogicCell40_SEQ_MODE_0000      0              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    662              6780    923  RISE       2
I__103/I                                                Odrv4                          0              6780    923  RISE       1
I__103/O                                                Odrv4                        517              7296    923  RISE       1
I__105/I                                                LocalMux                       0              7296    923  RISE       1
I__105/O                                                LocalMux                     486              7782    923  RISE       1
I__106/I                                                InMux                          0              7782    923  RISE       1
I__106/O                                                InMux                        382              8165    923  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1      LogicCell40_SEQ_MODE_1010      0              8165    923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Setup Constraint : 5740p
Path slack       : 1626p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             7648
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                                 Odrv4                          0              4733    923  RISE       1
I__78/O                                                 Odrv4                        517              5250    923  RISE       1
I__80/I                                                 LocalMux                       0              5250    923  RISE       1
I__80/O                                                 LocalMux                     486              5736    923  RISE       1
I__82/I                                                 InMux                          0              5736    923  RISE       1
I__82/O                                                 InMux                        382              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in0    LogicCell40_SEQ_MODE_0000      0              6118    923  RISE       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    662              6780    923  RISE       2
I__102/I                                                LocalMux                       0              6780   1626  RISE       1
I__102/O                                                LocalMux                     486              7265   1626  RISE       1
I__104/I                                                InMux                          0              7265   1626  RISE       1
I__104/O                                                InMux                        382              7648   1626  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in3      LogicCell40_SEQ_MODE_1010      0              7648   1626  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Setup Constraint : 5740p
Path slack       : 1791p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2750
---------------------------------------   ---- 
End-of-path arrival time (ps)             7483
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              6170   1791  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    186              6356   1791  RISE       2
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              6356   1791  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryout  LogicCell40_SEQ_MODE_1010    186              6542   1791  RISE       2
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              6542   1791  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryout  LogicCell40_SEQ_MODE_1010    186              6728   1791  RISE       2
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryin   LogicCell40_SEQ_MODE_1010      0              6728   1791  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryout  LogicCell40_SEQ_MODE_1010    186              6914   1791  RISE       2
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/carryin   LogicCell40_SEQ_MODE_1010      0              6914   1791  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/carryout  LogicCell40_SEQ_MODE_1010    186              7100   1791  RISE       1
I__307/I                                            InMux                          0              7100   1791  RISE       1
I__307/O                                            InMux                        382              7483   1791  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in3       LogicCell40_SEQ_MODE_1010      0              7483   1791  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Setup Constraint : 5740p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             7296
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              6170   1791  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    186              6356   1791  RISE       2
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              6356   1791  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryout  LogicCell40_SEQ_MODE_1010    186              6542   1791  RISE       2
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              6542   1791  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryout  LogicCell40_SEQ_MODE_1010    186              6728   1791  RISE       2
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryin   LogicCell40_SEQ_MODE_1010      0              6728   1791  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryout  LogicCell40_SEQ_MODE_1010    186              6914   1791  RISE       2
I__318/I                                            InMux                          0              6914   1977  RISE       1
I__318/O                                            InMux                        382              7296   1977  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in3       LogicCell40_SEQ_MODE_1010      0              7296   1977  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__308/I                                                      LocalMux                       0              6066   2050  RISE       1
I__308/O                                                      LocalMux                     486              6552   2050  RISE       1
I__310/I                                                      InMux                          0              6552   2050  RISE       1
I__310/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__309/I                                                      LocalMux                       0              6066   2050  RISE       1
I__309/O                                                      LocalMux                     486              6552   2050  RISE       1
I__314/I                                                      InMux                          0              6552   2050  RISE       1
I__314/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__308/I                                                      LocalMux                       0              6066   2050  RISE       1
I__308/O                                                      LocalMux                     486              6552   2050  RISE       1
I__311/I                                                      InMux                          0              6552   2050  RISE       1
I__311/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__308/I                                                      LocalMux                       0              6066   2050  RISE       1
I__308/O                                                      LocalMux                     486              6552   2050  RISE       1
I__312/I                                                      InMux                          0              6552   2050  RISE       1
I__312/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__308/I                                                      LocalMux                       0              6066   2050  RISE       1
I__308/O                                                      LocalMux                     486              6552   2050  RISE       1
I__313/I                                                      InMux                          0              6552   2050  RISE       1
I__313/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__309/I                                                      LocalMux                       0              6066   2050  RISE       1
I__309/O                                                      LocalMux                     486              6552   2050  RISE       1
I__315/I                                                      InMux                          0              6552   2050  RISE       1
I__315/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__309/I                                                      LocalMux                       0              6066   2050  RISE       1
I__309/O                                                      LocalMux                     486              6552   2050  RISE       1
I__316/I                                                      InMux                          0              6552   2050  RISE       1
I__316/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Setup Constraint : 5740p
Path slack       : 2049p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2202
---------------------------------------   ---- 
End-of-path arrival time (ps)             6935
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                                      LocalMux                       0              4733   2050  RISE       1
I__221/O                                                      LocalMux                     486              5219   2050  RISE       1
I__224/I                                                      InMux                          0              5219   2050  RISE       1
I__224/O                                                      InMux                        382              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2050  RISE       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2050  RISE       8
I__309/I                                                      LocalMux                       0              6066   2050  RISE       1
I__309/O                                                      LocalMux                     486              6552   2050  RISE       1
I__317/I                                                      InMux                          0              6552   2050  RISE       1
I__317/O                                                      InMux                        382              6935   2050  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in0                 LogicCell40_SEQ_MODE_1010      0              6935   2050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Setup Constraint : 5740p
Path slack       : 2143p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout           LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       2
I__325/I                                                  LocalMux                       0              4733   2143  RISE       1
I__325/O                                                  LocalMux                     486              5219   2143  RISE       1
I__327/I                                                  InMux                          0              5219   2143  RISE       1
I__327/O                                                  InMux                        382              5601   2143  RISE       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5601   2143  RISE       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    662              6263   2143  RISE       2
I__228/I                                                  LocalMux                       0              6263   2143  RISE       1
I__228/O                                                  LocalMux                     486              6749   2143  RISE       1
I__229/I                                                  InMux                          0              6749   2143  RISE       1
I__229/O                                                  InMux                        382              7131   2143  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in3        LogicCell40_SEQ_MODE_1011      0              7131   2143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Setup Constraint : 5740p
Path slack       : 2143p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout           LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       4
I__190/I                                                    LocalMux                       0              4733   2143  RISE       1
I__190/O                                                    LocalMux                     486              5219   2143  RISE       1
I__191/I                                                    InMux                          0              5219   2143  RISE       1
I__191/O                                                    InMux                        382              5601   2143  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_3_LC_13_13_5/in0    LogicCell40_SEQ_MODE_0000      0              5601   2143  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_3_LC_13_13_5/lcout  LogicCell40_SEQ_MODE_0000    662              6263   2143  RISE       1
I__93/I                                                     LocalMux                       0              6263   2143  RISE       1
I__93/O                                                     LocalMux                     486              6749   2143  RISE       1
I__94/I                                                     InMux                          0              6749   2143  RISE       1
I__94/O                                                     InMux                        382              7131   2143  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in3          LogicCell40_SEQ_MODE_1010      0              7131   2143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 2143p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout        LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                    LocalMux                       0              4733   2143  RISE       1
I__132/O                                                    LocalMux                     486              5219   2143  RISE       1
I__137/I                                                    InMux                          0              5219   2143  RISE       1
I__137/O                                                    InMux                        382              5601   2143  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_1_2_LC_13_14_3/in0    LogicCell40_SEQ_MODE_0000      0              5601   2143  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_1_2_LC_13_14_3/lcout  LogicCell40_SEQ_MODE_0000    662              6263   2143  RISE       1
I__123/I                                                    LocalMux                       0              6263   2143  RISE       1
I__123/O                                                    LocalMux                     486              6749   2143  RISE       1
I__124/I                                                    InMux                          0              6749   2143  RISE       1
I__124/O                                                    InMux                        382              7131   2143  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in3          LogicCell40_SEQ_MODE_1010      0              7131   2143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Setup Constraint : 5740p
Path slack       : 2143p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout           LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       2
I__325/I                                                  LocalMux                       0              4733   2143  RISE       1
I__325/O                                                  LocalMux                     486              5219   2143  RISE       1
I__327/I                                                  InMux                          0              5219   2143  RISE       1
I__327/O                                                  InMux                        382              5601   2143  RISE       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5601   2143  RISE       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    662              6263   2143  RISE       2
I__228/I                                                  LocalMux                       0              6263   2143  RISE       1
I__228/O                                                  LocalMux                     486              6749   2143  RISE       1
I__230/I                                                  InMux                          0              6749   2143  RISE       1
I__230/O                                                  InMux                        382              7131   2143  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in3        LogicCell40_SEQ_MODE_1010      0              7131   2143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Setup Constraint : 5740p
Path slack       : 2164p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2377
---------------------------------------   ---- 
End-of-path arrival time (ps)             7110
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              6170   1791  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    186              6356   1791  RISE       2
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              6356   1791  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryout  LogicCell40_SEQ_MODE_1010    186              6542   1791  RISE       2
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryin   LogicCell40_SEQ_MODE_1010      0              6542   1791  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryout  LogicCell40_SEQ_MODE_1010    186              6728   1791  RISE       2
I__324/I                                            InMux                          0              6728   2163  RISE       1
I__324/O                                            InMux                        382              7110   2163  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in3       LogicCell40_SEQ_MODE_1010      0              7110   2163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__237/I                                                      LocalMux                       0              6066   2236  RISE       1
I__237/O                                                      LocalMux                     486              6552   2236  RISE       1
I__239/I                                                      CEMux                          0              6552   2236  RISE       1
I__239/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/ce             LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Setup Constraint : 5740p
Path slack       : 2236p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             9677

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7441
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__132/I                                                      LocalMux                       0              4733   2143  RISE       1
I__132/O                                                      LocalMux                     486              5219   2143  RISE       1
I__136/I                                                      InMux                          0              5219   2236  RISE       1
I__136/O                                                      InMux                        382              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5601   2236  RISE       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2236  RISE      14
I__238/I                                                      LocalMux                       0              6066   2236  RISE       1
I__238/O                                                      LocalMux                     486              6552   2236  RISE       1
I__240/I                                                      CEMux                          0              6552   2236  RISE       1
I__240/O                                                      CEMux                        889              7441   2236  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/ce              LogicCell40_SEQ_MODE_1000      0              7441   2236  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Setup Constraint : 5740p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2191
---------------------------------------   ---- 
End-of-path arrival time (ps)             6924
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              6170   1791  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    186              6356   1791  RISE       2
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryin   LogicCell40_SEQ_MODE_1010      0              6356   1791  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryout  LogicCell40_SEQ_MODE_1010    186              6542   1791  RISE       2
I__329/I                                            InMux                          0              6542   2349  RISE       1
I__329/O                                            InMux                        382              6924   2349  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in3       LogicCell40_SEQ_MODE_1010      0              6924   2349  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Setup Constraint : 5740p
Path slack       : 2473p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1923
---------------------------------------   ---- 
End-of-path arrival time (ps)             6656
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout             LogicCell40_SEQ_MODE_1010    796              4733   1977  RISE       3
I__351/I                                                    Odrv4                          0              4733   2474  RISE       1
I__351/O                                                    Odrv4                        517              5250   2474  RISE       1
I__354/I                                                    LocalMux                       0              5250   2474  RISE       1
I__354/O                                                    LocalMux                     486              5736   2474  RISE       1
I__355/I                                                    InMux                          0              5736   2474  RISE       1
I__355/O                                                    InMux                        382              6118   2474  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_4_LC_13_15_0/in0    LogicCell40_SEQ_MODE_0000      0              6118   2474  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_4_LC_13_15_0/ltout  LogicCell40_SEQ_MODE_0000    538              6656   2474  RISE       1
I__118/I                                                    CascadeMux                     0              6656   2474  RISE       1
I__118/O                                                    CascadeMux                     0              6656   2474  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in2          LogicCell40_SEQ_MODE_1010      0              6656   2474  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Setup Constraint : 5740p
Path slack       : 2526p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -475
----------------------------------------   ---- 
End-of-path required time (ps)             9202

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             6676
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout        LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                               Odrv4                          0              4733    923  RISE       1
I__78/O                                               Odrv4                        517              5250    923  RISE       1
I__80/I                                               LocalMux                       0              5250    923  RISE       1
I__80/O                                               LocalMux                     486              5736    923  RISE       1
I__83/I                                               InMux                          0              5736   2525  RISE       1
I__83/O                                               InMux                        382              6118   2525  RISE       1
fsm_shiftRegs_inst1.counter_RNO_0_2_LC_12_13_0/in1    LogicCell40_SEQ_MODE_0000      0              6118   2525  RISE       1
fsm_shiftRegs_inst1.counter_RNO_0_2_LC_12_13_0/ltout  LogicCell40_SEQ_MODE_0000    558              6676   2525  FALL       1
I__92/I                                               CascadeMux                     0              6676   2525  FALL       1
I__92/O                                               CascadeMux                     0              6676   2525  FALL       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in2          LogicCell40_SEQ_MODE_1010      0              6676   2525  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Setup Constraint : 5740p
Path slack       : 2526p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -475
----------------------------------------   ---- 
End-of-path required time (ps)             9202

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             6676
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout        LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__78/I                                               Odrv4                          0              4733    923  RISE       1
I__78/O                                               Odrv4                        517              5250    923  RISE       1
I__80/I                                               LocalMux                       0              5250    923  RISE       1
I__80/O                                               LocalMux                     486              5736    923  RISE       1
I__84/I                                               InMux                          0              5736   2525  RISE       1
I__84/O                                               InMux                        382              6118   2525  RISE       1
fsm_shiftRegs_inst1.counter_RNO_0_3_LC_12_13_6/in1    LogicCell40_SEQ_MODE_0000      0              6118   2525  RISE       1
fsm_shiftRegs_inst1.counter_RNO_0_3_LC_12_13_6/ltout  LogicCell40_SEQ_MODE_0000    558              6676   2525  FALL       1
I__77/I                                               CascadeMux                     0              6676   2525  FALL       1
I__77/O                                               CascadeMux                     0              6676   2525  FALL       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in2          LogicCell40_SEQ_MODE_1010      0              6676   2525  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Setup Constraint : 5740p
Path slack       : 2536p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2005
---------------------------------------   ---- 
End-of-path arrival time (ps)             6738
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryin   LogicCell40_SEQ_MODE_1010      0              6170   1791  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    186              6356   1791  RISE       2
I__336/I                                            InMux                          0              6356   2536  RISE       1
I__336/O                                            InMux                        382              6738   2536  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in3       LogicCell40_SEQ_MODE_1010      0              6738   2536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Setup Constraint : 5740p
Path slack       : 2722p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1819
---------------------------------------   ---- 
End-of-path arrival time (ps)             6552
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryin   LogicCell40_SEQ_MODE_1010      0              5984   1791  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    186              6170   1791  RISE       2
I__341/I                                            InMux                          0              6170   2722  RISE       1
I__341/O                                            InMux                        382              6552   2722  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in3       LogicCell40_SEQ_MODE_1010      0              6552   2722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Setup Constraint : 5740p
Path slack       : 2866p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__260/I                                              InMux                          0              5736   2866  RISE       1
I__260/O                                              InMux                        382              6118   2866  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in0     LogicCell40_SEQ_MODE_1000      0              6118   2866  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Setup Constraint : 5740p
Path slack       : 2866p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__133/I                                              Odrv4                          0              4733   2866  RISE       1
I__133/O                                              Odrv4                        517              5250   2866  RISE       1
I__138/I                                              LocalMux                       0              5250   2866  RISE       1
I__138/O                                              LocalMux                     486              5736   2866  RISE       1
I__142/I                                              InMux                          0              5736   2866  RISE       1
I__142/O                                              InMux                        382              6118   2866  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in0          LogicCell40_SEQ_MODE_1010      0              6118   2866  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Setup Constraint : 5740p
Path slack       : 2866p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__261/I                                              InMux                          0              5736   2866  RISE       1
I__261/O                                              InMux                        382              6118   2866  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in0     LogicCell40_SEQ_MODE_1000      0              6118   2866  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk
Setup Constraint : 5740p
Path slack       : 2866p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__263/I                                              InMux                          0              5736   2866  RISE       1
I__263/O                                              InMux                        382              6118   2866  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/in0     LogicCell40_SEQ_MODE_1000      0              6118   2866  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Setup Constraint : 5740p
Path slack       : 2908p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1633
---------------------------------------   ---- 
End-of-path arrival time (ps)             6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                            LocalMux                       0              4733   1791  RISE       1
I__232/O                                            LocalMux                     486              5219   1791  RISE       1
I__234/I                                            InMux                          0              5219   1791  RISE       1
I__234/O                                            InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    382              5984   1791  RISE       2
I__348/I                                            InMux                          0              5984   2908  RISE       1
I__348/O                                            InMux                        382              6366   2908  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in3       LogicCell40_SEQ_MODE_1010      0              6366   2908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in1
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Setup Constraint : 5740p
Path slack       : 2970p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__160/I                                              Odrv4                          0              4733   2970  RISE       1
I__160/O                                              Odrv4                        517              5250   2970  RISE       1
I__169/I                                              LocalMux                       0              5250   2970  RISE       1
I__169/O                                              LocalMux                     486              5736   2970  RISE       1
I__173/I                                              InMux                          0              5736   2970  RISE       1
I__173/O                                              InMux                        382              6118   2970  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in1            LogicCell40_SEQ_MODE_1010      0              6118   2970  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in1
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Setup Constraint : 5740p
Path slack       : 2970p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__133/I                                              Odrv4                          0              4733   2866  RISE       1
I__133/O                                              Odrv4                        517              5250   2866  RISE       1
I__138/I                                              LocalMux                       0              5250   2866  RISE       1
I__138/O                                              LocalMux                     486              5736   2866  RISE       1
I__143/I                                              InMux                          0              5736   2970  RISE       1
I__143/O                                              InMux                        382              6118   2970  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in1          LogicCell40_SEQ_MODE_1010      0              6118   2970  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Setup Constraint : 5740p
Path slack       : 2970p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__258/I                                              InMux                          0              5736   2970  RISE       1
I__258/O                                              InMux                        382              6118   2970  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in1     LogicCell40_SEQ_MODE_1000      0              6118   2970  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Setup Constraint : 5740p
Path slack       : 2970p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__259/I                                              InMux                          0              5736   2970  RISE       1
I__259/O                                              InMux                        382              6118   2970  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in1     LogicCell40_SEQ_MODE_1000      0              6118   2970  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Setup Constraint : 5740p
Path slack       : 2970p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__246/I                                              Odrv4                          0              4733   2866  RISE       1
I__246/O                                              Odrv4                        517              5250   2866  RISE       1
I__256/I                                              LocalMux                       0              5250   2866  RISE       1
I__256/O                                              LocalMux                     486              5736   2866  RISE       1
I__262/I                                              InMux                          0              5736   2970  RISE       1
I__262/O                                              InMux                        382              6118   2970  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in1     LogicCell40_SEQ_MODE_1000      0              6118   2970  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Setup Constraint : 5740p
Path slack       : 2990p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1406
---------------------------------------   ---- 
End-of-path arrival time (ps)             6139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout             LogicCell40_SEQ_MODE_1010    796              4733   2163  RISE       3
I__343/I                                                    LocalMux                       0              4733   2990  RISE       1
I__343/O                                                    LocalMux                     486              5219   2990  RISE       1
I__345/I                                                    InMux                          0              5219   2990  RISE       1
I__345/O                                                    InMux                        382              5601   2990  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_0_LC_13_15_2/in0    LogicCell40_SEQ_MODE_0000      0              5601   2990  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_0_LC_13_15_2/ltout  LogicCell40_SEQ_MODE_0000    538              6139   2990  RISE       1
I__117/I                                                    CascadeMux                     0              6139   2990  RISE       1
I__117/O                                                    CascadeMux                     0              6139   2990  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in2          LogicCell40_SEQ_MODE_1011      0              6139   2990  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in2
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Setup Constraint : 5740p
Path slack       : 2990p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1406
---------------------------------------   ---- 
End-of-path arrival time (ps)             6139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   2246  RISE       3
I__96/I                                                  LocalMux                       0              4733   2990  RISE       1
I__96/O                                                  LocalMux                     486              5219   2990  RISE       1
I__98/I                                                  InMux                          0              5219   2990  RISE       1
I__98/O                                                  InMux                        382              5601   2990  RISE       1
fsm_shiftRegs_inst1.counterDYN_RNO_0_3_LC_13_13_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   2990  RISE       1
fsm_shiftRegs_inst1.counterDYN_RNO_0_3_LC_13_13_0/ltout  LogicCell40_SEQ_MODE_0000    538              6139   2990  RISE       1
I__107/I                                                 CascadeMux                     0              6139   2990  RISE       1
I__107/O                                                 CascadeMux                     0              6139   2990  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in2          LogicCell40_SEQ_MODE_1010      0              6139   2990  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 2990p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1406
---------------------------------------   ---- 
End-of-path arrival time (ps)             6139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout           LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       4
I__190/I                                                    LocalMux                       0              4733   2143  RISE       1
I__190/O                                                    LocalMux                     486              5219   2143  RISE       1
I__192/I                                                    InMux                          0              5219   2990  RISE       1
I__192/O                                                    InMux                        382              5601   2990  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_2_LC_13_13_3/in0    LogicCell40_SEQ_MODE_0000      0              5601   2990  RISE       1
fsm_shiftRegs_inst1.current_state_RNO_0_2_LC_13_13_3/ltout  LogicCell40_SEQ_MODE_0000    538              6139   2990  RISE       1
I__101/I                                                    CascadeMux                     0              6139   2990  RISE       1
I__101/O                                                    CascadeMux                     0              6139   2990  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in2          LogicCell40_SEQ_MODE_1010      0              6139   2990  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in0
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3383  RISE       2
I__217/I                                         LocalMux                       0              4733   3383  RISE       1
I__217/O                                         LocalMux                     486              5219   3383  RISE       1
I__219/I                                         InMux                          0              5219   3383  RISE       1
I__219/O                                         InMux                        382              5601   3383  RISE       1
generator_inst1.signal_aux_LC_13_15_7/in0        LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2215  RISE       5
I__174/I                                           LocalMux                       0              4733   2215  RISE       1
I__174/O                                           LocalMux                     486              5219   2215  RISE       1
I__178/I                                           InMux                          0              5219   3383  RISE       1
I__178/O                                           InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3042  RISE       6
I__181/I                                           LocalMux                       0              4733   3042  RISE       1
I__181/O                                           LocalMux                     486              5219   3042  RISE       1
I__185/I                                           InMux                          0              5219   3383  RISE       1
I__185/O                                           InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1512  RISE       5
I__86/I                                         LocalMux                       0              4733   3383  RISE       1
I__86/O                                         LocalMux                     486              5219   3383  RISE       1
I__90/I                                         InMux                          0              5219   3383  RISE       1
I__90/O                                         InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__134/I                                              LocalMux                       0              4733   3383  RISE       1
I__134/O                                              LocalMux                     486              5219   3383  RISE       1
I__139/I                                              InMux                          0              5219   3383  RISE       1
I__139/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in0          LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__135/I                                              LocalMux                       0              4733   3383  RISE       1
I__135/O                                              LocalMux                     486              5219   3383  RISE       1
I__141/I                                              InMux                          0              5219   3383  RISE       1
I__141/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       7
I__134/I                                              LocalMux                       0              4733   3383  RISE       1
I__134/O                                              LocalMux                     486              5219   3383  RISE       1
I__140/I                                              InMux                          0              5219   3383  RISE       1
I__140/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in0          LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__159/I                                              LocalMux                       0              4733   2339  RISE       1
I__159/O                                              LocalMux                     486              5219   2339  RISE       1
I__164/I                                              InMux                          0              5219   3383  RISE       1
I__164/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in0       LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__159/I                                              LocalMux                       0              4733   2339  RISE       1
I__159/O                                              LocalMux                     486              5219   2339  RISE       1
I__165/I                                              InMux                          0              5219   3383  RISE       1
I__165/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in0
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3383  RISE       2
I__218/I                                         LocalMux                       0              4733   3383  RISE       1
I__218/O                                         LocalMux                     486              5219   3383  RISE       1
I__220/I                                         InMux                          0              5219   3383  RISE       1
I__220/O                                         InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in0    LogicCell40_SEQ_MODE_1000      0              5601   3383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__222/I                                              LocalMux                       0              4733   3383  RISE       1
I__222/O                                              LocalMux                     486              5219   3383  RISE       1
I__226/I                                              InMux                          0              5219   3383  RISE       1
I__226/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in0    LogicCell40_SEQ_MODE_1010      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__233/I                                            LocalMux                       0              4733   3042  RISE       1
I__233/O                                            LocalMux                     486              5219   3042  RISE       1
I__236/I                                            InMux                          0              5219   3383  RISE       1
I__236/O                                            InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in0  LogicCell40_SEQ_MODE_1011      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__249/I                                              InMux                          0              5219   3383  RISE       1
I__249/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in0    LogicCell40_SEQ_MODE_1000      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__251/I                                              InMux                          0              5219   3383  RISE       1
I__251/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in0    LogicCell40_SEQ_MODE_1000      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__252/I                                              InMux                          0              5219   3383  RISE       1
I__252/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in0    LogicCell40_SEQ_MODE_1000      0              5601   3383  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Setup Constraint : 5740p
Path slack       : 3383p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8984

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__254/I                                              InMux                          0              5219   3383  RISE       1
I__254/O                                              InMux                        382              5601   3383  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in0     LogicCell40_SEQ_MODE_1000      0              5601   3383  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1791  RISE       3
I__232/I                                         LocalMux                       0              4733   1791  RISE       1
I__232/O                                         LocalMux                     486              5219   1791  RISE       1
I__234/I                                         InMux                          0              5219   1791  RISE       1
I__234/O                                         InMux                        382              5601   1791  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in1
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__159/I                                              LocalMux                       0              4733   2339  RISE       1
I__159/O                                              LocalMux                     486              5219   2339  RISE       1
I__166/I                                              InMux                          0              5219   3487  RISE       1
I__166/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in1       LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in1
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3042  RISE       6
I__181/I                                           LocalMux                       0              4733   3042  RISE       1
I__181/O                                           LocalMux                     486              5219   3042  RISE       1
I__187/I                                           InMux                          0              5219   3487  RISE       1
I__187/O                                           InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__221/I                                              LocalMux                       0              4733   2050  RISE       1
I__221/O                                              LocalMux                     486              5219   2050  RISE       1
I__225/I                                              InMux                          0              5219   3487  RISE       1
I__225/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in1    LogicCell40_SEQ_MODE_1011      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__248/I                                              InMux                          0              5219   3487  RISE       1
I__248/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__250/I                                              InMux                          0              5219   3487  RISE       1
I__250/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__253/I                                              InMux                          0              5219   3487  RISE       1
I__253/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__245/I                                              LocalMux                       0              4733   3383  RISE       1
I__245/O                                              LocalMux                     486              5219   3383  RISE       1
I__255/I                                              InMux                          0              5219   3487  RISE       1
I__255/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in1     LogicCell40_SEQ_MODE_1000      0              5601   3487  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       2
I__304/I                                         LocalMux                       0              4733   3487  RISE       1
I__304/O                                         LocalMux                     486              5219   3487  RISE       1
I__306/I                                         InMux                          0              5219   3487  RISE       1
I__306/O                                         InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2246  RISE       2
I__320/I                                         LocalMux                       0              4733   2908  RISE       1
I__320/O                                         LocalMux                     486              5219   2908  RISE       1
I__322/I                                         InMux                          0              5219   2908  RISE       1
I__322/O                                         InMux                        382              5601   2908  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2215  RISE       2
I__338/I                                         LocalMux                       0              4733   2349  RISE       1
I__338/O                                         LocalMux                     486              5219   2349  RISE       1
I__340/I                                         InMux                          0              5219   2349  RISE       1
I__340/O                                         InMux                        382              5601   2349  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in1
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3487  RISE       1
I__277/I                                              LocalMux                       0              4733   3487  RISE       1
I__277/O                                              LocalMux                     486              5219   3487  RISE       1
I__278/I                                              InMux                          0              5219   3487  RISE       1
I__278/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in1         LogicCell40_SEQ_MODE_1000      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in1
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3487  RISE       1
I__215/I                                       LocalMux                       0              4733   3487  RISE       1
I__215/O                                       LocalMux                     486              5219   3487  RISE       1
I__216/I                                       InMux                          0              5219   3487  RISE       1
I__216/O                                       InMux                        382              5601   3487  RISE       1
generator_inst1.signal_aux_LC_13_15_7/in1      LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3487  RISE       2
I__119/I                                              LocalMux                       0              4733   3487  RISE       1
I__119/O                                              LocalMux                     486              5219   3487  RISE       1
I__121/I                                              InMux                          0              5219   3487  RISE       1
I__121/O                                              InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in1
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1636  RISE       5
I__68/I                                         LocalMux                       0              4733   3487  RISE       1
I__68/O                                         LocalMux                     486              5219   3487  RISE       1
I__72/I                                         InMux                          0              5219   3487  RISE       1
I__72/O                                         InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout      LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       4
I__127/I                                            LocalMux                       0              4733   3487  RISE       1
I__127/O                                            LocalMux                     486              5219   3487  RISE       1
I__131/I                                            InMux                          0              5219   3487  RISE       1
I__131/O                                            InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in1  LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout   LogicCell40_SEQ_MODE_1010    796              4733   3042  RISE       6
I__182/I                                            LocalMux                       0              4733   3487  RISE       1
I__182/O                                            LocalMux                     486              5219   3487  RISE       1
I__188/I                                            InMux                          0              5219   3487  RISE       1
I__188/O                                            InMux                        382              5601   3487  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in1  LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       2
I__326/I                                         LocalMux                       0              4733   2722  RISE       1
I__326/O                                         LocalMux                     486              5219   2722  RISE       1
I__328/I                                         InMux                          0              5219   2722  RISE       1
I__328/O                                         InMux                        382              5601   2722  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2163  RISE       3
I__342/I                                         LocalMux                       0              4733   2163  RISE       1
I__342/O                                         LocalMux                     486              5219   2163  RISE       1
I__344/I                                         InMux                          0              5219   2163  RISE       1
I__344/O                                         InMux                        382              5601   2163  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Setup Constraint : 5740p
Path slack       : 3487p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1977  RISE       3
I__349/I                                         LocalMux                       0              4733   1977  RISE       1
I__349/O                                         LocalMux                     486              5219   1977  RISE       1
I__352/I                                         InMux                          0              5219   1977  RISE       1
I__352/O                                         InMux                        382              5601   1977  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in1    LogicCell40_SEQ_MODE_1010      0              5601   3487  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2577  RISE       3
I__330/I                                         LocalMux                       0              4733   2577  RISE       1
I__330/O                                         LocalMux                     486              5219   2577  RISE       1
I__332/I                                         InMux                          0              5219   2577  RISE       1
I__332/O                                         InMux                        382              5601   2577  RISE       1
I__335/I                                         CascadeMux                     0              5601   2577  RISE       1
I__335/O                                         CascadeMux                     0              5601   2577  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2    LogicCell40_SEQ_MODE_1010      0              5601   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   2866  RISE      15
I__247/I                                              LocalMux                       0              4733   3528  RISE       1
I__247/O                                              LocalMux                     486              5219   3528  RISE       1
I__257/I                                              InMux                          0              5219   3528  RISE       1
I__257/O                                              InMux                        382              5601   3528  RISE       1
I__264/I                                              CascadeMux                     0              5601   3528  RISE       1
I__264/O                                              CascadeMux                     0              5601   3528  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in2    LogicCell40_SEQ_MODE_1010      0              5601   3528  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1636  RISE       5
I__68/I                                         LocalMux                       0              4733   3487  RISE       1
I__68/O                                         LocalMux                     486              5219   3487  RISE       1
I__73/I                                         InMux                          0              5219   3528  RISE       1
I__73/O                                         InMux                        382              5601   3528  RISE       1
I__76/I                                         CascadeMux                     0              5601   3528  RISE       1
I__76/O                                         CascadeMux                     0              5601   3528  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in2    LogicCell40_SEQ_MODE_1010      0              5601   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in2
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Setup Constraint : 5740p
Path slack       : 3528p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9129

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__159/I                                              LocalMux                       0              4733   2339  RISE       1
I__159/O                                              LocalMux                     486              5219   2339  RISE       1
I__167/I                                              InMux                          0              5219   3528  RISE       1
I__167/O                                              InMux                        382              5601   3528  RISE       1
I__172/I                                              CascadeMux                     0              5601   3528  RISE       1
I__172/O                                              CascadeMux                     0              5601   3528  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in2       LogicCell40_SEQ_MODE_1010      0              5601   3528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__241/I                                             LocalMux                       0              4733   3673  RISE       1
I__241/O                                             LocalMux                     486              5219   3673  RISE       1
I__242/I                                             InMux                          0              5219   3673  RISE       1
I__242/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__265/I                                             LocalMux                       0              4733   3673  RISE       1
I__265/O                                             LocalMux                     486              5219   3673  RISE       1
I__266/I                                             InMux                          0              5219   3673  RISE       1
I__266/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in3   LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__267/I                                              LocalMux                       0              4733   3673  RISE       1
I__267/O                                              LocalMux                     486              5219   3673  RISE       1
I__268/I                                              InMux                          0              5219   3673  RISE       1
I__268/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__271/I                                              LocalMux                       0              4733   3673  RISE       1
I__271/O                                              LocalMux                     486              5219   3673  RISE       1
I__272/I                                              InMux                          0              5219   3673  RISE       1
I__272/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__269/I                                              LocalMux                       0              4733   3673  RISE       1
I__269/O                                              LocalMux                     486              5219   3673  RISE       1
I__270/I                                              InMux                          0              5219   3673  RISE       1
I__270/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__273/I                                              LocalMux                       0              4733   3673  RISE       1
I__273/O                                              LocalMux                     486              5219   3673  RISE       1
I__274/I                                              InMux                          0              5219   3673  RISE       1
I__274/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__275/I                                              LocalMux                       0              4733   3673  RISE       1
I__275/O                                              LocalMux                     486              5219   3673  RISE       1
I__276/I                                              InMux                          0              5219   3673  RISE       1
I__276/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__195/I                                             LocalMux                       0              4733   3673  RISE       1
I__195/O                                             LocalMux                     486              5219   3673  RISE       1
I__196/I                                             InMux                          0              5219   3673  RISE       1
I__196/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__243/I                                             LocalMux                       0              4733   3673  RISE       1
I__243/O                                             LocalMux                     486              5219   3673  RISE       1
I__244/I                                             InMux                          0              5219   3673  RISE       1
I__244/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__199/I                                             LocalMux                       0              4733   3673  RISE       1
I__199/O                                             LocalMux                     486              5219   3673  RISE       1
I__200/I                                             InMux                          0              5219   3673  RISE       1
I__200/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__197/I                                             LocalMux                       0              4733   3673  RISE       1
I__197/O                                             LocalMux                     486              5219   3673  RISE       1
I__198/I                                             InMux                          0              5219   3673  RISE       1
I__198/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__203/I                                             LocalMux                       0              4733   3673  RISE       1
I__203/O                                             LocalMux                     486              5219   3673  RISE       1
I__204/I                                             InMux                          0              5219   3673  RISE       1
I__204/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3673  RISE       1
I__201/I                                             LocalMux                       0              4733   3673  RISE       1
I__201/O                                             LocalMux                     486              5219   3673  RISE       1
I__202/I                                             InMux                          0              5219   3673  RISE       1
I__202/O                                             InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in3    LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/lcout
Path End         : enableDin_aux_LC_13_11_2/in3
Capture Clock    : enableDin_aux_LC_13_11_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3673  RISE       1
I__108/I                                     LocalMux                       0              4733   3673  RISE       1
I__108/O                                     LocalMux                     486              5219   3673  RISE       1
I__109/I                                     InMux                          0              5219   3673  RISE       1
I__109/O                                     InMux                        382              5601   3673  RISE       1
enableDin_aux_LC_13_11_2/in3                 LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__302/I                                          ClkMux                         0              3482  RISE       1
I__302/O                                          ClkMux                       455              3937  RISE       1
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in3
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3673  RISE       1
I__213/I                                      LocalMux                       0              4733   3673  RISE       1
I__213/O                                      LocalMux                     486              5219   3673  RISE       1
I__214/I                                      InMux                          0              5219   3673  RISE       1
I__214/O                                      InMux                        382              5601   3673  RISE       1
generator_inst1.signal_aux_LC_13_15_7/in3     LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733    923  RISE       4
I__79/I                                         LocalMux                       0              4733   3673  RISE       1
I__79/O                                         LocalMux                     486              5219   3673  RISE       1
I__81/I                                         InMux                          0              5219   3673  RISE       1
I__81/O                                         InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout
Path End         : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/in3
Capture Clock    : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3487  RISE       2
I__120/I                                              LocalMux                       0              4733   3673  RISE       1
I__120/O                                              LocalMux                     486              5219   3673  RISE       1
I__122/I                                              InMux                          0              5219   3673  RISE       1
I__122/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/in3           LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in3
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__161/I                                              LocalMux                       0              4733   3673  RISE       1
I__161/O                                              LocalMux                     486              5219   3673  RISE       1
I__170/I                                              InMux                          0              5219   3673  RISE       1
I__170/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in3         LogicCell40_SEQ_MODE_1000      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/in3
Capture Clock    : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__162/I                                              LocalMux                       0              4733   3673  RISE       1
I__162/O                                              LocalMux                     486              5219   3673  RISE       1
I__171/I                                              InMux                          0              5219   3673  RISE       1
I__171/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/in3             LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in3
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2050  RISE       4
I__223/I                                              LocalMux                       0              4733   3673  RISE       1
I__223/O                                              LocalMux                     486              5219   3673  RISE       1
I__227/I                                              InMux                          0              5219   3673  RISE       1
I__227/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in3            LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1512  RISE       5
I__86/I                                         LocalMux                       0              4733   3383  RISE       1
I__86/O                                         LocalMux                     486              5219   3383  RISE       1
I__91/I                                         InMux                          0              5219   3673  RISE       1
I__91/O                                         InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2339  RISE       9
I__159/I                                              LocalMux                       0              4733   2339  RISE       1
I__159/O                                              LocalMux                     486              5219   2339  RISE       1
I__168/I                                              InMux                          0              5219   3673  RISE       1
I__168/O                                              InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in3       LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2215  RISE       5
I__174/I                                           LocalMux                       0              4733   2215  RISE       1
I__174/O                                           LocalMux                     486              5219   2215  RISE       1
I__179/I                                           InMux                          0              5219   3673  RISE       1
I__179/O                                           InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3042  RISE       6
I__181/I                                           LocalMux                       0              4733   3042  RISE       1
I__181/O                                           LocalMux                     486              5219   3042  RISE       1
I__186/I                                           InMux                          0              5219   3673  RISE       1
I__186/O                                           InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Setup Constraint : 5740p
Path slack       : 3673p

Capture Clock Arrival Time (top|CLK:R#2)   5740
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9274

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2143  RISE       4
I__190/I                                           LocalMux                       0              4733   2143  RISE       1
I__190/O                                           LocalMux                     486              5219   2143  RISE       1
I__194/I                                           InMux                          0              5219   3673  RISE       1
I__194/O                                           InMux                        382              5601   3673  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   3673  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in2
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -475
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__144/I                                       Odrv12                         0              1442   +INF  FALL       1
I__144/O                                       Odrv12                       796              2238   +INF  FALL       1
I__146/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__146/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__148/I                                       Span12Mux_v                    0              3034   +INF  FALL       1
I__148/O                                       Span12Mux_v                  796              3830   +INF  FALL       1
I__150/I                                       Sp12to4                        0              3830   +INF  FALL       1
I__150/O                                       Sp12to4                      662              4492   +INF  FALL       1
I__152/I                                       LocalMux                       0              4492   +INF  FALL       1
I__152/O                                       LocalMux                     455              4946   +INF  FALL       1
I__155/I                                       InMux                          0              4946   +INF  FALL       1
I__155/O                                       InMux                        320              5267   +INF  FALL       1
I__157/I                                       CascadeMux                     0              5267   +INF  FALL       1
I__157/O                                       CascadeMux                     0              5267   +INF  FALL       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in2  LogicCell40_SEQ_MODE_1000      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/sr
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9569
---------------------------------------   ---- 
End-of-path arrival time (ps)             9569
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__145/I                                       Odrv12                         0              1392   +INF  FALL       1
I__145/O                                       Odrv12                       796              2188   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2188   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2984   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2984   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3780   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3780   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4576   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4576   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5238   +INF  FALL       1
I__156/I                                       LocalMux                       0              5238   +INF  FALL       1
I__156/O                                       LocalMux                     455              5692   +INF  FALL       1
I__158/I                                       InMux                          0              5692   +INF  FALL       1
I__158/O                                       InMux                        320              6013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6437   +INF  FALL       1
I__63/I                                        Odrv4                          0              6437   +INF  FALL       1
I__63/O                                        Odrv4                        548              6985   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6985   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7326   +INF  FALL       1
I__65/I                                        LocalMux                       0              7326   +INF  FALL       1
I__65/O                                        LocalMux                     455              7780   +INF  FALL       1
I__66/I                                        IoInMux                        0              7780   +INF  FALL       1
I__66/O                                        IoInMux                      320              8101   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8101   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8928   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8928   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8928   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8928   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9042   +INF  FALL       1
I__281/I                                       SRMux                          0              9042   +INF  FALL       1
I__281/O                                       SRMux                        527              9569   +INF  FALL       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/sr      LogicCell40_SEQ_MODE_1010      0              9569   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_aux_LC_13_15_7/lcout
Path End         : generated_signal
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                         10179
---------------------------------------   ----- 
End-of-path arrival time (ps)             14912
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_aux_LC_13_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__205/I                                     Odrv12                         0              4733   +INF  RISE       1
I__205/O                                     Odrv12                       724              5457   +INF  RISE       1
I__206/I                                     Span12Mux_v                    0              5457   +INF  RISE       1
I__206/O                                     Span12Mux_v                  724              6180   +INF  RISE       1
I__207/I                                     Span12Mux_s10_h                0              6180   +INF  RISE       1
I__207/O                                     Span12Mux_s10_h              631              6811   +INF  RISE       1
I__208/I                                     Sp12to4                        0              6811   +INF  RISE       1
I__208/O                                     Sp12to4                      631              7441   +INF  RISE       1
I__209/I                                     Span4Mux_v                     0              7441   +INF  RISE       1
I__209/O                                     Span4Mux_v                   517              7958   +INF  RISE       1
I__210/I                                     Span4Mux_s1_v                  0              7958   +INF  RISE       1
I__210/O                                     Span4Mux_s1_v                300              8258   +INF  RISE       1
I__211/I                                     LocalMux                       0              8258   +INF  RISE       1
I__211/O                                     LocalMux                     486              8744   +INF  RISE       1
I__212/I                                     IoInMux                        0              8744   +INF  RISE       1
I__212/O                                     IoInMux                      382              9126   +INF  RISE       1
generated_signal_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              9126   +INF  RISE       1
generated_signal_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      3297             12424   +INF  FALL       1
generated_signal_obuf_iopad/DIN              IO_PAD                         0             12424   +INF  FALL       1
generated_signal_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2488             14912   +INF  FALL       1
generated_signal                             top                            0             14912   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableDin_aux_LC_13_11_2/lcout
Path End         : ENdin
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          9579
---------------------------------------   ----- 
End-of-path arrival time (ps)             14312
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__302/I                                          ClkMux                         0              3482  RISE       1
I__302/O                                          ClkMux                       455              3937  RISE       1
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
enableDin_aux_LC_13_11_2/lcout   LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       1
I__110/I                         Odrv12                         0              4733   +INF  RISE       1
I__110/O                         Odrv12                       724              5457   +INF  RISE       1
I__111/I                         Span12Mux_h                    0              5457   +INF  RISE       1
I__111/O                         Span12Mux_h                  724              6180   +INF  RISE       1
I__112/I                         Span12Mux_s7_h                 0              6180   +INF  RISE       1
I__112/O                         Span12Mux_s7_h               424              6604   +INF  RISE       1
I__113/I                         Sp12to4                        0              6604   +INF  RISE       1
I__113/O                         Sp12to4                      631              7234   +INF  RISE       1
I__114/I                         IoSpan4Mux                     0              7234   +INF  RISE       1
I__114/O                         IoSpan4Mux                   424              7658   +INF  RISE       1
I__115/I                         LocalMux                       0              7658   +INF  RISE       1
I__115/O                         LocalMux                     486              8144   +INF  RISE       1
I__116/I                         IoInMux                        0              8144   +INF  RISE       1
I__116/O                         IoInMux                      382              8527   +INF  RISE       1
ENdin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8527   +INF  RISE       1
ENdin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11824   +INF  FALL       1
ENdin_obuf_iopad/DIN             IO_PAD                         0             11824   +INF  FALL       1
ENdin_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             14312   +INF  FALL       1
ENdin                            top                            0             14312   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/sr
Capture Clock    : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9569
---------------------------------------   ---- 
End-of-path arrival time (ps)             9569
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__145/I                                       Odrv12                         0              1392   +INF  FALL       1
I__145/O                                       Odrv12                       796              2188   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2188   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2984   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2984   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3780   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3780   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4576   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4576   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5238   +INF  FALL       1
I__156/I                                       LocalMux                       0              5238   +INF  FALL       1
I__156/O                                       LocalMux                     455              5692   +INF  FALL       1
I__158/I                                       InMux                          0              5692   +INF  FALL       1
I__158/O                                       InMux                        320              6013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6437   +INF  FALL       1
I__63/I                                        Odrv4                          0              6437   +INF  FALL       1
I__63/O                                        Odrv4                        548              6985   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6985   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7326   +INF  FALL       1
I__65/I                                        LocalMux                       0              7326   +INF  FALL       1
I__65/O                                        LocalMux                     455              7780   +INF  FALL       1
I__66/I                                        IoInMux                        0              7780   +INF  FALL       1
I__66/O                                        IoInMux                      320              8101   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8101   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8928   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8928   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8928   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8928   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9042   +INF  FALL       1
I__281/I                                       SRMux                          0              9042   +INF  FALL       1
I__281/O                                       SRMux                        527              9569   +INF  FALL       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/sr     LogicCell40_SEQ_MODE_1010      0              9569   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__282/I                                       SRMux                          0              9092   +INF  FALL       1
I__282/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/sr    LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__282/I                                       SRMux                          0              9092   +INF  FALL       1
I__282/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/sr    LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                           Odrv12                         0              1442   +INF  FALL       1
I__145/O                                           Odrv12                       796              2238   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                           LocalMux                       0              5288   +INF  FALL       1
I__156/O                                           LocalMux                     455              5742   +INF  FALL       1
I__158/I                                           InMux                          0              5742   +INF  FALL       1
I__158/O                                           InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                            Odrv4                          0              6487   +INF  FALL       1
I__63/O                                            Odrv4                        548              7035   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                            LocalMux                       0              7376   +INF  FALL       1
I__65/O                                            LocalMux                     455              7830   +INF  FALL       1
I__66/I                                            IoInMux                        0              7830   +INF  FALL       1
I__66/O                                            IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                           GlobalMux                    114              9092   +INF  FALL       1
I__283/I                                           SRMux                          0              9092   +INF  FALL       1
I__283/O                                           SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                           Odrv12                         0              1442   +INF  FALL       1
I__145/O                                           Odrv12                       796              2238   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                           LocalMux                       0              5288   +INF  FALL       1
I__156/O                                           LocalMux                     455              5742   +INF  FALL       1
I__158/I                                           InMux                          0              5742   +INF  FALL       1
I__158/O                                           InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                            Odrv4                          0              6487   +INF  FALL       1
I__63/O                                            Odrv4                        548              7035   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                            LocalMux                       0              7376   +INF  FALL       1
I__65/O                                            LocalMux                     455              7830   +INF  FALL       1
I__66/I                                            IoInMux                        0              7830   +INF  FALL       1
I__66/O                                            IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                           GlobalMux                    114              9092   +INF  FALL       1
I__283/I                                           SRMux                          0              9092   +INF  FALL       1
I__283/O                                           SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_aux_LC_13_15_7/sr
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__284/I                                       SRMux                          0              9092   +INF  FALL       1
I__284/O                                       SRMux                        527              9619   +INF  FALL       1
generator_inst1.signal_aux_LC_13_15_7/sr       LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                           Odrv12                         0              1442   +INF  FALL       1
I__145/O                                           Odrv12                       796              2238   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                           LocalMux                       0              5288   +INF  FALL       1
I__156/O                                           LocalMux                     455              5742   +INF  FALL       1
I__158/I                                           InMux                          0              5742   +INF  FALL       1
I__158/O                                           InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                            Odrv4                          0              6487   +INF  FALL       1
I__63/O                                            Odrv4                        548              7035   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                            LocalMux                       0              7376   +INF  FALL       1
I__65/O                                            LocalMux                     455              7830   +INF  FALL       1
I__66/I                                            IoInMux                        0              7830   +INF  FALL       1
I__66/O                                            IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                           GlobalMux                    114              9092   +INF  FALL       1
I__284/I                                           SRMux                          0              9092   +INF  FALL       1
I__284/O                                           SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/sr  LogicCell40_SEQ_MODE_1011      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                           Odrv12                         0              1442   +INF  FALL       1
I__145/O                                           Odrv12                       796              2238   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                           LocalMux                       0              5288   +INF  FALL       1
I__156/O                                           LocalMux                     455              5742   +INF  FALL       1
I__158/I                                           InMux                          0              5742   +INF  FALL       1
I__158/O                                           InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                            Odrv4                          0              6487   +INF  FALL       1
I__63/O                                            Odrv4                        548              7035   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                            LocalMux                       0              7376   +INF  FALL       1
I__65/O                                            LocalMux                     455              7830   +INF  FALL       1
I__66/I                                            IoInMux                        0              7830   +INF  FALL       1
I__66/O                                            IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                           GlobalMux                    114              9092   +INF  FALL       1
I__284/I                                           SRMux                          0              9092   +INF  FALL       1
I__284/O                                           SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__285/I                                       SRMux                          0              9092   +INF  FALL       1
I__285/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/sr    LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__285/I                                       SRMux                          0              9092   +INF  FALL       1
I__285/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/sr    LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__286/I                                       SRMux                          0              9092   +INF  FALL       1
I__286/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/sr   LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                        Odrv12                         0              1442   +INF  FALL       1
I__145/O                                        Odrv12                       796              2238   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                        LocalMux                       0              5288   +INF  FALL       1
I__156/O                                        LocalMux                     455              5742   +INF  FALL       1
I__158/I                                        InMux                          0              5742   +INF  FALL       1
I__158/O                                        InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                         Odrv4                          0              6487   +INF  FALL       1
I__63/O                                         Odrv4                        548              7035   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                         LocalMux                       0              7376   +INF  FALL       1
I__65/O                                         LocalMux                     455              7830   +INF  FALL       1
I__66/I                                         IoInMux                        0              7830   +INF  FALL       1
I__66/O                                         IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                        GlobalMux                    114              9092   +INF  FALL       1
I__287/I                                        SRMux                          0              9092   +INF  FALL       1
I__287/O                                        SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                        Odrv12                         0              1442   +INF  FALL       1
I__145/O                                        Odrv12                       796              2238   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                        LocalMux                       0              5288   +INF  FALL       1
I__156/O                                        LocalMux                     455              5742   +INF  FALL       1
I__158/I                                        InMux                          0              5742   +INF  FALL       1
I__158/O                                        InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                         Odrv4                          0              6487   +INF  FALL       1
I__63/O                                         Odrv4                        548              7035   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                         LocalMux                       0              7376   +INF  FALL       1
I__65/O                                         LocalMux                     455              7830   +INF  FALL       1
I__66/I                                         IoInMux                        0              7830   +INF  FALL       1
I__66/O                                         IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                        GlobalMux                    114              9092   +INF  FALL       1
I__287/I                                        SRMux                          0              9092   +INF  FALL       1
I__287/O                                        SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                           Odrv12                         0              1442   +INF  FALL       1
I__145/O                                           Odrv12                       796              2238   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                           LocalMux                       0              5288   +INF  FALL       1
I__156/O                                           LocalMux                     455              5742   +INF  FALL       1
I__158/I                                           InMux                          0              5742   +INF  FALL       1
I__158/O                                           InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                            Odrv4                          0              6487   +INF  FALL       1
I__63/O                                            Odrv4                        548              7035   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                            LocalMux                       0              7376   +INF  FALL       1
I__65/O                                            LocalMux                     455              7830   +INF  FALL       1
I__66/I                                            IoInMux                        0              7830   +INF  FALL       1
I__66/O                                            IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                           GlobalMux                    114              9092   +INF  FALL       1
I__287/I                                           SRMux                          0              9092   +INF  FALL       1
I__287/O                                           SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                        Odrv12                         0              1442   +INF  FALL       1
I__145/O                                        Odrv12                       796              2238   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                        LocalMux                       0              5288   +INF  FALL       1
I__156/O                                        LocalMux                     455              5742   +INF  FALL       1
I__158/I                                        InMux                          0              5742   +INF  FALL       1
I__158/O                                        InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                         Odrv4                          0              6487   +INF  FALL       1
I__63/O                                         Odrv4                        548              7035   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                         LocalMux                       0              7376   +INF  FALL       1
I__65/O                                         LocalMux                     455              7830   +INF  FALL       1
I__66/I                                         IoInMux                        0              7830   +INF  FALL       1
I__66/O                                         IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                        GlobalMux                    114              9092   +INF  FALL       1
I__287/I                                        SRMux                          0              9092   +INF  FALL       1
I__287/O                                        SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                        Odrv12                         0              1442   +INF  FALL       1
I__145/O                                        Odrv12                       796              2238   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                        LocalMux                       0              5288   +INF  FALL       1
I__156/O                                        LocalMux                     455              5742   +INF  FALL       1
I__158/I                                        InMux                          0              5742   +INF  FALL       1
I__158/O                                        InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                         Odrv4                          0              6487   +INF  FALL       1
I__63/O                                         Odrv4                        548              7035   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                         LocalMux                       0              7376   +INF  FALL       1
I__65/O                                         LocalMux                     455              7830   +INF  FALL       1
I__66/I                                         IoInMux                        0              7830   +INF  FALL       1
I__66/O                                         IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                        GlobalMux                    114              9092   +INF  FALL       1
I__287/I                                        SRMux                          0              9092   +INF  FALL       1
I__287/O                                        SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/sr  LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/sr
Capture Clock    : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9619
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__145/I                                       Odrv12                         0              1442   +INF  FALL       1
I__145/O                                       Odrv12                       796              2238   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              2238   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              3034   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              3034   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3830   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3830   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4626   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4626   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5288   +INF  FALL       1
I__156/I                                       LocalMux                       0              5288   +INF  FALL       1
I__156/O                                       LocalMux                     455              5742   +INF  FALL       1
I__158/I                                       InMux                          0              5742   +INF  FALL       1
I__158/O                                       InMux                        320              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              6063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6487   +INF  FALL       1
I__63/I                                        Odrv4                          0              6487   +INF  FALL       1
I__63/O                                        Odrv4                        548              7035   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              7035   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7376   +INF  FALL       1
I__65/I                                        LocalMux                       0              7376   +INF  FALL       1
I__65/O                                        LocalMux                     455              7830   +INF  FALL       1
I__66/I                                        IoInMux                        0              7830   +INF  FALL       1
I__66/O                                        IoInMux                      320              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8151   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8978   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8978   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8978   +INF  FALL       1
I__280/O                                       GlobalMux                    114              9092   +INF  FALL       1
I__288/I                                       SRMux                          0              9092   +INF  FALL       1
I__288/O                                       SRMux                        527              9619   +INF  FALL       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/sr       LogicCell40_SEQ_MODE_1010      0              9619   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__304/I                                         LocalMux                       0              4733   1571  FALL       1
I__304/O                                         LocalMux                     455              5188   1571  FALL       1
I__306/I                                         InMux                          0              5188   1571  FALL       1
I__306/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__320/I                                         LocalMux                       0              4733   1571  FALL       1
I__320/O                                         LocalMux                     455              5188   1571  FALL       1
I__322/I                                         InMux                          0              5188   1571  FALL       1
I__322/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__326/I                                         LocalMux                       0              4733   1571  FALL       1
I__326/O                                         LocalMux                     455              5188   1571  FALL       1
I__328/I                                         InMux                          0              5188   1571  FALL       1
I__328/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__330/I                                         LocalMux                       0              4733   1571  FALL       1
I__330/O                                         LocalMux                     455              5188   1571  FALL       1
I__332/I                                         InMux                          0              5188   1571  FALL       1
I__332/O                                         InMux                        320              5508   1571  FALL       1
I__335/I                                         CascadeMux                     0              5508   1571  FALL       1
I__335/O                                         CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__338/I                                         LocalMux                       0              4733   1571  FALL       1
I__338/O                                         LocalMux                     455              5188   1571  FALL       1
I__340/I                                         InMux                          0              5188   1571  FALL       1
I__340/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__342/I                                         LocalMux                       0              4733   1571  FALL       1
I__342/O                                         LocalMux                     455              5188   1571  FALL       1
I__344/I                                         InMux                          0              5188   1571  FALL       1
I__344/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__349/I                                         LocalMux                       0              4733   1571  FALL       1
I__349/O                                         LocalMux                     455              5188   1571  FALL       1
I__352/I                                         InMux                          0              5188   1571  FALL       1
I__352/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__232/I                                         LocalMux                       0              4733   1571  FALL       1
I__232/O                                         LocalMux                     455              5188   1571  FALL       1
I__234/I                                         InMux                          0              5188   1571  FALL       1
I__234/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__241/I                                             LocalMux                       0              4733   1571  FALL       1
I__241/O                                             LocalMux                     455              5188   1571  FALL       1
I__242/I                                             InMux                          0              5188   1571  FALL       1
I__242/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__265/I                                             LocalMux                       0              4733   1571  FALL       1
I__265/O                                             LocalMux                     455              5188   1571  FALL       1
I__266/I                                             InMux                          0              5188   1571  FALL       1
I__266/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in3   LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__267/I                                              LocalMux                       0              4733   1571  FALL       1
I__267/O                                              LocalMux                     455              5188   1571  FALL       1
I__268/I                                              InMux                          0              5188   1571  FALL       1
I__268/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__271/I                                              LocalMux                       0              4733   1571  FALL       1
I__271/O                                              LocalMux                     455              5188   1571  FALL       1
I__272/I                                              InMux                          0              5188   1571  FALL       1
I__272/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__269/I                                              LocalMux                       0              4733   1571  FALL       1
I__269/O                                              LocalMux                     455              5188   1571  FALL       1
I__270/I                                              InMux                          0              5188   1571  FALL       1
I__270/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__273/I                                              LocalMux                       0              4733   1571  FALL       1
I__273/O                                              LocalMux                     455              5188   1571  FALL       1
I__274/I                                              InMux                          0              5188   1571  FALL       1
I__274/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__275/I                                              LocalMux                       0              4733   1571  FALL       1
I__275/O                                              LocalMux                     455              5188   1571  FALL       1
I__276/I                                              InMux                          0              5188   1571  FALL       1
I__276/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in1
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__277/I                                              LocalMux                       0              4733   1571  FALL       1
I__277/O                                              LocalMux                     455              5188   1571  FALL       1
I__278/I                                              InMux                          0              5188   1571  FALL       1
I__278/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__195/I                                             LocalMux                       0              4733   1571  FALL       1
I__195/O                                             LocalMux                     455              5188   1571  FALL       1
I__196/I                                             InMux                          0              5188   1571  FALL       1
I__196/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__243/I                                             LocalMux                       0              4733   1571  FALL       1
I__243/O                                             LocalMux                     455              5188   1571  FALL       1
I__244/I                                             InMux                          0              5188   1571  FALL       1
I__244/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__199/I                                             LocalMux                       0              4733   1571  FALL       1
I__199/O                                             LocalMux                     455              5188   1571  FALL       1
I__200/I                                             InMux                          0              5188   1571  FALL       1
I__200/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__197/I                                             LocalMux                       0              4733   1571  FALL       1
I__197/O                                             LocalMux                     455              5188   1571  FALL       1
I__198/I                                             InMux                          0              5188   1571  FALL       1
I__198/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__203/I                                             LocalMux                       0              4733   1571  FALL       1
I__203/O                                             LocalMux                     455              5188   1571  FALL       1
I__204/I                                             InMux                          0              5188   1571  FALL       1
I__204/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       1
I__201/I                                             LocalMux                       0              4733   1571  FALL       1
I__201/O                                             LocalMux                     455              5188   1571  FALL       1
I__202/I                                             InMux                          0              5188   1571  FALL       1
I__202/O                                             InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__248/I                                              InMux                          0              5188   1571  FALL       1
I__248/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                              LocalMux                       0              4733   1571  FALL       1
I__221/O                                              LocalMux                     455              5188   1571  FALL       1
I__225/I                                              InMux                          0              5188   1571  FALL       1
I__225/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in1    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in0
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__217/I                                         LocalMux                       0              4733   1571  FALL       1
I__217/O                                         LocalMux                     455              5188   1571  FALL       1
I__219/I                                         InMux                          0              5188   1571  FALL       1
I__219/O                                         InMux                        320              5508   1571  FALL       1
generator_inst1.signal_aux_LC_13_15_7/in0        LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__174/I                                           LocalMux                       0              4733   1571  FALL       1
I__174/O                                           LocalMux                     455              5188   1571  FALL       1
I__178/I                                           InMux                          0              5188   1571  FALL       1
I__178/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__190/I                                           LocalMux                       0              4733   1571  FALL       1
I__190/O                                           LocalMux                     455              5188   1571  FALL       1
I__194/I                                           InMux                          0              5188   1571  FALL       1
I__194/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                              LocalMux                       0              4733   1571  FALL       1
I__159/O                                              LocalMux                     455              5188   1571  FALL       1
I__164/I                                              InMux                          0              5188   1571  FALL       1
I__164/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in0       LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__181/I                                           LocalMux                       0              4733   1571  FALL       1
I__181/O                                           LocalMux                     455              5188   1571  FALL       1
I__185/I                                           InMux                          0              5188   1571  FALL       1
I__185/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/lcout
Path End         : enableDin_aux_LC_13_11_2/in3
Capture Clock    : enableDin_aux_LC_13_11_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__108/I                                     LocalMux                       0              4733   1571  FALL       1
I__108/O                                     LocalMux                     455              5188   1571  FALL       1
I__109/I                                     InMux                          0              5188   1571  FALL       1
I__109/O                                     InMux                        320              5508   1571  FALL       1
enableDin_aux_LC_13_11_2/in3                 LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__302/I                                          ClkMux                         0              3482  RISE       1
I__302/O                                          ClkMux                       455              3937  RISE       1
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in3
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__213/I                                      LocalMux                       0              4733   1571  FALL       1
I__213/O                                      LocalMux                     455              5188   1571  FALL       1
I__214/I                                      InMux                          0              5188   1571  FALL       1
I__214/O                                      InMux                        320              5508   1571  FALL       1
generator_inst1.signal_aux_LC_13_15_7/in3     LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/lcout
Path End         : generator_inst1.signal_aux_LC_13_15_7/in1
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__215/I                                       LocalMux                       0              4733   1571  FALL       1
I__215/O                                       LocalMux                     455              5188   1571  FALL       1
I__216/I                                       InMux                          0              5188   1571  FALL       1
I__216/O                                       InMux                        320              5508   1571  FALL       1
generator_inst1.signal_aux_LC_13_15_7/in1      LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__119/I                                              LocalMux                       0              4733   1571  FALL       1
I__119/O                                              LocalMux                     455              5188   1571  FALL       1
I__121/I                                              InMux                          0              5188   1571  FALL       1
I__121/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__134/I                                              LocalMux                       0              4733   1571  FALL       1
I__134/O                                              LocalMux                     455              5188   1571  FALL       1
I__139/I                                              InMux                          0              5188   1571  FALL       1
I__139/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in0          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in1
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__68/I                                         LocalMux                       0              4733   1571  FALL       1
I__68/O                                         LocalMux                     455              5188   1571  FALL       1
I__72/I                                         InMux                          0              5188   1571  FALL       1
I__72/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout      LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__127/I                                            LocalMux                       0              4733   1571  FALL       1
I__127/O                                            LocalMux                     455              5188   1571  FALL       1
I__131/I                                            InMux                          0              5188   1571  FALL       1
I__131/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in1  LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__79/I                                         LocalMux                       0              4733   1571  FALL       1
I__79/O                                         LocalMux                     455              5188   1571  FALL       1
I__81/I                                         InMux                          0              5188   1571  FALL       1
I__81/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__86/I                                         LocalMux                       0              4733   1571  FALL       1
I__86/O                                         LocalMux                     455              5188   1571  FALL       1
I__90/I                                         InMux                          0              5188   1571  FALL       1
I__90/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__68/I                                         LocalMux                       0              4733   1571  FALL       1
I__68/O                                         LocalMux                     455              5188   1571  FALL       1
I__73/I                                         InMux                          0              5188   1571  FALL       1
I__73/O                                         InMux                        320              5508   1571  FALL       1
I__76/I                                         CascadeMux                     0              5508   1571  FALL       1
I__76/O                                         CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in2    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__86/I                                         LocalMux                       0              4733   1571  FALL       1
I__86/O                                         LocalMux                     455              5188   1571  FALL       1
I__91/I                                         InMux                          0              5188   1571  FALL       1
I__91/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout
Path End         : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/in3
Capture Clock    : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__120/I                                              LocalMux                       0              4733   1571  FALL       1
I__120/O                                              LocalMux                     455              5188   1571  FALL       1
I__122/I                                              InMux                          0              5188   1571  FALL       1
I__122/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/in3           LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__135/I                                              LocalMux                       0              4733   1571  FALL       1
I__135/O                                              LocalMux                     455              5188   1571  FALL       1
I__141/I                                              InMux                          0              5188   1571  FALL       1
I__141/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__134/I                                              LocalMux                       0              4733   1571  FALL       1
I__134/O                                              LocalMux                     455              5188   1571  FALL       1
I__140/I                                              InMux                          0              5188   1571  FALL       1
I__140/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in0          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in3
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__161/I                                              LocalMux                       0              4733   1571  FALL       1
I__161/O                                              LocalMux                     455              5188   1571  FALL       1
I__170/I                                              InMux                          0              5188   1571  FALL       1
I__170/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in3         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/in3
Capture Clock    : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__162/I                                              LocalMux                       0              4733   1571  FALL       1
I__162/O                                              LocalMux                     455              5188   1571  FALL       1
I__171/I                                              InMux                          0              5188   1571  FALL       1
I__171/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/in3             LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                              LocalMux                       0              4733   1571  FALL       1
I__159/O                                              LocalMux                     455              5188   1571  FALL       1
I__165/I                                              InMux                          0              5188   1571  FALL       1
I__165/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in1
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                              LocalMux                       0              4733   1571  FALL       1
I__159/O                                              LocalMux                     455              5188   1571  FALL       1
I__166/I                                              InMux                          0              5188   1571  FALL       1
I__166/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in1       LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in2
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                              LocalMux                       0              4733   1571  FALL       1
I__159/O                                              LocalMux                     455              5188   1571  FALL       1
I__167/I                                              InMux                          0              5188   1571  FALL       1
I__167/O                                              InMux                        320              5508   1571  FALL       1
I__172/I                                              CascadeMux                     0              5508   1571  FALL       1
I__172/O                                              CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in2       LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                              LocalMux                       0              4733   1571  FALL       1
I__159/O                                              LocalMux                     455              5188   1571  FALL       1
I__168/I                                              InMux                          0              5188   1571  FALL       1
I__168/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in3       LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__174/I                                           LocalMux                       0              4733   1571  FALL       1
I__174/O                                           LocalMux                     455              5188   1571  FALL       1
I__179/I                                           InMux                          0              5188   1571  FALL       1
I__179/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout   LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__182/I                                            LocalMux                       0              4733   1571  FALL       1
I__182/O                                            LocalMux                     455              5188   1571  FALL       1
I__188/I                                            InMux                          0              5188   1571  FALL       1
I__188/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in1  LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__181/I                                           LocalMux                       0              4733   1571  FALL       1
I__181/O                                           LocalMux                     455              5188   1571  FALL       1
I__186/I                                           InMux                          0              5188   1571  FALL       1
I__186/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in1
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__181/I                                           LocalMux                       0              4733   1571  FALL       1
I__181/O                                           LocalMux                     455              5188   1571  FALL       1
I__187/I                                           InMux                          0              5188   1571  FALL       1
I__187/O                                           InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in0
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__218/I                                         LocalMux                       0              4733   1571  FALL       1
I__218/O                                         LocalMux                     455              5188   1571  FALL       1
I__220/I                                         InMux                          0              5188   1571  FALL       1
I__220/O                                         InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__222/I                                              LocalMux                       0              4733   1571  FALL       1
I__222/O                                              LocalMux                     455              5188   1571  FALL       1
I__226/I                                              InMux                          0              5188   1571  FALL       1
I__226/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in3
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__223/I                                              LocalMux                       0              4733   1571  FALL       1
I__223/O                                              LocalMux                     455              5188   1571  FALL       1
I__227/I                                              InMux                          0              5188   1571  FALL       1
I__227/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in3            LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in0
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__233/I                                            LocalMux                       0              4733   1571  FALL       1
I__233/O                                            LocalMux                     455              5188   1571  FALL       1
I__236/I                                            InMux                          0              5188   1571  FALL       1
I__236/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in0  LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__247/I                                              LocalMux                       0              4733   1571  FALL       1
I__247/O                                              LocalMux                     455              5188   1571  FALL       1
I__257/I                                              InMux                          0              5188   1571  FALL       1
I__257/O                                              InMux                        320              5508   1571  FALL       1
I__264/I                                              CascadeMux                     0              5508   1571  FALL       1
I__264/O                                              CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in2    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__249/I                                              InMux                          0              5188   1571  FALL       1
I__249/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__250/I                                              InMux                          0              5188   1571  FALL       1
I__250/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__251/I                                              InMux                          0              5188   1571  FALL       1
I__251/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__252/I                                              InMux                          0              5188   1571  FALL       1
I__252/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__253/I                                              InMux                          0              5188   1571  FALL       1
I__253/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__254/I                                              InMux                          0              5188   1571  FALL       1
I__254/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/in0     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__245/I                                              LocalMux                       0              4733   1571  FALL       1
I__245/O                                              LocalMux                     455              5188   1571  FALL       1
I__255/I                                              InMux                          0              5188   1571  FALL       1
I__255/O                                              InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/in1     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/lcout           LogicCell40_SEQ_MODE_1010    796              4733   1964  FALL       3
I__96/I                                                     LocalMux                       0              4733   1964  FALL       1
I__96/O                                                     LocalMux                     455              5188   1964  FALL       1
I__99/I                                                     InMux                          0              5188   1964  FALL       1
I__99/O                                                     InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_2_LC_13_13_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_2_LC_13_13_3/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__101/I                                                    CascadeMux                     0              5901   1964  RISE       1
I__101/O                                                    CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__126/I                                              LocalMux                       0              4733   1964  FALL       1
I__126/O                                              LocalMux                     455              5188   1964  FALL       1
I__129/I                                              InMux                          0              5188   1964  FALL       1
I__129/O                                              InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.counter_RNO_0_2_LC_12_13_0/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.counter_RNO_0_2_LC_12_13_0/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__92/I                                               CascadeMux                     0              5901   1964  RISE       1
I__92/O                                               CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in2
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__126/I                                              LocalMux                       0              4733   1964  FALL       1
I__126/O                                              LocalMux                     455              5188   1964  FALL       1
I__130/I                                              InMux                          0              5188   1964  FALL       1
I__130/O                                              InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.counter_RNO_0_3_LC_12_13_6/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.counter_RNO_0_3_LC_12_13_6/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__77/I                                               CascadeMux                     0              5901   1964  RISE       1
I__77/O                                               CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in2
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__190/I                                                 LocalMux                       0              4733   1571  FALL       1
I__190/O                                                 LocalMux                     455              5188   1571  FALL       1
I__193/I                                                 InMux                          0              5188   1964  FALL       1
I__193/O                                                 InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.counterDYN_RNO_0_3_LC_13_13_0/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.counterDYN_RNO_0_3_LC_13_13_0/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__107/I                                                 CascadeMux                     0              5901   1964  RISE       1
I__107/O                                                 CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout             LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__331/I                                                    LocalMux                       0              4733   1964  FALL       1
I__331/O                                                    LocalMux                     455              5188   1964  FALL       1
I__333/I                                                    InMux                          0              5188   1964  FALL       1
I__333/O                                                    InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_0_LC_13_15_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_0_LC_13_15_2/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__117/I                                                    CascadeMux                     0              5901   1964  RISE       1
I__117/O                                                    CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in2          LogicCell40_SEQ_MODE_1011      0              5901   1964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in2
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout             LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__331/I                                                    LocalMux                       0              4733   1964  FALL       1
I__331/O                                                    LocalMux                     455              5188   1964  FALL       1
I__334/I                                                    InMux                          0              5188   1964  FALL       1
I__334/O                                                    InMux                        320              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_4_LC_13_15_0/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_4_LC_13_15_0/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__118/I                                                    CascadeMux                     0              5901   1964  RISE       1
I__118/O                                                    CascadeMux                     0              5901   1964  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6025
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__330/I                                            LocalMux                       0              4733   1571  FALL       1
I__330/O                                            LocalMux                     455              5188   1571  FALL       1
I__332/I                                            InMux                          0              5188   1571  FALL       1
I__332/O                                            InMux                        320              5508   1571  FALL       1
I__335/I                                            CascadeMux                     0              5508   1571  FALL       1
I__335/O                                            CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2       LogicCell40_SEQ_MODE_1010      0              5508   2088  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryout  LogicCell40_SEQ_MODE_1010    196              5705   2088  FALL       2
I__324/I                                            InMux                          0              5705   2088  FALL       1
I__324/O                                            InMux                        320              6025   2088  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in3       LogicCell40_SEQ_MODE_1010      0              6025   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__133/I                                              Odrv4                          0              4733   2119  FALL       1
I__133/O                                              Odrv4                        548              5281   2119  FALL       1
I__138/I                                              LocalMux                       0              5281   2119  FALL       1
I__138/O                                              LocalMux                     455              5736   2119  FALL       1
I__142/I                                              InMux                          0              5736   2119  FALL       1
I__142/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/in0          LogicCell40_SEQ_MODE_1010      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in1
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__133/I                                              Odrv4                          0              4733   2119  FALL       1
I__133/O                                              Odrv4                        548              5281   2119  FALL       1
I__138/I                                              LocalMux                       0              5281   2119  FALL       1
I__138/O                                              LocalMux                     455              5736   2119  FALL       1
I__143/I                                              InMux                          0              5736   2119  FALL       1
I__143/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/in1          LogicCell40_SEQ_MODE_1010      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in1
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__160/I                                              Odrv4                          0              4733   2119  FALL       1
I__160/O                                              Odrv4                        548              5281   2119  FALL       1
I__169/I                                              LocalMux                       0              5281   2119  FALL       1
I__169/O                                              LocalMux                     455              5736   2119  FALL       1
I__173/I                                              InMux                          0              5736   2119  FALL       1
I__173/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/in1            LogicCell40_SEQ_MODE_1010      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__258/I                                              InMux                          0              5736   2119  FALL       1
I__258/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/in1     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__259/I                                              InMux                          0              5736   2119  FALL       1
I__259/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/in1     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__260/I                                              InMux                          0              5736   2119  FALL       1
I__260/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/in0     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__261/I                                              InMux                          0              5736   2119  FALL       1
I__261/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/in0     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__262/I                                              InMux                          0              5736   2119  FALL       1
I__262/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/in1     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/in0
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL      15
I__246/I                                              Odrv4                          0              4733   2119  FALL       1
I__246/O                                              Odrv4                        548              5281   2119  FALL       1
I__256/I                                              LocalMux                       0              5281   2119  FALL       1
I__256/O                                              LocalMux                     455              5736   2119  FALL       1
I__263/I                                              InMux                          0              5736   2119  FALL       1
I__263/O                                              InMux                        320              6056   2119  FALL       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/in0     LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             6180
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__330/I                                            LocalMux                       0              4733   1571  FALL       1
I__330/O                                            LocalMux                     455              5188   1571  FALL       1
I__332/I                                            InMux                          0              5188   1571  FALL       1
I__332/O                                            InMux                        320              5508   1571  FALL       1
I__335/I                                            CascadeMux                     0              5508   1571  FALL       1
I__335/O                                            CascadeMux                     0              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in2       LogicCell40_SEQ_MODE_1010      0              5508   2088  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/carryout  LogicCell40_SEQ_MODE_1010    196              5705   2088  FALL       2
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryin   LogicCell40_SEQ_MODE_1010      0              5705   2243  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/carryout  LogicCell40_SEQ_MODE_1010    155              5860   2243  FALL       2
I__318/I                                            InMux                          0              5860   2243  FALL       1
I__318/O                                            InMux                        320              6180   2243  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in3       LogicCell40_SEQ_MODE_1010      0              6180   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__320/I                                            LocalMux                       0              4733   1571  FALL       1
I__320/O                                            LocalMux                     455              5188   1571  FALL       1
I__322/I                                            InMux                          0              5188   1571  FALL       1
I__322/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in1       LogicCell40_SEQ_MODE_1010      0              5508   2253  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/carryout  LogicCell40_SEQ_MODE_1010    362              5870   2253  FALL       1
I__307/I                                            InMux                          0              5870   2253  FALL       1
I__307/O                                            InMux                        320              6190   2253  FALL       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in3       LogicCell40_SEQ_MODE_1010      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__338/I                                            LocalMux                       0              4733   1571  FALL       1
I__338/O                                            LocalMux                     455              5188   1571  FALL       1
I__340/I                                            InMux                          0              5188   1571  FALL       1
I__340/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in1       LogicCell40_SEQ_MODE_1010      0              5508   2253  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/carryout  LogicCell40_SEQ_MODE_1010    362              5870   2253  FALL       2
I__329/I                                            InMux                          0              5870   2253  FALL       1
I__329/O                                            InMux                        320              6190   2253  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in3       LogicCell40_SEQ_MODE_1010      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__342/I                                            LocalMux                       0              4733   1571  FALL       1
I__342/O                                            LocalMux                     455              5188   1571  FALL       1
I__344/I                                            InMux                          0              5188   1571  FALL       1
I__344/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in1       LogicCell40_SEQ_MODE_1010      0              5508   2253  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/carryout  LogicCell40_SEQ_MODE_1010    362              5870   2253  FALL       2
I__336/I                                            InMux                          0              5870   2253  FALL       1
I__336/O                                            InMux                        320              6190   2253  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in3       LogicCell40_SEQ_MODE_1010      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__349/I                                            LocalMux                       0              4733   1571  FALL       1
I__349/O                                            LocalMux                     455              5188   1571  FALL       1
I__352/I                                            InMux                          0              5188   1571  FALL       1
I__352/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in1       LogicCell40_SEQ_MODE_1010      0              5508   2253  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/carryout  LogicCell40_SEQ_MODE_1010    362              5870   2253  FALL       2
I__341/I                                            InMux                          0              5870   2253  FALL       1
I__341/O                                            InMux                        320              6190   2253  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in3       LogicCell40_SEQ_MODE_1010      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in3
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__232/I                                            LocalMux                       0              4733   1571  FALL       1
I__232/O                                            LocalMux                     455              5188   1571  FALL       1
I__234/I                                            InMux                          0              5188   1571  FALL       1
I__234/O                                            InMux                        320              5508   1571  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in1       LogicCell40_SEQ_MODE_1010      0              5508   2253  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/carryout  LogicCell40_SEQ_MODE_1010    362              5870   2253  FALL       2
I__348/I                                            InMux                          0              5870   2253  FALL       1
I__348/O                                            InMux                        320              6190   2253  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in3       LogicCell40_SEQ_MODE_1010      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__67/I                                                 LocalMux                       0              4733   2026  FALL       1
I__67/O                                                 LocalMux                     455              5188   2026  FALL       1
I__69/I                                                 InMux                          0              5188   2770  FALL       1
I__69/O                                                 InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       2
I__102/I                                                LocalMux                       0              5932   2770  FALL       1
I__102/O                                                LocalMux                     455              6387   2770  FALL       1
I__104/I                                                InMux                          0              6387   2770  FALL       1
I__104/O                                                InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/in3      LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__125/I                                                    LocalMux                       0              4733   2770  FALL       1
I__125/O                                                    LocalMux                     455              5188   2770  FALL       1
I__128/I                                                    InMux                          0              5188   2770  FALL       1
I__128/O                                                    InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_1_2_LC_13_14_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_1_2_LC_13_14_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__123/I                                                    LocalMux                       0              5932   2770  FALL       1
I__123/O                                                    LocalMux                     455              6387   2770  FALL       1
I__124/I                                                    InMux                          0              6387   2770  FALL       1
I__124/O                                                    InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in3          LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       9
I__159/I                                                    LocalMux                       0              4733   1571  FALL       1
I__159/O                                                    LocalMux                     455              5188   1571  FALL       1
I__163/I                                                    InMux                          0              5188   2770  FALL       1
I__163/O                                                    InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_3_LC_13_13_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNO_0_3_LC_13_13_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__93/I                                                     LocalMux                       0              5932   2770  FALL       1
I__93/O                                                     LocalMux                     455              6387   2770  FALL       1
I__94/I                                                     InMux                          0              6387   2770  FALL       1
I__94/O                                                     InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/in3          LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__308/I                                                      LocalMux                       0              5932   2770  FALL       1
I__308/O                                                      LocalMux                     455              6387   2770  FALL       1
I__310/I                                                      InMux                          0              6387   2770  FALL       1
I__310/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout           LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__303/I                                                  LocalMux                       0              4733   2770  FALL       1
I__303/O                                                  LocalMux                     455              5188   2770  FALL       1
I__305/I                                                  InMux                          0              5188   2770  FALL       1
I__305/O                                                  InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       2
I__228/I                                                  LocalMux                       0              5932   2770  FALL       1
I__228/O                                                  LocalMux                     455              6387   2770  FALL       1
I__229/I                                                  InMux                          0              6387   2770  FALL       1
I__229/O                                                  InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/in3        LogicCell40_SEQ_MODE_1011      0              6707   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in3
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/lcout           LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__303/I                                                  LocalMux                       0              4733   2770  FALL       1
I__303/O                                                  LocalMux                     455              5188   2770  FALL       1
I__305/I                                                  InMux                          0              5188   2770  FALL       1
I__305/O                                                  InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter2_RNITAO81_7_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       2
I__228/I                                                  LocalMux                       0              5932   2770  FALL       1
I__228/O                                                  LocalMux                     455              6387   2770  FALL       1
I__230/I                                                  InMux                          0              6387   2770  FALL       1
I__230/O                                                  InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/in3        LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__309/I                                                      LocalMux                       0              5932   2770  FALL       1
I__309/O                                                      LocalMux                     455              6387   2770  FALL       1
I__314/I                                                      InMux                          0              6387   2770  FALL       1
I__314/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__308/I                                                      LocalMux                       0              5932   2770  FALL       1
I__308/O                                                      LocalMux                     455              6387   2770  FALL       1
I__311/I                                                      InMux                          0              6387   2770  FALL       1
I__311/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__308/I                                                      LocalMux                       0              5932   2770  FALL       1
I__308/O                                                      LocalMux                     455              6387   2770  FALL       1
I__312/I                                                      InMux                          0              6387   2770  FALL       1
I__312/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__308/I                                                      LocalMux                       0              5932   2770  FALL       1
I__308/O                                                      LocalMux                     455              6387   2770  FALL       1
I__313/I                                                      InMux                          0              6387   2770  FALL       1
I__313/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__309/I                                                      LocalMux                       0              5932   2770  FALL       1
I__309/O                                                      LocalMux                     455              6387   2770  FALL       1
I__315/I                                                      InMux                          0              6387   2770  FALL       1
I__315/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__309/I                                                      LocalMux                       0              5932   2770  FALL       1
I__309/O                                                      LocalMux                     455              6387   2770  FALL       1
I__316/I                                                      InMux                          0              6387   2770  FALL       1
I__316/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in0
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__221/I                                                      LocalMux                       0              4733   1571  FALL       1
I__221/O                                                      LocalMux                     455              5188   1571  FALL       1
I__224/I                                                      InMux                          0              5188   2770  FALL       1
I__224/O                                                      InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.current_state_RNIVA94_4_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       8
I__309/I                                                      LocalMux                       0              5932   2770  FALL       1
I__309/O                                                      LocalMux                     455              6387   2770  FALL       1
I__317/I                                                      InMux                          0              6387   2770  FALL       1
I__317/O                                                      InMux                        320              6707   2770  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/in0                 LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_8_LC_14_14_7/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__299/I                                           ClkMux                         0              3482  RISE       1
I__299/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_9_LC_14_14_6/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_14_LC_14_14_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_10_LC_14_14_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_13_LC_14_14_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_12_LC_14_14_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_11_LC_14_14_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__237/I                                                      LocalMux                       0              5932   3266  FALL       1
I__237/O                                                      LocalMux                     455              6387   3266  FALL       1
I__239/I                                                      CEMux                          0              6387   3266  FALL       1
I__239/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/ce             LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__299/I                                            ClkMux                         0              3482  RISE       1
I__299/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_15_LC_14_14_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_5_LC_14_13_5/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_7_LC_14_13_4/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_6_LC_14_13_3/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_4_LC_14_13_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_2_LC_14_13_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout
Path End         : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/ce
Capture Clock    : fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk
Hold Constraint  : 0p
Path slack       : 3266p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2470
---------------------------------------   ---- 
End-of-path arrival time (ps)             7203
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       7
I__132/I                                                      LocalMux                       0              4733   2915  FALL       1
I__132/O                                                      LocalMux                     455              5188   2915  FALL       1
I__136/I                                                      InMux                          0              5188   3266  FALL       1
I__136/O                                                      InMux                        320              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/in3    LogicCell40_SEQ_MODE_0000      0              5508   3266  FALL       1
fsm_shiftRegs_inst1.current_state_RNI7RPG_1_LC_13_14_2/lcout  LogicCell40_SEQ_MODE_0000    424              5932   3266  FALL      14
I__238/I                                                      LocalMux                       0              5932   3266  FALL       1
I__238/O                                                      LocalMux                     455              6387   3266  FALL       1
I__240/I                                                      CEMux                          0              6387   3266  FALL       1
I__240/O                                                      CEMux                        817              7203   3266  FALL       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/ce              LogicCell40_SEQ_MODE_1000      0              7203   3266  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                           GlobalMux                      0              3255  RISE       1
I__290/O                                           GlobalMux                    227              3482  RISE       1
I__301/I                                           ClkMux                         0              3482  RISE       1
I__301/O                                           ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.bit_sequence_3_LC_14_13_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Hold Constraint  : 0p
Path slack       : 3318p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2522
---------------------------------------   ---- 
End-of-path arrival time (ps)             7255
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/lcout          LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__67/I                                                 LocalMux                       0              4733   2026  FALL       1
I__67/O                                                 LocalMux                     455              5188   2026  FALL       1
I__69/I                                                 InMux                          0              5188   2770  FALL       1
I__69/O                                                 InMux                        320              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
fsm_shiftRegs_inst1.counter_RNIC589_1_LC_12_13_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       2
I__103/I                                                Odrv4                          0              5932   3318  FALL       1
I__103/O                                                Odrv4                        548              6480   3318  FALL       1
I__105/I                                                LocalMux                       0              6480   3318  FALL       1
I__105/O                                                LocalMux                     455              6935   3318  FALL       1
I__106/I                                                InMux                          0              6935   3318  FALL       1
I__106/O                                                InMux                        320              7255   3318  FALL       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/in1      LogicCell40_SEQ_MODE_1010      0              7255   3318  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in2
Capture Clock    : fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__144/I                                       Odrv12                         0              1192   +INF  FALL       1
I__144/O                                       Odrv12                       796              1988   +INF  FALL       1
I__146/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__146/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__148/I                                       Span12Mux_v                    0              2784   +INF  FALL       1
I__148/O                                       Span12Mux_v                  796              3580   +INF  FALL       1
I__150/I                                       Sp12to4                        0              3580   +INF  FALL       1
I__150/O                                       Sp12to4                      662              4242   +INF  FALL       1
I__152/I                                       LocalMux                       0              4242   +INF  FALL       1
I__152/O                                       LocalMux                     455              4696   +INF  FALL       1
I__155/I                                       InMux                          0              4696   +INF  FALL       1
I__155/O                                       InMux                        320              5017   +INF  FALL       1
I__157/I                                       CascadeMux                     0              5017   +INF  FALL       1
I__157/O                                       CascadeMux                     0              5017   +INF  FALL       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/in2  LogicCell40_SEQ_MODE_1000      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__296/I                                          ClkMux                         0              3482  RISE       1
I__296/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.signal_out_LC_13_14_0/clk     LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/sr
Capture Clock    : fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9319
---------------------------------------   ---- 
End-of-path arrival time (ps)             9319
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__145/I                                       Odrv12                         0              1142   +INF  FALL       1
I__145/O                                       Odrv12                       796              1938   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1938   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2734   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2734   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3530   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3530   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4326   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4326   +INF  FALL       1
I__153/O                                       Sp12to4                      662              4988   +INF  FALL       1
I__156/I                                       LocalMux                       0              4988   +INF  FALL       1
I__156/O                                       LocalMux                     455              5442   +INF  FALL       1
I__158/I                                       InMux                          0              5442   +INF  FALL       1
I__158/O                                       InMux                        320              5763   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5763   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6187   +INF  FALL       1
I__63/I                                        Odrv4                          0              6187   +INF  FALL       1
I__63/O                                        Odrv4                        548              6735   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6735   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7076   +INF  FALL       1
I__65/I                                        LocalMux                       0              7076   +INF  FALL       1
I__65/O                                        LocalMux                     455              7530   +INF  FALL       1
I__66/I                                        IoInMux                        0              7530   +INF  FALL       1
I__66/O                                        IoInMux                      320              7851   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7851   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8678   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8678   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8678   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8678   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8792   +INF  FALL       1
I__281/I                                       SRMux                          0              8792   +INF  FALL       1
I__281/O                                       SRMux                        527              9319   +INF  FALL       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/sr      LogicCell40_SEQ_MODE_1010      0              9319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_dyn_LC_12_15_2/clk        LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_aux_LC_13_15_7/lcout
Path End         : generated_signal
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                         10179
---------------------------------------   ----- 
End-of-path arrival time (ps)             14912
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_aux_LC_13_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__205/I                                     Odrv12                         0              4733   +INF  RISE       1
I__205/O                                     Odrv12                       724              5457   +INF  RISE       1
I__206/I                                     Span12Mux_v                    0              5457   +INF  RISE       1
I__206/O                                     Span12Mux_v                  724              6180   +INF  RISE       1
I__207/I                                     Span12Mux_s10_h                0              6180   +INF  RISE       1
I__207/O                                     Span12Mux_s10_h              631              6811   +INF  RISE       1
I__208/I                                     Sp12to4                        0              6811   +INF  RISE       1
I__208/O                                     Sp12to4                      631              7441   +INF  RISE       1
I__209/I                                     Span4Mux_v                     0              7441   +INF  RISE       1
I__209/O                                     Span4Mux_v                   517              7958   +INF  RISE       1
I__210/I                                     Span4Mux_s1_v                  0              7958   +INF  RISE       1
I__210/O                                     Span4Mux_s1_v                300              8258   +INF  RISE       1
I__211/I                                     LocalMux                       0              8258   +INF  RISE       1
I__211/O                                     LocalMux                     486              8744   +INF  RISE       1
I__212/I                                     IoInMux                        0              8744   +INF  RISE       1
I__212/O                                     IoInMux                      382              9126   +INF  RISE       1
generated_signal_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              9126   +INF  RISE       1
generated_signal_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      3297             12424   +INF  FALL       1
generated_signal_obuf_iopad/DIN              IO_PAD                         0             12424   +INF  FALL       1
generated_signal_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2488             14912   +INF  FALL       1
generated_signal                             top                            0             14912   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enableDin_aux_LC_13_11_2/lcout
Path End         : ENdin
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          9579
---------------------------------------   ----- 
End-of-path arrival time (ps)             14312
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__302/I                                          ClkMux                         0              3482  RISE       1
I__302/O                                          ClkMux                       455              3937  RISE       1
enableDin_aux_LC_13_11_2/clk                      LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
enableDin_aux_LC_13_11_2/lcout   LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       1
I__110/I                         Odrv12                         0              4733   +INF  RISE       1
I__110/O                         Odrv12                       724              5457   +INF  RISE       1
I__111/I                         Span12Mux_h                    0              5457   +INF  RISE       1
I__111/O                         Span12Mux_h                  724              6180   +INF  RISE       1
I__112/I                         Span12Mux_s7_h                 0              6180   +INF  RISE       1
I__112/O                         Span12Mux_s7_h               424              6604   +INF  RISE       1
I__113/I                         Sp12to4                        0              6604   +INF  RISE       1
I__113/O                         Sp12to4                      631              7234   +INF  RISE       1
I__114/I                         IoSpan4Mux                     0              7234   +INF  RISE       1
I__114/O                         IoSpan4Mux                   424              7658   +INF  RISE       1
I__115/I                         LocalMux                       0              7658   +INF  RISE       1
I__115/O                         LocalMux                     486              8144   +INF  RISE       1
I__116/I                         IoInMux                        0              8144   +INF  RISE       1
I__116/O                         IoInMux                      382              8527   +INF  RISE       1
ENdin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8527   +INF  RISE       1
ENdin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11824   +INF  FALL       1
ENdin_obuf_iopad/DIN             IO_PAD                         0             11824   +INF  FALL       1
ENdin_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             14312   +INF  FALL       1
ENdin                            top                            0             14312   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/sr
Capture Clock    : fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9319
---------------------------------------   ---- 
End-of-path arrival time (ps)             9319
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__145/I                                       Odrv12                         0              1142   +INF  FALL       1
I__145/O                                       Odrv12                       796              1938   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1938   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2734   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2734   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3530   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3530   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4326   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4326   +INF  FALL       1
I__153/O                                       Sp12to4                      662              4988   +INF  FALL       1
I__156/I                                       LocalMux                       0              4988   +INF  FALL       1
I__156/O                                       LocalMux                     455              5442   +INF  FALL       1
I__158/I                                       InMux                          0              5442   +INF  FALL       1
I__158/O                                       InMux                        320              5763   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5763   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6187   +INF  FALL       1
I__63/I                                        Odrv4                          0              6187   +INF  FALL       1
I__63/O                                        Odrv4                        548              6735   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6735   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7076   +INF  FALL       1
I__65/I                                        LocalMux                       0              7076   +INF  FALL       1
I__65/O                                        LocalMux                     455              7530   +INF  FALL       1
I__66/I                                        IoInMux                        0              7530   +INF  FALL       1
I__66/O                                        IoInMux                      320              7851   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7851   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8678   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8678   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8678   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8678   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8792   +INF  FALL       1
I__281/I                                       SRMux                          0              8792   +INF  FALL       1
I__281/O                                       SRMux                        527              9319   +INF  FALL       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/sr     LogicCell40_SEQ_MODE_1010      0              9319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__291/I                                          ClkMux                         0              3482  RISE       1
I__291/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.sel_stat_LC_12_15_0/clk       LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__282/I                                       SRMux                          0              8842   +INF  FALL       1
I__282/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/sr    LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_1_LC_11_13_2/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__282/I                                       SRMux                          0              8842   +INF  FALL       1
I__282/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/sr    LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__292/I                                          ClkMux                         0              3482  RISE       1
I__292/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_0_LC_11_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                           Odrv12                         0              1192   +INF  FALL       1
I__145/O                                           Odrv12                       796              1988   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                           LocalMux                       0              5038   +INF  FALL       1
I__156/O                                           LocalMux                     455              5492   +INF  FALL       1
I__158/I                                           InMux                          0              5492   +INF  FALL       1
I__158/O                                           InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                            Odrv4                          0              6237   +INF  FALL       1
I__63/O                                            Odrv4                        548              6785   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                            LocalMux                       0              7126   +INF  FALL       1
I__65/O                                            LocalMux                     455              7580   +INF  FALL       1
I__66/I                                            IoInMux                        0              7580   +INF  FALL       1
I__66/O                                            IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                           GlobalMux                    114              8842   +INF  FALL       1
I__283/I                                           SRMux                          0              8842   +INF  FALL       1
I__283/O                                           SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_3_LC_12_14_7/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                           Odrv12                         0              1192   +INF  FALL       1
I__145/O                                           Odrv12                       796              1988   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                           LocalMux                       0              5038   +INF  FALL       1
I__156/O                                           LocalMux                     455              5492   +INF  FALL       1
I__158/I                                           InMux                          0              5492   +INF  FALL       1
I__158/O                                           InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                            Odrv4                          0              6237   +INF  FALL       1
I__63/O                                            Odrv4                        548              6785   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                            LocalMux                       0              7126   +INF  FALL       1
I__65/O                                            LocalMux                     455              7580   +INF  FALL       1
I__66/I                                            IoInMux                        0              7580   +INF  FALL       1
I__66/O                                            IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                           GlobalMux                    114              8842   +INF  FALL       1
I__283/I                                           SRMux                          0              8842   +INF  FALL       1
I__283/O                                           SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__293/I                                            ClkMux                         0              3482  RISE       1
I__293/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_1_LC_12_14_2/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_aux_LC_13_15_7/sr
Capture Clock    : generator_inst1.signal_aux_LC_13_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__284/I                                       SRMux                          0              8842   +INF  FALL       1
I__284/O                                       SRMux                        527              9369   +INF  FALL       1
generator_inst1.signal_aux_LC_13_15_7/sr       LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__294/I                                          ClkMux                         0              3482  RISE       1
I__294/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_aux_LC_13_15_7/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                           Odrv12                         0              1192   +INF  FALL       1
I__145/O                                           Odrv12                       796              1988   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                           LocalMux                       0              5038   +INF  FALL       1
I__156/O                                           LocalMux                     455              5492   +INF  FALL       1
I__158/I                                           InMux                          0              5492   +INF  FALL       1
I__158/O                                           InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                            Odrv4                          0              6237   +INF  FALL       1
I__63/O                                            Odrv4                        548              6785   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                            LocalMux                       0              7126   +INF  FALL       1
I__65/O                                            LocalMux                     455              7580   +INF  FALL       1
I__66/I                                            IoInMux                        0              7580   +INF  FALL       1
I__66/O                                            IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                           GlobalMux                    114              8842   +INF  FALL       1
I__284/I                                           SRMux                          0              8842   +INF  FALL       1
I__284/O                                           SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/sr  LogicCell40_SEQ_MODE_1011      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_0_LC_13_15_3/clk  LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                           Odrv12                         0              1192   +INF  FALL       1
I__145/O                                           Odrv12                       796              1988   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                           LocalMux                       0              5038   +INF  FALL       1
I__156/O                                           LocalMux                     455              5492   +INF  FALL       1
I__158/I                                           InMux                          0              5492   +INF  FALL       1
I__158/O                                           InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                            Odrv4                          0              6237   +INF  FALL       1
I__63/O                                            Odrv4                        548              6785   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                            LocalMux                       0              7126   +INF  FALL       1
I__65/O                                            LocalMux                     455              7580   +INF  FALL       1
I__66/I                                            IoInMux                        0              7580   +INF  FALL       1
I__66/O                                            IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                           GlobalMux                    114              8842   +INF  FALL       1
I__284/I                                           SRMux                          0              8842   +INF  FALL       1
I__284/O                                           SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__294/I                                            ClkMux                         0              3482  RISE       1
I__294/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_4_LC_13_15_1/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__285/I                                       SRMux                          0              8842   +INF  FALL       1
I__285/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/sr    LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_3_LC_12_13_7/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__285/I                                       SRMux                          0              8842   +INF  FALL       1
I__285/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/sr    LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__295/I                                          ClkMux                         0              3482  RISE       1
I__295/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter_2_LC_12_13_1/clk      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_7_LC_14_15_7/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_6_LC_14_15_6/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_5_LC_14_15_5/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_4_LC_14_15_4/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_3_LC_14_15_3/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_2_LC_14_15_2/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_1_LC_14_15_1/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/sr
Capture Clock    : fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__286/I                                       SRMux                          0              8842   +INF  FALL       1
I__286/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/sr   LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__297/I                                          ClkMux                         0              3482  RISE       1
I__297/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counter2_0_LC_14_15_0/clk     LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                        Odrv12                         0              1192   +INF  FALL       1
I__145/O                                        Odrv12                       796              1988   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                        LocalMux                       0              5038   +INF  FALL       1
I__156/O                                        LocalMux                     455              5492   +INF  FALL       1
I__158/I                                        InMux                          0              5492   +INF  FALL       1
I__158/O                                        InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                         Odrv4                          0              6237   +INF  FALL       1
I__63/O                                         Odrv4                        548              6785   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                         LocalMux                       0              7126   +INF  FALL       1
I__65/O                                         LocalMux                     455              7580   +INF  FALL       1
I__66/I                                         IoInMux                        0              7580   +INF  FALL       1
I__66/O                                         IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                        GlobalMux                    114              8842   +INF  FALL       1
I__287/I                                        SRMux                          0              8842   +INF  FALL       1
I__287/O                                        SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_1_LC_13_13_7/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                        Odrv12                         0              1192   +INF  FALL       1
I__145/O                                        Odrv12                       796              1988   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                        LocalMux                       0              5038   +INF  FALL       1
I__156/O                                        LocalMux                     455              5492   +INF  FALL       1
I__158/I                                        InMux                          0              5492   +INF  FALL       1
I__158/O                                        InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                         Odrv4                          0              6237   +INF  FALL       1
I__63/O                                         Odrv4                        548              6785   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                         LocalMux                       0              7126   +INF  FALL       1
I__65/O                                         LocalMux                     455              7580   +INF  FALL       1
I__66/I                                         IoInMux                        0              7580   +INF  FALL       1
I__66/O                                         IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                        GlobalMux                    114              8842   +INF  FALL       1
I__287/I                                        SRMux                          0              8842   +INF  FALL       1
I__287/O                                        SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_2_LC_13_13_6/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/sr
Capture Clock    : fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                              top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                              IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                           Odrv12                         0              1192   +INF  FALL       1
I__145/O                                           Odrv12                       796              1988   +INF  FALL       1
I__147/I                                           Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                           Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                           Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                           Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                           Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                           Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                           Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                           Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                           LocalMux                       0              5038   +INF  FALL       1
I__156/O                                           LocalMux                     455              5492   +INF  FALL       1
I__158/I                                           InMux                          0              5492   +INF  FALL       1
I__158/O                                           InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                   LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout                 LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                            Odrv4                          0              6237   +INF  FALL       1
I__63/O                                            Odrv4                        548              6785   +INF  FALL       1
I__64/I                                            Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                            Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                            LocalMux                       0              7126   +INF  FALL       1
I__65/O                                            LocalMux                     455              7580   +INF  FALL       1
I__66/I                                            IoInMux                        0              7580   +INF  FALL       1
I__66/O                                            IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT            ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                           gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                           GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                           GlobalMux                    114              8842   +INF  FALL       1
I__287/I                                           SRMux                          0              8842   +INF  FALL       1
I__287/O                                           SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                                 top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                           IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                            gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                            gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                            GlobalMux                      0              3255  RISE       1
I__290/O                                            GlobalMux                    227              3482  RISE       1
I__298/I                                            ClkMux                         0              3482  RISE       1
I__298/O                                            ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.current_state_2_LC_13_13_4/clk  LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                        Odrv12                         0              1192   +INF  FALL       1
I__145/O                                        Odrv12                       796              1988   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                        LocalMux                       0              5038   +INF  FALL       1
I__156/O                                        LocalMux                     455              5492   +INF  FALL       1
I__158/I                                        InMux                          0              5492   +INF  FALL       1
I__158/O                                        InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                         Odrv4                          0              6237   +INF  FALL       1
I__63/O                                         Odrv4                        548              6785   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                         LocalMux                       0              7126   +INF  FALL       1
I__65/O                                         LocalMux                     455              7580   +INF  FALL       1
I__66/I                                         IoInMux                        0              7580   +INF  FALL       1
I__66/O                                         IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                        GlobalMux                    114              8842   +INF  FALL       1
I__287/I                                        SRMux                          0              8842   +INF  FALL       1
I__287/O                                        SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_0_LC_13_13_2/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/sr
Capture Clock    : fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                           top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                           IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                        Odrv12                         0              1192   +INF  FALL       1
I__145/O                                        Odrv12                       796              1988   +INF  FALL       1
I__147/I                                        Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                        Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                        Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                        Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                        Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                        Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                        Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                        Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                        LocalMux                       0              5038   +INF  FALL       1
I__156/O                                        LocalMux                     455              5492   +INF  FALL       1
I__158/I                                        InMux                          0              5492   +INF  FALL       1
I__158/O                                        InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3                LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout              LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                         Odrv4                          0              6237   +INF  FALL       1
I__63/O                                         Odrv4                        548              6785   +INF  FALL       1
I__64/I                                         Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                         Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                         LocalMux                       0              7126   +INF  FALL       1
I__65/O                                         LocalMux                     455              7580   +INF  FALL       1
I__66/I                                         IoInMux                        0              7580   +INF  FALL       1
I__66/O                                         IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT         ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                        gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                        GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                        GlobalMux                    114              8842   +INF  FALL       1
I__287/I                                        SRMux                          0              8842   +INF  FALL       1
I__287/O                                        SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/sr  LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__298/I                                          ClkMux                         0              3482  RISE       1
I__298/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.counterDYN_3_LC_13_13_1/clk   LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/sr
Capture Clock    : fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9369
---------------------------------------   ---- 
End-of-path arrival time (ps)             9369
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__145/I                                       Odrv12                         0              1192   +INF  FALL       1
I__145/O                                       Odrv12                       796              1988   +INF  FALL       1
I__147/I                                       Span12Mux_h                    0              1988   +INF  FALL       1
I__147/O                                       Span12Mux_h                  796              2784   +INF  FALL       1
I__149/I                                       Span12Mux_h                    0              2784   +INF  FALL       1
I__149/O                                       Span12Mux_h                  796              3580   +INF  FALL       1
I__151/I                                       Span12Mux_v                    0              3580   +INF  FALL       1
I__151/O                                       Span12Mux_v                  796              4376   +INF  FALL       1
I__153/I                                       Sp12to4                        0              4376   +INF  FALL       1
I__153/O                                       Sp12to4                      662              5038   +INF  FALL       1
I__156/I                                       LocalMux                       0              5038   +INF  FALL       1
I__156/O                                       LocalMux                     455              5492   +INF  FALL       1
I__158/I                                       InMux                          0              5492   +INF  FALL       1
I__158/O                                       InMux                        320              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/in3               LogicCell40_SEQ_MODE_0000      0              5813   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_5_16_0/lcout             LogicCell40_SEQ_MODE_0000    424              6237   +INF  FALL       1
I__63/I                                        Odrv4                          0              6237   +INF  FALL       1
I__63/O                                        Odrv4                        548              6785   +INF  FALL       1
I__64/I                                        Span4Mux_s3_h                  0              6785   +INF  FALL       1
I__64/O                                        Span4Mux_s3_h                341              7126   +INF  FALL       1
I__65/I                                        LocalMux                       0              7126   +INF  FALL       1
I__65/O                                        LocalMux                     455              7580   +INF  FALL       1
I__66/I                                        IoInMux                        0              7580   +INF  FALL       1
I__66/O                                        IoInMux                      320              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7901   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8728   +INF  FALL      25
I__279/I                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__279/O                                       gio2CtrlBuf                    0              8728   +INF  FALL       1
I__280/I                                       GlobalMux                      0              8728   +INF  FALL       1
I__280/O                                       GlobalMux                    114              8842   +INF  FALL       1
I__288/I                                       SRMux                          0              8842   +INF  FALL       1
I__288/O                                       SRMux                        527              9369   +INF  FALL       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/sr       LogicCell40_SEQ_MODE_1010      0              9369   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__289/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__289/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__290/I                                          GlobalMux                      0              3255  RISE       1
I__290/O                                          GlobalMux                    227              3482  RISE       1
I__300/I                                          ClkMux                         0              3482  RISE       1
I__300/O                                          ClkMux                       455              3937  RISE       1
fsm_shiftRegs_inst1.en_fin_LC_13_12_6/clk         LogicCell40_SEQ_MODE_1010      0              3937  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

