
universal_joint_2.2_MC547_RI80_TEMPLATE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092cc  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  080094a8  080094a8  000194a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f8  080095f8  000205ec  2**0
                  CONTENTS
  4 .ARM          00000008  080095f8  080095f8  000195f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009600  08009600  000205ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009600  08009600  00019600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009604  08009604  00019604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005ec  20000000  08009608  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000056c  200005ec  08009bf4  000205ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b58  08009bf4  00020b58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205ec  2**0
                  CONTENTS, READONLY
 12 .debug_line   000425d7  00000000  00000000  0002061c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00067b8f  00000000  00000000  00062bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008a8c  00000000  00000000  000ca782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d70  00000000  00000000  000d3210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000fe932  00000000  00000000  000d4f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00004e60  00000000  00000000  001d38b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0002581d  00000000  00000000  001d8718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002bba7  00000000  00000000  001fdf35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000d2  00000000  00000000  00229adc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005dc8  00000000  00000000  00229bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200005ec 	.word	0x200005ec
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800948c 	.word	0x0800948c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200005f0 	.word	0x200005f0
 8000214:	0800948c 	.word	0x0800948c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b96e 	b.w	8000e84 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468c      	mov	ip, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 8083 	bne.w	8000cd6 <__udivmoddi4+0x116>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d947      	bls.n	8000c66 <__udivmoddi4+0xa6>
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	b142      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	f1c2 0020 	rsb	r0, r2, #32
 8000be0:	fa24 f000 	lsr.w	r0, r4, r0
 8000be4:	4091      	lsls	r1, r2
 8000be6:	4097      	lsls	r7, r2
 8000be8:	ea40 0c01 	orr.w	ip, r0, r1
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf8:	fa1f fe87 	uxth.w	lr, r7
 8000bfc:	fb08 c116 	mls	r1, r8, r6, ip
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c04:	fb06 f10e 	mul.w	r1, r6, lr
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c12:	f080 8119 	bcs.w	8000e48 <__udivmoddi4+0x288>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8116 	bls.w	8000e48 <__udivmoddi4+0x288>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	443b      	add	r3, r7
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c34:	45a6      	cmp	lr, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3e:	f080 8105 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8102 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c50:	eba4 040e 	sub.w	r4, r4, lr
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	b902      	cbnz	r2, 8000c6a <__udivmoddi4+0xaa>
 8000c68:	deff      	udf	#255	; 0xff
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d150      	bne.n	8000d14 <__udivmoddi4+0x154>
 8000c72:	1bcb      	subs	r3, r1, r7
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f f887 	uxth.w	r8, r7
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c82:	0c21      	lsrs	r1, r4, #16
 8000c84:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0xe2>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	f200 80e9 	bhi.w	8000e74 <__udivmoddi4+0x2b4>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1ac9      	subs	r1, r1, r3
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x10c>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x10a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80d9 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e7bf      	b.n	8000c56 <__udivmoddi4+0x96>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x12e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	f000 80b1 	beq.w	8000e42 <__udivmoddi4+0x282>
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	fab3 f683 	clz	r6, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d14a      	bne.n	8000d8c <__udivmoddi4+0x1cc>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0x140>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80b8 	bhi.w	8000e70 <__udivmoddi4+0x2b0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb61 0103 	sbc.w	r1, r1, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	468c      	mov	ip, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0a8      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000d0e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f603 	lsr.w	r6, r0, r3
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d22:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d26:	40d9      	lsrs	r1, r3
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f108 	mul.w	r1, r6, r8
 8000d40:	4299      	cmp	r1, r3
 8000d42:	fa04 f402 	lsl.w	r4, r4, r2
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x19c>
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d4e:	f080 808d 	bcs.w	8000e6c <__udivmoddi4+0x2ac>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 808a 	bls.w	8000e6c <__udivmoddi4+0x2ac>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	443b      	add	r3, r7
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b281      	uxth	r1, r0
 8000d60:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d64:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb00 f308 	mul.w	r3, r0, r8
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x1c4>
 8000d74:	1879      	adds	r1, r7, r1
 8000d76:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d7a:	d273      	bcs.n	8000e64 <__udivmoddi4+0x2a4>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d971      	bls.n	8000e64 <__udivmoddi4+0x2a4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4439      	add	r1, r7
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8a:	e778      	b.n	8000c7e <__udivmoddi4+0xbe>
 8000d8c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d90:	fa03 f406 	lsl.w	r4, r3, r6
 8000d94:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000da2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000daa:	431f      	orrs	r7, r3
 8000dac:	0c3b      	lsrs	r3, r7, #16
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fa1f f884 	uxth.w	r8, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dbe:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc8:	fa00 f306 	lsl.w	r3, r0, r6
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x220>
 8000dce:	1861      	adds	r1, r4, r1
 8000dd0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dd4:	d248      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000dd6:	458a      	cmp	sl, r1
 8000dd8:	d946      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000dda:	f1a9 0902 	sub.w	r9, r9, #2
 8000dde:	4421      	add	r1, r4
 8000de0:	eba1 010a 	sub.w	r1, r1, sl
 8000de4:	b2bf      	uxth	r7, r7
 8000de6:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dea:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df2:	fb00 f808 	mul.w	r8, r0, r8
 8000df6:	45b8      	cmp	r8, r7
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x24a>
 8000dfa:	19e7      	adds	r7, r4, r7
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e00:	d22e      	bcs.n	8000e60 <__udivmoddi4+0x2a0>
 8000e02:	45b8      	cmp	r8, r7
 8000e04:	d92c      	bls.n	8000e60 <__udivmoddi4+0x2a0>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4427      	add	r7, r4
 8000e0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0e:	eba7 0708 	sub.w	r7, r7, r8
 8000e12:	fba0 8902 	umull	r8, r9, r0, r2
 8000e16:	454f      	cmp	r7, r9
 8000e18:	46c6      	mov	lr, r8
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	d31a      	bcc.n	8000e54 <__udivmoddi4+0x294>
 8000e1e:	d017      	beq.n	8000e50 <__udivmoddi4+0x290>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x27a>
 8000e22:	ebb3 020e 	subs.w	r2, r3, lr
 8000e26:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2e:	40f2      	lsrs	r2, r6
 8000e30:	ea4c 0202 	orr.w	r2, ip, r2
 8000e34:	40f7      	lsrs	r7, r6
 8000e36:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e70b      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fd      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e50:	4543      	cmp	r3, r8
 8000e52:	d2e5      	bcs.n	8000e20 <__udivmoddi4+0x260>
 8000e54:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e58:	eb69 0104 	sbc.w	r1, r9, r4
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7df      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e7d2      	b.n	8000e0a <__udivmoddi4+0x24a>
 8000e64:	4660      	mov	r0, ip
 8000e66:	e78d      	b.n	8000d84 <__udivmoddi4+0x1c4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7b9      	b.n	8000de0 <__udivmoddi4+0x220>
 8000e6c:	4666      	mov	r6, ip
 8000e6e:	e775      	b.n	8000d5c <__udivmoddi4+0x19c>
 8000e70:	4630      	mov	r0, r6
 8000e72:	e74a      	b.n	8000d0a <__udivmoddi4+0x14a>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	4439      	add	r1, r7
 8000e7a:	e713      	b.n	8000ca4 <__udivmoddi4+0xe4>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	443c      	add	r4, r7
 8000e80:	e724      	b.n	8000ccc <__udivmoddi4+0x10c>
 8000e82:	bf00      	nop

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e88:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e8a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e8c:	480d      	ldr	r0, [pc, #52]	; (8000ec4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e8e:	490e      	ldr	r1, [pc, #56]	; (8000ec8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e90:	4a0e      	ldr	r2, [pc, #56]	; (8000ecc <LoopForever+0xe>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0b      	ldr	r2, [pc, #44]	; (8000ed0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea4:	4c0b      	ldr	r4, [pc, #44]	; (8000ed4 <LoopForever+0x16>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000eb2:	f002 ffab 	bl	8003e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eb6:	f008 f96f 	bl	8009198 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eba:	f000 f85d 	bl	8000f78 <main>

08000ebe <LoopForever>:

LoopForever:
    b LoopForever
 8000ebe:	e7fe      	b.n	8000ebe <LoopForever>
  ldr   r0, =_estack
 8000ec0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ec4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec8:	200005ec 	.word	0x200005ec
  ldr r2, =_sidata
 8000ecc:	08009608 	.word	0x08009608
  ldr r2, =_sbss
 8000ed0:	200005ec 	.word	0x200005ec
  ldr r4, =_ebss
 8000ed4:	20000b58 	.word	0x20000b58

08000ed8 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ed8:	e7fe      	b.n	8000ed8 <BusFault_Handler>
	...

08000edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000edc:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ede:	2100      	movs	r1, #0
{
 8000ee0:	b0a7      	sub	sp, #156	; 0x9c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee2:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee4:	2238      	movs	r2, #56	; 0x38
 8000ee6:	a806      	add	r0, sp, #24
 8000ee8:	f008 f97a 	bl	80091e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eec:	4621      	mov	r1, r4
 8000eee:	2244      	movs	r2, #68	; 0x44
 8000ef0:	a815      	add	r0, sp, #84	; 0x54
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef2:	e9cd 4400 	strd	r4, r4, [sp]
 8000ef6:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000efa:	9404      	str	r4, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000efc:	f008 f970 	bl	80091e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f00:	4620      	mov	r0, r4
 8000f02:	f004 f963 	bl	80051cc <HAL_PWREx_ControlVoltageScaling>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000f06:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f0a:	2601      	movs	r6, #1
 8000f0c:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f10:	2503      	movs	r5, #3
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000f12:	2150      	movs	r1, #80	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000f14:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f16:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f18:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f1c:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000f20:	e9cd 540e 	strd	r5, r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000f24:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f28:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f2a:	f004 f9d5 	bl	80052d8 <HAL_RCC_OscConfig>
 8000f2e:	b108      	cbz	r0, 8000f34 <SystemClock_Config+0x58>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f30:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <SystemClock_Config+0x56>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f34:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f36:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f38:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f3e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f40:	240f      	movs	r4, #15
 8000f42:	2503      	movs	r5, #3
 8000f44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000f48:	e9cd 4500 	strd	r4, r5, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f4c:	f004 fc3e 	bl	80057cc <HAL_RCC_ClockConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	b108      	cbz	r0, 8000f58 <SystemClock_Config+0x7c>
 8000f54:	b672      	cpsid	i
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <SystemClock_Config+0x7a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8000f58:	f248 0102 	movw	r1, #32770	; 0x8002
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f60:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f62:	9317      	str	r3, [sp, #92]	; 0x5c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8000f64:	9115      	str	r1, [sp, #84]	; 0x54
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000f66:	9224      	str	r2, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f68:	f004 fd64 	bl	8005a34 <HAL_RCCEx_PeriphCLKConfig>
 8000f6c:	b108      	cbz	r0, 8000f72 <SystemClock_Config+0x96>
 8000f6e:	b672      	cpsid	i
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <SystemClock_Config+0x94>
}
 8000f72:	b027      	add	sp, #156	; 0x9c
 8000f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f76:	bf00      	nop

08000f78 <main>:
{
 8000f78:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	2400      	movs	r4, #0
{
 8000f7e:	b0ab      	sub	sp, #172	; 0xac
  HAL_Init();
 8000f80:	f002 ff74 	bl	8003e6c <HAL_Init>
  SystemClock_Config();
 8000f84:	f7ff ffaa 	bl	8000edc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
 8000f8c:	e9cd 441c 	strd	r4, r4, [sp, #112]	; 0x70
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f90:	4ab5      	ldr	r2, [pc, #724]	; (8001268 <main+0x2f0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	941e      	str	r4, [sp, #120]	; 0x78
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f94:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 8000f96:	48b5      	ldr	r0, [pc, #724]	; (800126c <main+0x2f4>)
  hadc1.Instance = ADC1;
 8000f98:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 8001298 <main+0x320>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f9c:	f041 0120 	orr.w	r1, r1, #32
 8000fa0:	64d1      	str	r1, [r2, #76]	; 0x4c
 8000fa2:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8000fa4:	f001 0120 	and.w	r1, r1, #32
 8000fa8:	9105      	str	r1, [sp, #20]
 8000faa:	9905      	ldr	r1, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fac:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8000fae:	f041 0101 	orr.w	r1, r1, #1
 8000fb2:	64d1      	str	r1, [r2, #76]	; 0x4c
 8000fb4:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8000fb6:	f001 0101 	and.w	r1, r1, #1
 8000fba:	9106      	str	r1, [sp, #24]
 8000fbc:	9906      	ldr	r1, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8000fc0:	f041 0102 	orr.w	r1, r1, #2
 8000fc4:	64d1      	str	r1, [r2, #76]	; 0x4c
 8000fc6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000fc8:	f002 0202 	and.w	r2, r2, #2
 8000fcc:	9207      	str	r2, [sp, #28]
  HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 8000fce:	2104      	movs	r1, #4
 8000fd0:	4622      	mov	r2, r4
  GPIO_InitStruct.Pin = MA730_CS_Pin;
 8000fd2:	2600      	movs	r6, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd4:	9d07      	ldr	r5, [sp, #28]
  GPIO_InitStruct.Pin = MA730_CS_Pin;
 8000fd6:	f04f 0804 	mov.w	r8, #4
  HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 8000fda:	f004 f8f1 	bl	80051c0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = MA730_CS_Pin;
 8000fde:	f04f 0901 	mov.w	r9, #1
  HAL_GPIO_Init(MA730_CS_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	48a2      	ldr	r0, [pc, #648]	; (800126c <main+0x2f4>)
 8000fe4:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = MA730_CS_Pin;
 8000fe6:	2700      	movs	r7, #0
 8000fe8:	e9cd 671c 	strd	r6, r7, [sp, #112]	; 0x70
 8000fec:	e9cd 891a 	strd	r8, r9, [sp, #104]	; 0x68
  HAL_GPIO_Init(MA730_CS_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	f003 fff2 	bl	8004fd8 <HAL_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	223c      	movs	r2, #60	; 0x3c
 8000ff8:	a81a      	add	r0, sp, #104	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 8000ffa:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8000ffe:	940e      	str	r4, [sp, #56]	; 0x38
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001000:	f008 f8ee 	bl	80091e0 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001004:	2220      	movs	r2, #32
 8001006:	4621      	mov	r1, r4
 8001008:	a812      	add	r0, sp, #72	; 0x48
 800100a:	f008 f8e9 	bl	80091e0 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800100e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001012:	2601      	movs	r6, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001014:	f44f 2b00 	mov.w	fp, #524288	; 0x80000
  hadc1.Instance = ADC1;
 8001018:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800101c:	f8ca 300c 	str.w	r3, [sl, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001020:	4650      	mov	r0, sl
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001022:	2304      	movs	r3, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001024:	f8aa 401c 	strh.w	r4, [sl, #28]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001028:	e9ca 440b 	strd	r4, r4, [sl, #44]	; 0x2c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800102c:	e9ca 2b00 	strd	r2, fp, [sl]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001030:	f8ca 4008 	str.w	r4, [sl, #8]
  hadc1.Init.GainCompensation = 0;
 8001034:	f8ca 4010 	str.w	r4, [sl, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001038:	f88a 4024 	strb.w	r4, [sl, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800103c:	f88a 4038 	strb.w	r4, [sl, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001040:	f8ca 403c 	str.w	r4, [sl, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001044:	f88a 4040 	strb.w	r4, [sl, #64]	; 0x40
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001048:	f8ca 6014 	str.w	r6, [sl, #20]
  hadc1.Init.NbrOfConversion = 1;
 800104c:	f8ca 6020 	str.w	r6, [sl, #32]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001050:	f8ca 3018 	str.w	r3, [sl, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001054:	f002 ff2c 	bl	8003eb0 <HAL_ADC_Init>
 8001058:	b108      	cbz	r0, 800105e <main+0xe6>
 800105a:	b672      	cpsid	i
  while (1)
 800105c:	e7fe      	b.n	800105c <main+0xe4>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800105e:	4602      	mov	r2, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001060:	a90c      	add	r1, sp, #48	; 0x30
 8001062:	4650      	mov	r0, sl
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001064:	920c      	str	r2, [sp, #48]	; 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001066:	f003 fd97 	bl	8004b98 <HAL_ADCEx_MultiModeConfigChannel>
 800106a:	4602      	mov	r2, r0
 800106c:	b108      	cbz	r0, 8001072 <main+0xfa>
 800106e:	b672      	cpsid	i
  while (1)
 8001070:	e7fe      	b.n	8001070 <main+0xf8>
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001072:	f8ad 208c 	strh.w	r2, [sp, #140]	; 0x8c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001076:	f88d 208e 	strb.w	r2, [sp, #142]	; 0x8e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800107a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 800107e:	4a7c      	ldr	r2, [pc, #496]	; (8001270 <main+0x2f8>)
 8001080:	2309      	movs	r3, #9
 8001082:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001086:	2302      	movs	r3, #2
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001088:	f04f 0801 	mov.w	r8, #1
 800108c:	f04f 097f 	mov.w	r9, #127	; 0x7f
 8001090:	2404      	movs	r4, #4
 8001092:	2500      	movs	r5, #0
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001094:	9322      	str	r3, [sp, #136]	; 0x88
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001096:	2280      	movs	r2, #128	; 0x80
 8001098:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800109a:	a91a      	add	r1, sp, #104	; 0x68
 800109c:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 800109e:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 80010a2:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80010a6:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010aa:	f003 fa71 	bl	8004590 <HAL_ADCEx_InjectedConfigChannel>
 80010ae:	b108      	cbz	r0, 80010b4 <main+0x13c>
 80010b0:	b672      	cpsid	i
  while (1)
 80010b2:	e7fe      	b.n	80010b2 <main+0x13a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 80010b4:	4a6f      	ldr	r2, [pc, #444]	; (8001274 <main+0x2fc>)
 80010b6:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010ba:	a91a      	add	r1, sp, #104	; 0x68
 80010bc:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 80010be:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010c2:	f003 fa65 	bl	8004590 <HAL_ADCEx_InjectedConfigChannel>
 80010c6:	b108      	cbz	r0, 80010cc <main+0x154>
 80010c8:	b672      	cpsid	i
  while (1)
 80010ca:	e7fe      	b.n	80010ca <main+0x152>
  sConfig.Channel = ADC_CHANNEL_1;
 80010cc:	4a6a      	ldr	r2, [pc, #424]	; (8001278 <main+0x300>)
 80010ce:	2306      	movs	r3, #6
 80010d0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d4:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_1;
 80010d6:	2204      	movs	r2, #4
 80010d8:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010da:	a912      	add	r1, sp, #72	; 0x48
  sConfig.Channel = ADC_CHANNEL_1;
 80010dc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
 80010e0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e4:	f002 ffea 	bl	80040bc <HAL_ADC_ConfigChannel>
 80010e8:	4607      	mov	r7, r0
 80010ea:	b108      	cbz	r0, 80010f0 <main+0x178>
 80010ec:	b672      	cpsid	i
  while (1)
 80010ee:	e7fe      	b.n	80010ee <main+0x176>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80010f0:	4601      	mov	r1, r0
 80010f2:	223c      	movs	r2, #60	; 0x3c
 80010f4:	a81a      	add	r0, sp, #104	; 0x68
  hadc2.Instance = ADC2;
 80010f6:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 800129c <main+0x324>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80010fa:	f008 f871 	bl	80091e0 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80010fe:	2220      	movs	r2, #32
 8001100:	4639      	mov	r1, r7
 8001102:	a812      	add	r0, sp, #72	; 0x48
 8001104:	f008 f86c 	bl	80091e0 <memset>
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001108:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hadc2.Instance = ADC2;
 800110c:	4a5b      	ldr	r2, [pc, #364]	; (800127c <main+0x304>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800110e:	f8aa 701c 	strh.w	r7, [sl, #28]
  hadc2.Init.GainCompensation = 0;
 8001112:	e9ca 3703 	strd	r3, r7, [sl, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001116:	4650      	mov	r0, sl
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001118:	2304      	movs	r3, #4
  hadc2.Instance = ADC2;
 800111a:	f8ca 2000 	str.w	r2, [sl]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800111e:	e9ca 770b 	strd	r7, r7, [sl, #44]	; 0x2c
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001122:	f8ca b004 	str.w	fp, [sl, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001126:	f8ca 7008 	str.w	r7, [sl, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800112a:	f8ca 6014 	str.w	r6, [sl, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800112e:	f8ca 3018 	str.w	r3, [sl, #24]
  hadc2.Init.NbrOfConversion = 1;
 8001132:	f8ca 6020 	str.w	r6, [sl, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001136:	f88a 7024 	strb.w	r7, [sl, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800113a:	f88a 7038 	strb.w	r7, [sl, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800113e:	f8ca 703c 	str.w	r7, [sl, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001142:	f88a 7040 	strb.w	r7, [sl, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001146:	f002 feb3 	bl	8003eb0 <HAL_ADC_Init>
 800114a:	4602      	mov	r2, r0
 800114c:	b108      	cbz	r0, 8001152 <main+0x1da>
 800114e:	b672      	cpsid	i
  while (1)
 8001150:	e7fe      	b.n	8001150 <main+0x1d8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8001152:	4e48      	ldr	r6, [pc, #288]	; (8001274 <main+0x2fc>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001154:	f8ad 208c 	strh.w	r2, [sp, #140]	; 0x8c
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8001158:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
  sConfigInjected.InjectedNbrOfConversion = 2;
 800115c:	2302      	movs	r3, #2
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 800115e:	2709      	movs	r7, #9
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001160:	f04f 0880 	mov.w	r8, #128	; 0x80
 8001164:	f04f 0980 	mov.w	r9, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001168:	a91a      	add	r1, sp, #104	; 0x68
 800116a:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 800116c:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001170:	e9cd 8924 	strd	r8, r9, [sp, #144]	; 0x90
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8001174:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001178:	9322      	str	r3, [sp, #136]	; 0x88
  sConfigInjected.QueueInjectedContext = DISABLE;
 800117a:	f88d 208e 	strb.w	r2, [sp, #142]	; 0x8e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800117e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001182:	f003 fa05 	bl	8004590 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	b108      	cbz	r0, 800118c <main+0x214>
 8001188:	b672      	cpsid	i
  while (1)
 800118a:	e7fe      	b.n	800118a <main+0x212>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800118c:	4e3c      	ldr	r6, [pc, #240]	; (8001280 <main+0x308>)
 800118e:	f240 170f 	movw	r7, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001192:	a91a      	add	r1, sp, #104	; 0x68
 8001194:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001196:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800119a:	f003 f9f9 	bl	8004590 <HAL_ADCEx_InjectedConfigChannel>
 800119e:	b108      	cbz	r0, 80011a4 <main+0x22c>
 80011a0:	b672      	cpsid	i
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <main+0x22a>
  sConfig.Channel = ADC_CHANNEL_13;
 80011a4:	2204      	movs	r2, #4
 80011a6:	237f      	movs	r3, #127	; 0x7f
 80011a8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80011ac:	4a35      	ldr	r2, [pc, #212]	; (8001284 <main+0x30c>)
 80011ae:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011b0:	4650      	mov	r0, sl
 80011b2:	a912      	add	r1, sp, #72	; 0x48
  sConfig.Channel = ADC_CHANNEL_13;
 80011b4:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
 80011b8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011bc:	f002 ff7e 	bl	80040bc <HAL_ADC_ConfigChannel>
 80011c0:	b108      	cbz	r0, 80011c6 <main+0x24e>
 80011c2:	b672      	cpsid	i
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <main+0x24c>
  hcordic.Instance = CORDIC;
 80011c6:	4830      	ldr	r0, [pc, #192]	; (8001288 <main+0x310>)
 80011c8:	4b30      	ldr	r3, [pc, #192]	; (800128c <main+0x314>)
 80011ca:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80011cc:	f003 fd4a 	bl	8004c64 <HAL_CORDIC_Init>
 80011d0:	b108      	cbz	r0, 80011d6 <main+0x25e>
 80011d2:	b672      	cpsid	i
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <main+0x25c>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011d6:	2400      	movs	r4, #0
  htim1.Instance = TIM1;
 80011d8:	4d2d      	ldr	r5, [pc, #180]	; (8001290 <main+0x318>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011da:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011dc:	4621      	mov	r1, r4
 80011de:	2234      	movs	r2, #52	; 0x34
 80011e0:	a81a      	add	r0, sp, #104	; 0x68
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011e2:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 80011e6:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ea:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 80011ee:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
 80011f2:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f6:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80011fa:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011fc:	9418      	str	r4, [sp, #96]	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011fe:	f007 ffef 	bl	80091e0 <memset>
  htim1.Instance = TIM1;
 8001202:	4b24      	ldr	r3, [pc, #144]	; (8001294 <main+0x31c>)
 8001204:	602b      	str	r3, [r5, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001206:	2020      	movs	r0, #32
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001208:	f640 5105 	movw	r1, #3333	; 0xd05
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800120c:	f44f 7280 	mov.w	r2, #256	; 0x100
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001210:	2301      	movs	r3, #1
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001212:	60a8      	str	r0, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001214:	4628      	mov	r0, r5
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001216:	e9c5 1203 	strd	r1, r2, [r5, #12]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800121a:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	61ac      	str	r4, [r5, #24]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800121e:	616b      	str	r3, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001220:	f005 f9d0 	bl	80065c4 <HAL_TIM_Base_Init>
 8001224:	b108      	cbz	r0, 800122a <main+0x2b2>
 8001226:	b672      	cpsid	i
  while (1)
 8001228:	e7fe      	b.n	8001228 <main+0x2b0>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800122a:	4628      	mov	r0, r5
 800122c:	f005 fa50 	bl	80066d0 <HAL_TIM_PWM_Init>
 8001230:	b108      	cbz	r0, 8001236 <main+0x2be>
 8001232:	b672      	cpsid	i
  while (1)
 8001234:	e7fe      	b.n	8001234 <main+0x2bc>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001236:	2206      	movs	r2, #6
 8001238:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800123a:	a90c      	add	r1, sp, #48	; 0x30
 800123c:	4628      	mov	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800123e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001242:	f005 fb7b 	bl	800693c <HAL_TIM_SlaveConfigSynchro>
 8001246:	b108      	cbz	r0, 800124c <main+0x2d4>
 8001248:	b672      	cpsid	i
  while (1)
 800124a:	e7fe      	b.n	800124a <main+0x2d2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800124c:	2270      	movs	r2, #112	; 0x70
 800124e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001250:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001252:	a908      	add	r1, sp, #32
 8001254:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001256:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800125a:	f005 fd2b 	bl	8006cb4 <HAL_TIMEx_MasterConfigSynchronization>
 800125e:	4602      	mov	r2, r0
 8001260:	b1f0      	cbz	r0, 80012a0 <main+0x328>
 8001262:	b672      	cpsid	i
  while (1)
 8001264:	e7fe      	b.n	8001264 <main+0x2ec>
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	48000400 	.word	0x48000400
 8001270:	08600004 	.word	0x08600004
 8001274:	3ac04000 	.word	0x3ac04000
 8001278:	04300002 	.word	0x04300002
 800127c:	50000100 	.word	0x50000100
 8001280:	0c900008 	.word	0x0c900008
 8001284:	36902000 	.word	0x36902000
 8001288:	2000085c 	.word	0x2000085c
 800128c:	40020c00 	.word	0x40020c00
 8001290:	20000884 	.word	0x20000884
 8001294:	40012c00 	.word	0x40012c00
 8001298:	200007ec 	.word	0x200007ec
 800129c:	2000071c 	.word	0x2000071c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012a0:	2660      	movs	r6, #96	; 0x60
 80012a2:	2700      	movs	r7, #0
 80012a4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a8:	a912      	add	r1, sp, #72	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012aa:	2600      	movs	r6, #0
 80012ac:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ae:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
 80012b4:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012b8:	9218      	str	r2, [sp, #96]	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ba:	f005 fc01 	bl	8006ac0 <HAL_TIM_PWM_ConfigChannel>
 80012be:	b108      	cbz	r0, 80012c4 <main+0x34c>
 80012c0:	b672      	cpsid	i
  while (1)
 80012c2:	e7fe      	b.n	80012c2 <main+0x34a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012c4:	2204      	movs	r2, #4
 80012c6:	a912      	add	r1, sp, #72	; 0x48
 80012c8:	4628      	mov	r0, r5
 80012ca:	f005 fbf9 	bl	8006ac0 <HAL_TIM_PWM_ConfigChannel>
 80012ce:	b108      	cbz	r0, 80012d4 <main+0x35c>
 80012d0:	b672      	cpsid	i
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <main+0x35a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012d4:	2208      	movs	r2, #8
 80012d6:	a912      	add	r1, sp, #72	; 0x48
 80012d8:	4628      	mov	r0, r5
 80012da:	f005 fbf1 	bl	8006ac0 <HAL_TIM_PWM_ConfigChannel>
 80012de:	b108      	cbz	r0, 80012e4 <main+0x36c>
 80012e0:	b672      	cpsid	i
  while (1)
 80012e2:	e7fe      	b.n	80012e2 <main+0x36a>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80012e4:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012e6:	220c      	movs	r2, #12
 80012e8:	a912      	add	r1, sp, #72	; 0x48
 80012ea:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80012ec:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012ee:	f005 fbe7 	bl	8006ac0 <HAL_TIM_PWM_ConfigChannel>
 80012f2:	b108      	cbz	r0, 80012f8 <main+0x380>
 80012f4:	b672      	cpsid	i
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <main+0x37e>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80012f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001300:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8001304:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800130e:	9026      	str	r0, [sp, #152]	; 0x98
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001310:	2200      	movs	r2, #0
 8001312:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001316:	a91a      	add	r1, sp, #104	; 0x68
 8001318:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800131a:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
 800131e:	e9cd 6720 	strd	r6, r7, [sp, #128]	; 0x80
 8001322:	e9cd 6724 	strd	r6, r7, [sp, #144]	; 0x90
 8001326:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800132a:	f005 fd0b 	bl	8006d44 <HAL_TIMEx_ConfigBreakDeadTime>
 800132e:	4604      	mov	r4, r0
 8001330:	b108      	cbz	r0, 8001336 <main+0x3be>
 8001332:	b672      	cpsid	i
  while (1)
 8001334:	e7fe      	b.n	8001334 <main+0x3bc>
  HAL_TIM_MspPostInit(&htim1);
 8001336:	4628      	mov	r0, r5
 8001338:	f002 f834 	bl	80033a4 <HAL_TIM_MspPostInit>
  htim4.Instance = TIM4;
 800133c:	484a      	ldr	r0, [pc, #296]	; (8001468 <main+0x4f0>)
 800133e:	4a4b      	ldr	r2, [pc, #300]	; (800146c <main+0x4f4>)
 8001340:	6002      	str	r2, [r0, #0]
  htim4.Init.Period = M1_PULSE_NBR;
 8001342:	f641 33ff 	movw	r3, #7167	; 0x1bff
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001346:	2203      	movs	r2, #3
  htim4.Init.Period = M1_PULSE_NBR;
 8001348:	60c3      	str	r3, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800134a:	2300      	movs	r3, #0
 800134c:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8001350:	2201      	movs	r2, #1
 8001352:	2300      	movs	r3, #0
 8001354:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8001358:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135c:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	e9c0 4401 	strd	r4, r4, [r0, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	9412      	str	r4, [sp, #72]	; 0x48
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001366:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001368:	6184      	str	r4, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800136a:	220c      	movs	r2, #12
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 800136c:	240c      	movs	r4, #12
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800136e:	2300      	movs	r3, #0
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001370:	a91a      	add	r1, sp, #104	; 0x68
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001372:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 8001376:	9422      	str	r4, [sp, #136]	; 0x88
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001378:	f005 fa2e 	bl	80067d8 <HAL_TIM_Encoder_Init>
 800137c:	b108      	cbz	r0, 8001382 <main+0x40a>
 800137e:	b672      	cpsid	i
  while (1)
 8001380:	e7fe      	b.n	8001380 <main+0x408>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001382:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001384:	4838      	ldr	r0, [pc, #224]	; (8001468 <main+0x4f0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001386:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001388:	a912      	add	r1, sp, #72	; 0x48
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138a:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800138c:	f005 fc92 	bl	8006cb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001390:	b108      	cbz	r0, 8001396 <main+0x41e>
 8001392:	b672      	cpsid	i
  while (1)
 8001394:	e7fe      	b.n	8001394 <main+0x41c>
  huart2.Instance = USART2;
 8001396:	4c36      	ldr	r4, [pc, #216]	; (8001470 <main+0x4f8>)
 8001398:	4936      	ldr	r1, [pc, #216]	; (8001474 <main+0x4fc>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139a:	60a0      	str	r0, [r4, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139c:	e9c4 0003 	strd	r0, r0, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a0:	e9c4 0006 	strd	r0, r0, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013a4:	e9c4 0008 	strd	r0, r0, [r4, #32]
  huart2.Init.BaudRate = 115200;
 80013a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ac:	62a0      	str	r0, [r4, #40]	; 0x28
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ae:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b0:	4620      	mov	r0, r4
  huart2.Instance = USART2;
 80013b2:	6021      	str	r1, [r4, #0]
  huart2.Init.BaudRate = 115200;
 80013b4:	6062      	str	r2, [r4, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013b6:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b8:	f005 fdce 	bl	8006f58 <HAL_UART_Init>
 80013bc:	4601      	mov	r1, r0
 80013be:	b108      	cbz	r0, 80013c4 <main+0x44c>
 80013c0:	b672      	cpsid	i
  while (1)
 80013c2:	e7fe      	b.n	80013c2 <main+0x44a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c4:	4620      	mov	r0, r4
 80013c6:	f005 ff9d 	bl	8007304 <HAL_UARTEx_SetTxFifoThreshold>
 80013ca:	4601      	mov	r1, r0
 80013cc:	b108      	cbz	r0, 80013d2 <main+0x45a>
 80013ce:	b672      	cpsid	i
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <main+0x458>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d2:	4620      	mov	r0, r4
 80013d4:	f005 ffd4 	bl	8007380 <HAL_UARTEx_SetRxFifoThreshold>
 80013d8:	b108      	cbz	r0, 80013de <main+0x466>
 80013da:	b672      	cpsid	i
  while (1)
 80013dc:	e7fe      	b.n	80013dc <main+0x464>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013de:	4620      	mov	r0, r4
 80013e0:	f005 ff72 	bl	80072c8 <HAL_UARTEx_DisableFifoMode>
 80013e4:	4604      	mov	r4, r0
 80013e6:	b108      	cbz	r0, 80013ec <main+0x474>
 80013e8:	b672      	cpsid	i
  while (1)
 80013ea:	e7fe      	b.n	80013ea <main+0x472>
  MX_MotorControl_Init();
 80013ec:	f001 fc1a 	bl	8002c24 <MX_MotorControl_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013f0:	4b21      	ldr	r3, [pc, #132]	; (8001478 <main+0x500>)
 80013f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013f4:	f042 0204 	orr.w	r2, r2, #4
 80013f8:	649a      	str	r2, [r3, #72]	; 0x48
 80013fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013fc:	f002 0204 	and.w	r2, r2, #4
 8001400:	9212      	str	r2, [sp, #72]	; 0x48
 8001402:	9a12      	ldr	r2, [sp, #72]	; 0x48
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001404:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001406:	f042 0201 	orr.w	r2, r2, #1
 800140a:	649a      	str	r2, [r3, #72]	; 0x48
 800140c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140e:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001412:	4622      	mov	r2, r4
 8001414:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001416:	931a      	str	r3, [sp, #104]	; 0x68
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001418:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800141c:	f003 fc50 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001420:	200b      	movs	r0, #11
 8001422:	f003 fc85 	bl	8004d30 <HAL_NVIC_EnableIRQ>
  hspi2.Instance = SPI2;
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <main+0x504>)
 8001428:	4915      	ldr	r1, [pc, #84]	; (8001480 <main+0x508>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800142a:	609c      	str	r4, [r3, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800142c:	e9c3 4404 	strd	r4, r4, [r3, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001430:	e9c3 4408 	strd	r4, r4, [r3, #32]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001434:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001438:	f44f 6070 	mov.w	r0, #3840	; 0xf00
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800143c:	629c      	str	r4, [r3, #40]	; 0x28
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800143e:	631c      	str	r4, [r3, #48]	; 0x30
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001440:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi2.Instance = SPI2;
 8001444:	6019      	str	r1, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001446:	605a      	str	r2, [r3, #4]
  hspi2.Init.CRCPolynomial = 7;
 8001448:	2107      	movs	r1, #7
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800144a:	2208      	movs	r2, #8
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800144c:	60d8      	str	r0, [r3, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800144e:	619c      	str	r4, [r3, #24]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001450:	4618      	mov	r0, r3
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001452:	2418      	movs	r4, #24
  hspi2.Init.CRCPolynomial = 7;
 8001454:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001456:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001458:	61dc      	str	r4, [r3, #28]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800145a:	f004 fd3b 	bl	8005ed4 <HAL_SPI_Init>
 800145e:	4680      	mov	r8, r0
 8001460:	b180      	cbz	r0, 8001484 <main+0x50c>
 8001462:	b672      	cpsid	i
  while (1)
 8001464:	e7fe      	b.n	8001464 <main+0x4ec>
 8001466:	bf00      	nop
 8001468:	200006d0 	.word	0x200006d0
 800146c:	40000800 	.word	0x40000800
 8001470:	200008d0 	.word	0x200008d0
 8001474:	40004400 	.word	0x40004400
 8001478:	40021000 	.word	0x40021000
 800147c:	2000066c 	.word	0x2000066c
 8001480:	40003800 	.word	0x40003800
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001484:	2201      	movs	r2, #1
 8001486:	2104      	movs	r1, #4
 8001488:	4620      	mov	r0, r4
 800148a:	f003 fc19 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800148e:	4620      	mov	r0, r4
 8001490:	f003 fc4e 	bl	8004d30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001494:	4642      	mov	r2, r8
 8001496:	4641      	mov	r1, r8
 8001498:	2019      	movs	r0, #25
 800149a:	f003 fc11 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800149e:	2019      	movs	r0, #25
 80014a0:	f003 fc46 	bl	8004d30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80014a4:	4642      	mov	r2, r8
 80014a6:	2102      	movs	r1, #2
 80014a8:	2012      	movs	r0, #18
 80014aa:	f003 fc09 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80014ae:	2012      	movs	r0, #18
 80014b0:	f003 fc3e 	bl	8004d30 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 80014b4:	4642      	mov	r2, r8
 80014b6:	2103      	movs	r1, #3
 80014b8:	201e      	movs	r0, #30
 80014ba:	f003 fc01 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80014be:	201e      	movs	r0, #30
 80014c0:	f003 fc36 	bl	8004d30 <HAL_NVIC_EnableIRQ>
		g_current_encoder_position_in_rad = M_TWOPI * (float) g_current_encoder_position / ENCODER_M1.PulseNumber;
 80014c4:	ed9f 8b72 	vldr	d8, [pc, #456]	; 8001690 <main+0x718>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2103      	movs	r1, #3
 80014cc:	2026      	movs	r0, #38	; 0x26
 80014ce:	f003 fbf7 	bl	8004cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014d2:	f8df a20c 	ldr.w	sl, [pc, #524]	; 80016e0 <main+0x768>
 80014d6:	f8df b20c 	ldr.w	fp, [pc, #524]	; 80016e4 <main+0x76c>
 80014da:	4c73      	ldr	r4, [pc, #460]	; (80016a8 <main+0x730>)
 80014dc:	4e73      	ldr	r6, [pc, #460]	; (80016ac <main+0x734>)
 80014de:	4f74      	ldr	r7, [pc, #464]	; (80016b0 <main+0x738>)
	HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 80014e0:	4d74      	ldr	r5, [pc, #464]	; (80016b4 <main+0x73c>)
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014e2:	2026      	movs	r0, #38	; 0x26
 80014e4:	f003 fc24 	bl	8004d30 <HAL_NVIC_EnableIRQ>
 80014e8:	f8cd a00c 	str.w	sl, [sp, #12]
		g_current_torque 		= MC_GetPhaseCurrentAmplitudeMotor1();
 80014ec:	f000 f9c2 	bl	8001874 <MC_GetPhaseCurrentAmplitudeMotor1>
 80014f0:	4b71      	ldr	r3, [pc, #452]	; (80016b8 <main+0x740>)
 80014f2:	8018      	strh	r0, [r3, #0]
		g_stm_state_motor 		= MC_GetSTMStateMotor1();
 80014f4:	f000 f9d0 	bl	8001898 <MC_GetSTMStateMotor1>
 80014f8:	4b70      	ldr	r3, [pc, #448]	; (80016bc <main+0x744>)
 80014fa:	7018      	strb	r0, [r3, #0]
		g_mc_current_faults_motor 	= MC_GetCurrentFaultsMotor1();
 80014fc:	f000 f9c6 	bl	800188c <MC_GetCurrentFaultsMotor1>
 8001500:	4b6f      	ldr	r3, [pc, #444]	; (80016c0 <main+0x748>)
 8001502:	8018      	strh	r0, [r3, #0]
		g_mc_occured_faults_motor 	= MC_GetOccurredFaultsMotor1();
 8001504:	f000 f9bc 	bl	8001880 <MC_GetOccurredFaultsMotor1>
		MC_ProgramSpeedRampMotor1(g_goal, 0);
 8001508:	4a6e      	ldr	r2, [pc, #440]	; (80016c4 <main+0x74c>)
		g_mc_occured_faults_motor 	= MC_GetOccurredFaultsMotor1();
 800150a:	4603      	mov	r3, r0
		MC_ProgramSpeedRampMotor1(g_goal, 0);
 800150c:	f9b2 0000 	ldrsh.w	r0, [r2]
		g_mc_occured_faults_motor 	= MC_GetOccurredFaultsMotor1();
 8001510:	4a6d      	ldr	r2, [pc, #436]	; (80016c8 <main+0x750>)
		MC_ProgramSpeedRampMotor1(g_goal, 0);
 8001512:	2100      	movs	r1, #0
		g_mc_occured_faults_motor 	= MC_GetOccurredFaultsMotor1();
 8001514:	8013      	strh	r3, [r2, #0]
		MC_ProgramSpeedRampMotor1(g_goal, 0);
 8001516:	f000 f9a5 	bl	8001864 <MC_ProgramSpeedRampMotor1>
		MC_StartMotor1();
 800151a:	f000 f99d 	bl	8001858 <MC_StartMotor1>
		if (g_previous_mechanical_position > ENCODER_M1.PulseNumber - 2000 && g_current_mechanical_position  < 2000)
 800151e:	9b03      	ldr	r3, [sp, #12]
		g_previous_mechanical_position = g_current_mechanical_position; // store old position
 8001520:	f8db 2000 	ldr.w	r2, [fp]
		if (g_previous_mechanical_position > ENCODER_M1.PulseNumber - 2000 && g_current_mechanical_position  < 2000)
 8001524:	f8b3 906e 	ldrh.w	r9, [r3, #110]	; 0x6e
		g_previous_mechanical_position = g_current_mechanical_position; // store old position
 8001528:	4968      	ldr	r1, [pc, #416]	; (80016cc <main+0x754>)
		g_current_mechanical_position = ENCODER_M1.PreviousCapture; // 0 ... 14336 - 1 mechanical motor rotation
 800152a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
		g_previous_mechanical_position = g_current_mechanical_position; // store old position
 800152e:	600a      	str	r2, [r1, #0]
		if (g_previous_mechanical_position > ENCODER_M1.PulseNumber - 2000 && g_current_mechanical_position  < 2000)
 8001530:	f2a9 70cf 	subw	r0, r9, #1999	; 0x7cf
 8001534:	4282      	cmp	r2, r0
		g_current_mechanical_position = ENCODER_M1.PreviousCapture; // 0 ... 14336 - 1 mechanical motor rotation
 8001536:	f8cb 3000 	str.w	r3, [fp]
		if (g_previous_mechanical_position > ENCODER_M1.PulseNumber - 2000 && g_current_mechanical_position  < 2000)
 800153a:	db05      	blt.n	8001548 <main+0x5d0>
 800153c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001540:	da02      	bge.n	8001548 <main+0x5d0>
			g_current_mechanical_rotation++;
 8001542:	6821      	ldr	r1, [r4, #0]
 8001544:	3101      	adds	r1, #1
 8001546:	6021      	str	r1, [r4, #0]
		if (g_current_mechanical_position  > ENCODER_M1.PulseNumber - 2000 && g_previous_mechanical_position < 2000)
 8001548:	4283      	cmp	r3, r0
 800154a:	db05      	blt.n	8001558 <main+0x5e0>
 800154c:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 8001550:	da02      	bge.n	8001558 <main+0x5e0>
			g_current_mechanical_rotation--;
 8001552:	6822      	ldr	r2, [r4, #0]
 8001554:	3a01      	subs	r2, #1
 8001556:	6022      	str	r2, [r4, #0]
		g_current_encoder_position = g_current_mechanical_rotation * ENCODER_M1.PulseNumber + g_current_mechanical_position;
 8001558:	6820      	ldr	r0, [r4, #0]
 800155a:	fb00 3009 	mla	r0, r0, r9, r3
		g_current_encoder_position_in_rad = M_TWOPI * (float) g_current_encoder_position / ENCODER_M1.PulseNumber;
 800155e:	ee07 0a90 	vmov	s15, r0
		g_current_encoder_position = g_current_mechanical_rotation * ENCODER_M1.PulseNumber + g_current_mechanical_position;
 8001562:	4b5b      	ldr	r3, [pc, #364]	; (80016d0 <main+0x758>)
		g_current_encoder_position_in_rad = M_TWOPI * (float) g_current_encoder_position / ENCODER_M1.PulseNumber;
 8001564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		g_current_encoder_position = g_current_mechanical_rotation * ENCODER_M1.PulseNumber + g_current_mechanical_position;
 8001568:	6018      	str	r0, [r3, #0]
		g_current_encoder_position_in_rad = M_TWOPI * (float) g_current_encoder_position / ENCODER_M1.PulseNumber;
 800156a:	ee17 0a90 	vmov	r0, s15
 800156e:	f7fe ffb7 	bl	80004e0 <__aeabi_f2d>
 8001572:	ec53 2b18 	vmov	r2, r3, d8
 8001576:	f7ff f80b 	bl	8000590 <__aeabi_dmul>
 800157a:	4602      	mov	r2, r0
 800157c:	4648      	mov	r0, r9
 800157e:	468a      	mov	sl, r1
 8001580:	4691      	mov	r9, r2
 8001582:	f7fe ff9b 	bl	80004bc <__aeabi_i2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4648      	mov	r0, r9
 800158c:	4651      	mov	r1, sl
 800158e:	f7ff f929 	bl	80007e4 <__aeabi_ddiv>
 8001592:	f7ff faad 	bl	8000af0 <__aeabi_d2f>
 8001596:	4b4f      	ldr	r3, [pc, #316]	; (80016d4 <main+0x75c>)
 8001598:	6018      	str	r0, [r3, #0]
		g_current_joint_position_in_rad = fmod(g_current_encoder_position_in_rad / 121.0, M_TWOPI) - M_PI;
 800159a:	f7fe ffa1 	bl	80004e0 <__aeabi_f2d>
 800159e:	a33e      	add	r3, pc, #248	; (adr r3, 8001698 <main+0x720>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7fe fff4 	bl	8000590 <__aeabi_dmul>
 80015a8:	eeb0 1a48 	vmov.f32	s2, s16
 80015ac:	eef0 1a68 	vmov.f32	s3, s17
 80015b0:	ec41 0b10 	vmov	d0, r0, r1
 80015b4:	f007 fe1c 	bl	80091f0 <fmod>
 80015b8:	a339      	add	r3, pc, #228	; (adr r3, 80016a0 <main+0x728>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	ec51 0b10 	vmov	r0, r1, d0
 80015c2:	f7fe fe2d 	bl	8000220 <__aeabi_dsub>
 80015c6:	f7ff fa93 	bl	8000af0 <__aeabi_d2f>
 80015ca:	4a43      	ldr	r2, [pc, #268]	; (80016d8 <main+0x760>)
	uint16_t angle_value    = 0;
 80015cc:	f8ad 8020 	strh.w	r8, [sp, #32]
	uint16_t send_data      = 0b010 << 13 | (reg_number & (0b00011111)) << 8 ;
 80015d0:	f44f 43b6 	mov.w	r3, #23296	; 0x5b00
		g_current_joint_position_in_rad = fmod(g_current_encoder_position_in_rad / 121.0, M_TWOPI) - M_PI;
 80015d4:	6010      	str	r0, [r2, #0]
	uint16_t register_value = 0;
 80015d6:	f8ad 8030 	strh.w	r8, [sp, #48]	; 0x30
	uint16_t send_data      = 0b010 << 13 | (reg_number & (0b00011111)) << 8 ;
 80015da:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint16_t register_value = 0;
 80015de:	2218      	movs	r2, #24
	for (uint16_t i = 0; i < 24; i++) NOP;  // wait about 150ns
 80015e0:	bf00      	nop
 80015e2:	3a01      	subs	r2, #1
 80015e4:	b292      	uxth	r2, r2
 80015e6:	2a00      	cmp	r2, #0
 80015e8:	d1fa      	bne.n	80015e0 <main+0x668>
	HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 80015ea:	2104      	movs	r1, #4
 80015ec:	4628      	mov	r0, r5
 80015ee:	f003 fde7 	bl	80051c0 <HAL_GPIO_WritePin>
 80015f2:	2382      	movs	r3, #130	; 0x82
	for (uint16_t i = 0; i < 130; i++) NOP;  // wait about 80ns
 80015f4:	bf00      	nop
 80015f6:	3b01      	subs	r3, #1
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1fa      	bne.n	80015f4 <main+0x67c>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t * ) &send_data, (uint8_t * ) &angle_value, 1, 1);
 80015fe:	2301      	movs	r3, #1
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	aa08      	add	r2, sp, #32
 8001604:	f10d 0112 	add.w	r1, sp, #18
 8001608:	4834      	ldr	r0, [pc, #208]	; (80016dc <main+0x764>)
 800160a:	f004 fce9 	bl	8005fe0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_SET);
 800160e:	2301      	movs	r3, #1
 8001610:	461a      	mov	r2, r3
 8001612:	2104      	movs	r1, #4
 8001614:	4628      	mov	r0, r5
 8001616:	f003 fdd3 	bl	80051c0 <HAL_GPIO_WritePin>
 800161a:	2278      	movs	r2, #120	; 0x78
	for (uint16_t i = 0; i < 120; i++) NOP;  // wait about 750ns
 800161c:	bf00      	nop
 800161e:	3a01      	subs	r2, #1
 8001620:	b292      	uxth	r2, r2
 8001622:	2a00      	cmp	r2, #0
 8001624:	d1fa      	bne.n	800161c <main+0x6a4>
	HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_RESET);
 8001626:	2104      	movs	r1, #4
 8001628:	4628      	mov	r0, r5
 800162a:	f003 fdc9 	bl	80051c0 <HAL_GPIO_WritePin>
 800162e:	f04f 0c0d 	mov.w	ip, #13
	for (uint16_t i = 0; i < 13; i++) NOP;  // wait about 80ns
 8001632:	bf00      	nop
 8001634:	f10c 3cff 	add.w	ip, ip, #4294967295
 8001638:	fa1f fc8c 	uxth.w	ip, ip
 800163c:	f1bc 0f00 	cmp.w	ip, #0
 8001640:	d1f7      	bne.n	8001632 <main+0x6ba>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t * ) &send_data, (uint8_t * ) &register_value, 1, 1);
 8001642:	2301      	movs	r3, #1
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	aa0c      	add	r2, sp, #48	; 0x30
 8001648:	f10d 0112 	add.w	r1, sp, #18
 800164c:	4823      	ldr	r0, [pc, #140]	; (80016dc <main+0x764>)
	send_data      = 0x0000;
 800164e:	f8ad c012 	strh.w	ip, [sp, #18]
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t * ) &send_data, (uint8_t * ) &register_value, 1, 1);
 8001652:	f004 fcc5 	bl	8005fe0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(MA730_CS_GPIO_Port, MA730_CS_Pin, GPIO_PIN_SET);
 8001656:	2301      	movs	r3, #1
 8001658:	461a      	mov	r2, r3
 800165a:	2104      	movs	r1, #4
 800165c:	4628      	mov	r0, r5
 800165e:	f003 fdaf 	bl	80051c0 <HAL_GPIO_WritePin>
 8001662:	2378      	movs	r3, #120	; 0x78
	for (uint16_t i = 0; i < 120; i++) NOP;  // wait about 750ns
 8001664:	bf00      	nop
 8001666:	3b01      	subs	r3, #1
 8001668:	b29b      	uxth	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1fa      	bne.n	8001664 <main+0x6ec>
	g_ma730.angle = (angle_value >> 2) & 0b0011111111111111;
 800166e:	f8bd 1020 	ldrh.w	r1, [sp, #32]
	register_value = register_value >> 8;
 8001672:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
		g_counter++;
 8001676:	683a      	ldr	r2, [r7, #0]
	g_ma730.angle = (angle_value >> 2) & 0b0011111111111111;
 8001678:	0889      	lsrs	r1, r1, #2
 800167a:	8031      	strh	r1, [r6, #0]
		g_counter++;
 800167c:	3201      	adds	r2, #1
			g_ma730.mgl = ((uint8_t) register_value & 0b01000000) >> 6;
 800167e:	f3c3 3180 	ubfx	r1, r3, #14, #1
			g_ma730.mgh = ((uint8_t) register_value & 0b10000000) >> 7;
 8001682:	0bdb      	lsrs	r3, r3, #15
			g_ma730.mgl = ((uint8_t) register_value & 0b01000000) >> 6;
 8001684:	73b1      	strb	r1, [r6, #14]
		g_counter++;
 8001686:	603a      	str	r2, [r7, #0]
			g_ma730.mgh = ((uint8_t) register_value & 0b10000000) >> 7;
 8001688:	7373      	strb	r3, [r6, #13]
		g_current_torque 		= MC_GetPhaseCurrentAmplitudeMotor1();
 800168a:	e72f      	b.n	80014ec <main+0x574>
 800168c:	f3af 8000 	nop.w
 8001690:	54442d18 	.word	0x54442d18
 8001694:	401921fb 	.word	0x401921fb
 8001698:	6be69c90 	.word	0x6be69c90
 800169c:	3f80ecf5 	.word	0x3f80ecf5
 80016a0:	54442d18 	.word	0x54442d18
 80016a4:	400921fb 	.word	0x400921fb
 80016a8:	2000061c 	.word	0x2000061c
 80016ac:	20000624 	.word	0x20000624
 80016b0:	20000608 	.word	0x20000608
 80016b4:	48000400 	.word	0x48000400
 80016b8:	20000620 	.word	0x20000620
 80016bc:	20000858 	.word	0x20000858
 80016c0:	200007e8 	.word	0x200007e8
 80016c4:	20000622 	.word	0x20000622
 80016c8:	20000960 	.word	0x20000960
 80016cc:	20000634 	.word	0x20000634
 80016d0:	2000060c 	.word	0x2000060c
 80016d4:	20000610 	.word	0x20000610
 80016d8:	20000614 	.word	0x20000614
 80016dc:	2000066c 	.word	0x2000066c
 80016e0:	200000b4 	.word	0x200000b4
 80016e4:	20000618 	.word	0x20000618

080016e8 <R3_2_GetPhaseCurrents>:
{
 80016e8:	b4f0      	push	{r4, r5, r6, r7}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80016ea:	6f43      	ldr	r3, [r0, #116]	; 0x74
  Sector = ( uint8_t )pHandle->_Super.Sector;
 80016ec:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80016f0:	689d      	ldr	r5, [r3, #8]
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80016f2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80016f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80016f8:	6e5e      	ldr	r6, [r3, #100]	; 0x64
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80016fa:	6812      	ldr	r2, [r2, #0]
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80016fc:	6836      	ldr	r6, [r6, #0]
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80016fe:	686b      	ldr	r3, [r5, #4]
 8001700:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001708:	606b      	str	r3, [r5, #4]
  switch ( Sector )
 800170a:	2c05      	cmp	r4, #5
 800170c:	f200 8098 	bhi.w	8001840 <R3_2_GetPhaseCurrents+0x158>
 8001710:	e8df f004 	tbb	[pc, r4]
 8001714:	031e1e38 	.word	0x031e1e38
 8001718:	3803      	.short	0x3803
		Aux = (int32_t) (ADCDataReg1) - (int32_t) (pHandle->PhaseAOffset);
 800171a:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
      if ( Aux < -INT16_MAX )
 800171c:	4b4c      	ldr	r3, [pc, #304]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
		Aux = (int32_t) (ADCDataReg1) - (int32_t) (pHandle->PhaseAOffset);
 800171e:	1b14      	subs	r4, r2, r4
      if ( Aux < -INT16_MAX )
 8001720:	429c      	cmp	r4, r3
 8001722:	da54      	bge.n	80017ce <R3_2_GetPhaseCurrents+0xe6>
        Iab->a = INT16_MAX;
 8001724:	800b      	strh	r3, [r1, #0]
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseBOffset );
 8001726:	6e02      	ldr	r2, [r0, #96]	; 0x60
      if ( Aux < -INT16_MAX )
 8001728:	4d49      	ldr	r5, [pc, #292]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseBOffset );
 800172a:	1ab2      	subs	r2, r6, r2
      if ( Aux < -INT16_MAX )
 800172c:	42aa      	cmp	r2, r5
 800172e:	da54      	bge.n	80017da <R3_2_GetPhaseCurrents+0xf2>
        Iab->b = -INT16_MAX;
 8001730:	f9b1 7000 	ldrsh.w	r7, [r1]
 8001734:	804d      	strh	r5, [r1, #2]
 8001736:	b2bb      	uxth	r3, r7
 8001738:	f248 0201 	movw	r2, #32769	; 0x8001
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800173c:	4413      	add	r3, r2
 800173e:	425b      	negs	r3, r3
  pHandle->_Super.Ia = Iab->a;
 8001740:	f8a0 7048 	strh.w	r7, [r0, #72]	; 0x48
  pHandle->_Super.Ib = Iab->b;
 8001744:	f8a0 504a 	strh.w	r5, [r0, #74]	; 0x4a
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8001748:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
}
 800174c:	bcf0      	pop	{r4, r5, r6, r7}
 800174e:	4770      	bx	lr
    	Aux = ( int32_t )( ADCDataReg1 ) - ( int32_t )( pHandle->PhaseAOffset );
 8001750:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
      if ( Aux < -INT16_MAX )
 8001752:	4b3f      	ldr	r3, [pc, #252]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
    	Aux = ( int32_t )( ADCDataReg1 ) - ( int32_t )( pHandle->PhaseAOffset );
 8001754:	1b14      	subs	r4, r2, r4
      if ( Aux < -INT16_MAX )
 8001756:	429c      	cmp	r4, r3
 8001758:	db33      	blt.n	80017c2 <R3_2_GetPhaseCurrents+0xda>
      else  if ( Aux > INT16_MAX )
 800175a:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800175e:	db67      	blt.n	8001830 <R3_2_GetPhaseCurrents+0x148>
        Iab->a = INT16_MAX;
 8001760:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001764:	4613      	mov	r3, r2
 8001766:	800a      	strh	r2, [r1, #0]
 8001768:	4614      	mov	r4, r2
 800176a:	4617      	mov	r7, r2
      Aux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( ADCDataReg2 ); /* -Ic */
 800176c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800176e:	1b92      	subs	r2, r2, r6
      Aux -= ( int32_t )Iab->a;             /* Ib */
 8001770:	1b14      	subs	r4, r2, r4
      if ( Aux > INT16_MAX )
 8001772:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001776:	db43      	blt.n	8001800 <R3_2_GetPhaseCurrents+0x118>
        Iab->b = INT16_MAX;
 8001778:	f647 74ff 	movw	r4, #32767	; 0x7fff
 800177c:	4622      	mov	r2, r4
 800177e:	804c      	strh	r4, [r1, #2]
 8001780:	4625      	mov	r5, r4
 8001782:	e7db      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
    	Aux = ( int32_t )( ADCDataReg1 ) - ( int32_t )( pHandle->PhaseBOffset );
 8001784:	6e03      	ldr	r3, [r0, #96]	; 0x60
      if ( Aux < -INT16_MAX )
 8001786:	4d32      	ldr	r5, [pc, #200]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
    	Aux = ( int32_t )( ADCDataReg1 ) - ( int32_t )( pHandle->PhaseBOffset );
 8001788:	1ad4      	subs	r4, r2, r3
      if ( Aux < -INT16_MAX )
 800178a:	42ac      	cmp	r4, r5
 800178c:	db14      	blt.n	80017b8 <R3_2_GetPhaseCurrents+0xd0>
      else  if ( Aux > INT16_MAX )
 800178e:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001792:	db42      	blt.n	800181a <R3_2_GetPhaseCurrents+0x132>
        Iab->b = INT16_MAX;
 8001794:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001798:	461a      	mov	r2, r3
 800179a:	804b      	strh	r3, [r1, #2]
 800179c:	461c      	mov	r4, r3
 800179e:	461d      	mov	r5, r3
      Aux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( ADCDataReg2 ); /* Ic reversed */
 80017a0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80017a2:	1b9b      	subs	r3, r3, r6
      Aux -= ( int32_t )Iab->b;             /* Ia  */
 80017a4:	1b1c      	subs	r4, r3, r4
      if ( Aux > INT16_MAX )
 80017a6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80017aa:	db22      	blt.n	80017f2 <R3_2_GetPhaseCurrents+0x10a>
        Iab->a = INT16_MAX;
 80017ac:	f647 74ff 	movw	r4, #32767	; 0x7fff
 80017b0:	4623      	mov	r3, r4
 80017b2:	800c      	strh	r4, [r1, #0]
 80017b4:	4627      	mov	r7, r4
 80017b6:	e7c1      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
        Iab->b = -INT16_MAX;
 80017b8:	462c      	mov	r4, r5
 80017ba:	804d      	strh	r5, [r1, #2]
 80017bc:	f248 0201 	movw	r2, #32769	; 0x8001
 80017c0:	e7ee      	b.n	80017a0 <R3_2_GetPhaseCurrents+0xb8>
        Iab->a = -INT16_MAX;
 80017c2:	461c      	mov	r4, r3
 80017c4:	800b      	strh	r3, [r1, #0]
 80017c6:	461f      	mov	r7, r3
 80017c8:	f248 0301 	movw	r3, #32769	; 0x8001
 80017cc:	e7ce      	b.n	800176c <R3_2_GetPhaseCurrents+0x84>
      else  if ( Aux > INT16_MAX )
 80017ce:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80017d2:	db1c      	blt.n	800180e <R3_2_GetPhaseCurrents+0x126>
        Iab->a = INT16_MAX;
 80017d4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80017d8:	e7a4      	b.n	8001724 <R3_2_GetPhaseCurrents+0x3c>
      else  if ( Aux > INT16_MAX )
 80017da:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80017de:	db20      	blt.n	8001822 <R3_2_GetPhaseCurrents+0x13a>
        Iab->b = INT16_MAX;
 80017e0:	f9b1 7000 	ldrsh.w	r7, [r1]
 80017e4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80017e8:	804b      	strh	r3, [r1, #2]
 80017ea:	461a      	mov	r2, r3
 80017ec:	461d      	mov	r5, r3
 80017ee:	b2bb      	uxth	r3, r7
 80017f0:	e7a4      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
      else  if ( Aux < -INT16_MAX )
 80017f2:	4f17      	ldr	r7, [pc, #92]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
 80017f4:	42bc      	cmp	r4, r7
 80017f6:	da1f      	bge.n	8001838 <R3_2_GetPhaseCurrents+0x150>
        Iab->a = -INT16_MAX;
 80017f8:	800f      	strh	r7, [r1, #0]
 80017fa:	f248 0301 	movw	r3, #32769	; 0x8001
 80017fe:	e79d      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
      else  if ( Aux < -INT16_MAX )
 8001800:	4d13      	ldr	r5, [pc, #76]	; (8001850 <R3_2_GetPhaseCurrents+0x168>)
 8001802:	42ac      	cmp	r4, r5
 8001804:	da05      	bge.n	8001812 <R3_2_GetPhaseCurrents+0x12a>
        Iab->b = -INT16_MAX;
 8001806:	804d      	strh	r5, [r1, #2]
 8001808:	f248 0201 	movw	r2, #32769	; 0x8001
 800180c:	e796      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
        Iab->a = ( int16_t )Aux;
 800180e:	800c      	strh	r4, [r1, #0]
 8001810:	e789      	b.n	8001726 <R3_2_GetPhaseCurrents+0x3e>
        Iab->b = ( int16_t )Aux;
 8001812:	b225      	sxth	r5, r4
 8001814:	804d      	strh	r5, [r1, #2]
 8001816:	b2a2      	uxth	r2, r4
 8001818:	e790      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
        Iab->b = ( int16_t )Aux;
 800181a:	b225      	sxth	r5, r4
 800181c:	804d      	strh	r5, [r1, #2]
 800181e:	b2a2      	uxth	r2, r4
 8001820:	e7be      	b.n	80017a0 <R3_2_GetPhaseCurrents+0xb8>
        Iab->b = ( int16_t )Aux;
 8001822:	f9b1 7000 	ldrsh.w	r7, [r1]
 8001826:	b215      	sxth	r5, r2
 8001828:	b2bb      	uxth	r3, r7
 800182a:	804d      	strh	r5, [r1, #2]
 800182c:	b292      	uxth	r2, r2
 800182e:	e785      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
        Iab->a = ( int16_t )Aux;
 8001830:	b227      	sxth	r7, r4
 8001832:	800f      	strh	r7, [r1, #0]
 8001834:	b2a3      	uxth	r3, r4
 8001836:	e799      	b.n	800176c <R3_2_GetPhaseCurrents+0x84>
        Iab->a = ( int16_t )Aux;
 8001838:	b227      	sxth	r7, r4
 800183a:	800f      	strh	r7, [r1, #0]
 800183c:	b2a3      	uxth	r3, r4
 800183e:	e77d      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
 8001840:	f9b1 7000 	ldrsh.w	r7, [r1]
 8001844:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
 8001848:	880b      	ldrh	r3, [r1, #0]
 800184a:	884a      	ldrh	r2, [r1, #2]
 800184c:	e776      	b.n	800173c <R3_2_GetPhaseCurrents+0x54>
 800184e:	bf00      	nop
 8001850:	ffff8001 	.word	0xffff8001

08001854 <Error_Handler>:
 8001854:	b672      	cpsid	i
  while (1)
 8001856:	e7fe      	b.n	8001856 <Error_Handler+0x2>

08001858 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001858:	4b01      	ldr	r3, [pc, #4]	; (8001860 <MC_StartMotor1+0x8>)
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f000 b850 	b.w	8001900 <MCI_StartMotor>
 8001860:	20000a48 	.word	0x20000a48

08001864 <MC_ProgramSpeedRampMotor1>:
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1( int16_t hFinalSpeed, uint16_t hDurationms )
{
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 8001864:	4b02      	ldr	r3, [pc, #8]	; (8001870 <MC_ProgramSpeedRampMotor1+0xc>)
{
 8001866:	460a      	mov	r2, r1
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 8001868:	4601      	mov	r1, r0
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	f000 b828 	b.w	80018c0 <MCI_ExecSpeedRamp>
 8001870:	20000a48 	.word	0x20000a48

08001874 <MC_GetPhaseCurrentAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseCurrentAmplitudeMotor1(void)
{
	return MCI_GetPhaseCurrentAmplitude( pMCI[M1] );
 8001874:	4b01      	ldr	r3, [pc, #4]	; (800187c <MC_GetPhaseCurrentAmplitudeMotor1+0x8>)
 8001876:	6818      	ldr	r0, [r3, #0]
 8001878:	f000 b916 	b.w	8001aa8 <MCI_GetPhaseCurrentAmplitude>
 800187c:	20000a48 	.word	0x20000a48

08001880 <MC_GetOccurredFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
	return MCI_GetOccurredFaults( pMCI[M1] );
 8001880:	4b01      	ldr	r3, [pc, #4]	; (8001888 <MC_GetOccurredFaultsMotor1+0x8>)
 8001882:	6818      	ldr	r0, [r3, #0]
 8001884:	f000 b892 	b.w	80019ac <MCI_GetOccurredFaults>
 8001888:	20000a48 	.word	0x20000a48

0800188c <MC_GetCurrentFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetCurrentFaultsMotor1(void)
{
	return MCI_GetCurrentFaults( pMCI[M1] );
 800188c:	4b01      	ldr	r3, [pc, #4]	; (8001894 <MC_GetCurrentFaultsMotor1+0x8>)
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	f000 b892 	b.w	80019b8 <MCI_GetCurrentFaults>
 8001894:	20000a48 	.word	0x20000a48

08001898 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8001898:	4b01      	ldr	r3, [pc, #4]	; (80018a0 <MC_GetSTMStateMotor1+0x8>)
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	f000 b882 	b.w	80019a4 <MCI_GetSTMState>
 80018a0:	20000a48 	.word	0x20000a48

080018a4 <MCI_Init>:
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  * @retval none.
  */
__weak void MCI_Init( MCI_Handle_t * pHandle, STM_Handle_t * pSTM, SpeednTorqCtrl_Handle_t * pSTC, pFOCVars_t pFOCVars )
{
 80018a4:	b410      	push	{r4}
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80018a6:	2400      	movs	r4, #0
 80018a8:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = 0;
 80018aa:	81c4      	strh	r4, [r0, #14]
  pHandle->hFinalTorque = 0;
 80018ac:	8204      	strh	r4, [r0, #16]
  pHandle->hDurationms = 0;
 80018ae:	82c4      	strh	r4, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 80018b0:	7604      	strb	r4, [r0, #24]
  pHandle->pSTC = pSTC;
 80018b2:	e9c0 1200 	strd	r1, r2, [r0]
}
 80018b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->pFOCVars = pFOCVars;
 80018ba:	6083      	str	r3, [r0, #8]
}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <MCI_ExecSpeedRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
 80018c0:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018c2:	f240 1301 	movw	r3, #257	; 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 80018c6:	2401      	movs	r4, #1
 80018c8:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 80018ca:	81c1      	strh	r1, [r0, #14]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 80018cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80018d0:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018d2:	8303      	strh	r3, [r0, #24]
}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop

080018d8 <MCI_ExecTorqueRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
 80018d8:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018da:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 80018dc:	2402      	movs	r4, #2
 80018de:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 80018e0:	8201      	strh	r1, [r0, #16]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 80018e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80018e6:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018e8:	8303      	strh	r3, [r0, #24]
}
 80018ea:	4770      	bx	lr

080018ec <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 80018ec:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 80018ee:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018f0:	2301      	movs	r3, #1
  pHandle->Iqdref.q = Iqdref.q;
 80018f2:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 80018f6:	7302      	strb	r2, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018f8:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 80018fa:	b002      	add	sp, #8
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop

08001900 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8001900:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8001902:	2103      	movs	r1, #3
{
 8001904:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8001906:	6800      	ldr	r0, [r0, #0]
 8001908:	f007 fa26 	bl	8008d58 <STM_NextState>

  if ( RetVal == true )
 800190c:	b108      	cbz	r0, 8001912 <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800190e:	2301      	movs	r3, #1
 8001910:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8001912:	bd10      	pop	{r4, pc}

08001914 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8001914:	6800      	ldr	r0, [r0, #0]
 8001916:	2107      	movs	r1, #7
 8001918:	f007 ba1e 	b.w	8008d58 <STM_NextState>

0800191c <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 800191c:	6800      	ldr	r0, [r0, #0]
 800191e:	f007 ba91 	b.w	8008e44 <STM_FaultAcknowledged>
 8001922:	bf00      	nop

08001924 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8001924:	6800      	ldr	r0, [r0, #0]
 8001926:	2101      	movs	r1, #1
 8001928:	f007 ba16 	b.w	8008d58 <STM_NextState>

0800192c <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 800192c:	b178      	cbz	r0, 800194e <MCI_ExecBufferedCommands+0x22>
{
 800192e:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001930:	7e03      	ldrb	r3, [r0, #24]
 8001932:	2b01      	cmp	r3, #1
 8001934:	4604      	mov	r4, r0
 8001936:	d000      	beq.n	800193a <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8001938:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 800193a:	7b01      	ldrb	r1, [r0, #12]
 800193c:	2902      	cmp	r1, #2
 800193e:	d020      	beq.n	8001982 <MCI_ExecBufferedCommands+0x56>
 8001940:	2903      	cmp	r1, #3
 8001942:	d005      	beq.n	8001950 <MCI_ExecBufferedCommands+0x24>
 8001944:	2901      	cmp	r1, #1
 8001946:	d00c      	beq.n	8001962 <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8001948:	2303      	movs	r3, #3
 800194a:	7623      	strb	r3, [r4, #24]
}
 800194c:	bd10      	pop	{r4, pc}
 800194e:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001950:	6882      	ldr	r2, [r0, #8]
 8001952:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001956:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800195a:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 800195c:	2302      	movs	r3, #2
 800195e:	7623      	strb	r3, [r4, #24]
}
 8001960:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001962:	6883      	ldr	r3, [r0, #8]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 800196a:	6840      	ldr	r0, [r0, #4]
 800196c:	f007 f92e 	bl	8008bcc <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8001970:	8ae2      	ldrh	r2, [r4, #22]
 8001972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001976:	6860      	ldr	r0, [r4, #4]
 8001978:	f007 f92c 	bl	8008bd4 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 800197c:	2800      	cmp	r0, #0
 800197e:	d0e3      	beq.n	8001948 <MCI_ExecBufferedCommands+0x1c>
 8001980:	e7ec      	b.n	800195c <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001982:	6883      	ldr	r3, [r0, #8]
 8001984:	2100      	movs	r1, #0
 8001986:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 800198a:	6840      	ldr	r0, [r0, #4]
 800198c:	f007 f91e 	bl	8008bcc <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8001990:	8ae2      	ldrh	r2, [r4, #22]
 8001992:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001996:	6860      	ldr	r0, [r4, #4]
 8001998:	f007 f91c 	bl	8008bd4 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 800199c:	2800      	cmp	r0, #0
 800199e:	d0d3      	beq.n	8001948 <MCI_ExecBufferedCommands+0x1c>
 80019a0:	e7dc      	b.n	800195c <MCI_ExecBufferedCommands+0x30>
 80019a2:	bf00      	nop

080019a4 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 80019a4:	6800      	ldr	r0, [r0, #0]
 80019a6:	f007 ba4b 	b.w	8008e40 <STM_GetState>
 80019aa:	bf00      	nop

080019ac <MCI_GetOccurredFaults>:
  *         historically occurred since the state machine has been moved into
  *         FAULT_NOW state.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults( MCI_Handle_t * pHandle )
{
 80019ac:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) );
 80019ae:	6800      	ldr	r0, [r0, #0]
 80019b0:	f007 fa54 	bl	8008e5c <STM_GetFaultState>
}
 80019b4:	b280      	uxth	r0, r0
 80019b6:	bd08      	pop	{r3, pc}

080019b8 <MCI_GetCurrentFaults>:
  * @retval uint16_t  16 bit fields with information about about currently
  *         present faults.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults( MCI_Handle_t * pHandle )
{
 80019b8:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) >> 16 );
 80019ba:	6800      	ldr	r0, [r0, #0]
 80019bc:	f007 fa4e 	bl	8008e5c <STM_GetFaultState>
}
 80019c0:	0c00      	lsrs	r0, r0, #16
 80019c2:	bd08      	pop	{r3, pc}

080019c4 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 80019c4:	7e40      	ldrb	r0, [r0, #25]
 80019c6:	4770      	bx	lr

080019c8 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 80019c8:	7b03      	ldrb	r3, [r0, #12]
 80019ca:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 80019cc:	bf0c      	ite	eq
 80019ce:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 80019d2:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop

080019d8 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 80019d8:	6840      	ldr	r0, [r0, #4]
 80019da:	f007 b943 	b.w	8008c64 <STC_StopRamp>
 80019de:	bf00      	nop

080019e0 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 80019e0:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 80019e2:	6840      	ldr	r0, [r0, #4]
 80019e4:	f007 f8d8 	bl	8008b98 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 80019e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 80019ec:	f007 b880 	b.w	8008af0 <SPD_GetAvrgMecSpeedUnit>

080019f0 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 80019f0:	6840      	ldr	r0, [r0, #4]
 80019f2:	f007 b8db 	b.w	8008bac <STC_GetMecSpeedRefUnit>
 80019f6:	bf00      	nop

080019f8 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 80019f8:	6882      	ldr	r2, [r0, #8]
 80019fa:	6810      	ldr	r0, [r2, #0]
 80019fc:	2300      	movs	r3, #0
 80019fe:	b282      	uxth	r2, r0
 8001a00:	f362 030f 	bfi	r3, r2, #0, #16
 8001a04:	0c00      	lsrs	r0, r0, #16
 8001a06:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a0a:	b082      	sub	sp, #8
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	b002      	add	sp, #8
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop

08001a14 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001a14:	6882      	ldr	r2, [r0, #8]
 8001a16:	6850      	ldr	r0, [r2, #4]
 8001a18:	2300      	movs	r3, #0
 8001a1a:	b282      	uxth	r2, r0
 8001a1c:	f362 030f 	bfi	r3, r2, #0, #16
 8001a20:	0c00      	lsrs	r0, r0, #16
 8001a22:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a26:	b082      	sub	sp, #8
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	b002      	add	sp, #8
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop

08001a30 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8001a30:	6882      	ldr	r2, [r0, #8]
 8001a32:	68d0      	ldr	r0, [r2, #12]
 8001a34:	2300      	movs	r3, #0
 8001a36:	b282      	uxth	r2, r0
 8001a38:	f362 030f 	bfi	r3, r2, #0, #16
 8001a3c:	0c00      	lsrs	r0, r0, #16
 8001a3e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a42:	b082      	sub	sp, #8
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	b002      	add	sp, #8
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop

08001a4c <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8001a4c:	6882      	ldr	r2, [r0, #8]
 8001a4e:	6910      	ldr	r0, [r2, #16]
 8001a50:	2300      	movs	r3, #0
 8001a52:	b282      	uxth	r2, r0
 8001a54:	f362 030f 	bfi	r3, r2, #0, #16
 8001a58:	0c00      	lsrs	r0, r0, #16
 8001a5a:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a5e:	b082      	sub	sp, #8
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	b002      	add	sp, #8
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop

08001a68 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8001a68:	6882      	ldr	r2, [r0, #8]
 8001a6a:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	b282      	uxth	r2, r0
 8001a72:	f362 030f 	bfi	r3, r2, #0, #16
 8001a76:	0c00      	lsrs	r0, r0, #16
 8001a78:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a7c:	b082      	sub	sp, #8
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	b002      	add	sp, #8
 8001a82:	4770      	bx	lr

08001a84 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001a84:	6882      	ldr	r2, [r0, #8]
 8001a86:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	b282      	uxth	r2, r0
 8001a8e:	f362 030f 	bfi	r3, r2, #0, #16
 8001a92:	0c00      	lsrs	r0, r0, #16
 8001a94:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001a98:	b082      	sub	sp, #8
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	b002      	add	sp, #8
 8001a9e:	4770      	bx	lr

08001aa0 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8001aa0:	6883      	ldr	r3, [r0, #8]
}
 8001aa2:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8001aa6:	4770      	bx	lr

08001aa8 <MCI_GetPhaseCurrentAmplitude>:
__weak int16_t MCI_GetPhaseCurrentAmplitude( MCI_Handle_t * pHandle )
{
  alphabeta_t Local_Curr;
  int32_t wAux1, wAux2;

  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 8001aa8:	6882      	ldr	r2, [r0, #8]
{
 8001aaa:	b508      	push	{r3, lr}
  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 8001aac:	f9b2 3006 	ldrsh.w	r3, [r2, #6]
 8001ab0:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
  wAux1 = ( int32_t )( Local_Curr.alpha ) * Local_Curr.alpha;
  wAux2 = ( int32_t )( Local_Curr.beta ) * Local_Curr.beta;
 8001ab4:	fb03 f303 	mul.w	r3, r3, r3

  wAux1 += wAux2;
  wAux1 = MCM_Sqrt( wAux1 );
 8001ab8:	fb00 3000 	mla	r0, r0, r0, r3
 8001abc:	f000 f8c0 	bl	8001c40 <MCM_Sqrt>
  if ( wAux1 > INT16_MAX )
  {
    wAux1 = ( int32_t ) INT16_MAX;
  }

  return ( ( int16_t )wAux1 );
 8001ac0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001ac4:	4298      	cmp	r0, r3
 8001ac6:	bfa8      	it	ge
 8001ac8:	4618      	movge	r0, r3
}
 8001aca:	b200      	sxth	r0, r0
 8001acc:	bd08      	pop	{r3, pc}
 8001ace:	bf00      	nop

08001ad0 <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	6882      	ldr	r2, [r0, #8]
 8001ad4:	f361 030f 	bfi	r3, r1, #0, #16
 8001ad8:	f361 431f 	bfi	r3, r1, #16, #16
 8001adc:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop

08001ae4 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 8001ae4:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 8001ae6:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 8001aea:	f007 f8fb 	bl	8008ce4 <STC_GetDefaultIqdref>
 8001aee:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001af2:	8220      	strh	r0, [r4, #16]
 8001af4:	8263      	strh	r3, [r4, #18]
}
 8001af6:	bd10      	pop	{r4, pc}

08001af8 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 8001af8:	b203      	sxth	r3, r0
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001afa:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8001afe:	f3c0 400f 	ubfx	r0, r0, #16, #16
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 8001b02:	fb13 f201 	smulbb	r2, r3, r1
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001b06:	fb10 f101 	smulbb	r1, r0, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8001b0a:	4250      	negs	r0, r2
 8001b0c:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8001b10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8001b14:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 8001b16:	da05      	bge.n	8001b24 <MCM_Clarke+0x2c>
 8001b18:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8001b1a:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 8001b1e:	da0c      	bge.n	8001b3a <MCM_Clarke+0x42>
 8001b20:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <MCM_Clarke+0x50>)
 8001b22:	e001      	b.n	8001b28 <MCM_Clarke+0x30>
 8001b24:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	b292      	uxth	r2, r2
 8001b2e:	f363 000f 	bfi	r0, r3, #0, #16
 8001b32:	f362 401f 	bfi	r0, r2, #16, #16
}
 8001b36:	b004      	add	sp, #16
 8001b38:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8001b3a:	4803      	ldr	r0, [pc, #12]	; (8001b48 <MCM_Clarke+0x50>)
 8001b3c:	b20a      	sxth	r2, r1
 8001b3e:	4282      	cmp	r2, r0
 8001b40:	bfb8      	it	lt
 8001b42:	4602      	movlt	r2, r0
 8001b44:	e7f0      	b.n	8001b28 <MCM_Clarke+0x30>
 8001b46:	bf00      	nop
 8001b48:	ffff8001 	.word	0xffff8001

08001b4c <MCM_Trig_Functions>:
    uint32_t CordicRdata;
    Trig_Components Components;
  } CosSin;

  /* Configure CORDIC */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001b4c:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <MCM_Trig_Functions+0x28>)
 8001b4e:	4a0a      	ldr	r2, [pc, #40]	; (8001b78 <MCM_Trig_Functions+0x2c>)
 8001b50:	601a      	str	r2, [r3, #0]
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8001b52:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
 8001b56:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001b5a:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001b5c:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components);
 8001b5e:	2000      	movs	r0, #0
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	f362 000f 	bfi	r0, r2, #0, #16
 8001b66:	0c1b      	lsrs	r3, r3, #16
{
 8001b68:	b082      	sub	sp, #8
  return (CosSin.Components);
 8001b6a:	f363 401f 	bfi	r0, r3, #16, #16

}
 8001b6e:	b002      	add	sp, #8
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40020c00 	.word	0x40020c00
 8001b78:	00600040 	.word	0x00600040

08001b7c <MCM_Park>:
{
 8001b7c:	b570      	push	{r4, r5, r6, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	4605      	mov	r5, r0
 8001b82:	9001      	str	r0, [sp, #4]
 8001b84:	4606      	mov	r6, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001b86:	4608      	mov	r0, r1
 8001b88:	f7ff ffe0 	bl	8001b4c <MCM_Trig_Functions>
 8001b8c:	b22d      	sxth	r5, r5
 8001b8e:	b204      	sxth	r4, r0
 8001b90:	1436      	asrs	r6, r6, #16
 8001b92:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8001b94:	fb05 f204 	mul.w	r2, r5, r4
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8001b98:	fb06 2210 	mls	r2, r6, r0, r2
  if ( wqd_tmp > INT16_MAX )
 8001b9c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001ba0:	da12      	bge.n	8001bc8 <MCM_Park+0x4c>
 8001ba2:	13d3      	asrs	r3, r2, #15
  else if ( wqd_tmp < ( -32768 ) )
 8001ba4:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001ba8:	4914      	ldr	r1, [pc, #80]	; (8001bfc <MCM_Park+0x80>)
 8001baa:	da21      	bge.n	8001bf0 <MCM_Park+0x74>
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001bac:	fb04 f406 	mul.w	r4, r4, r6
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001bb0:	fb05 4000 	mla	r0, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8001bb4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001bb8:	ea4f 32e0 	mov.w	r2, r0, asr #15
  if ( wqd_tmp > INT16_MAX )
 8001bbc:	da07      	bge.n	8001bce <MCM_Park+0x52>
  else if ( wqd_tmp < ( -32768 ) )
 8001bbe:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001bc2:	da0f      	bge.n	8001be4 <MCM_Park+0x68>
 8001bc4:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <MCM_Park+0x80>)
 8001bc6:	e004      	b.n	8001bd2 <MCM_Park+0x56>
 8001bc8:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001bcc:	e7ee      	b.n	8001bac <MCM_Park+0x30>
 8001bce:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 8001bd2:	b28a      	uxth	r2, r1
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	f362 000f 	bfi	r0, r2, #0, #16
 8001bdc:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001be0:	b004      	add	sp, #16
 8001be2:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MCM_Park+0x80>)
 8001be6:	b213      	sxth	r3, r2
 8001be8:	4283      	cmp	r3, r0
 8001bea:	bfb8      	it	lt
 8001bec:	4603      	movlt	r3, r0
 8001bee:	e7f0      	b.n	8001bd2 <MCM_Park+0x56>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001bf0:	b21a      	sxth	r2, r3
 8001bf2:	4291      	cmp	r1, r2
 8001bf4:	bfb8      	it	lt
 8001bf6:	4611      	movlt	r1, r2
 8001bf8:	e7d8      	b.n	8001bac <MCM_Park+0x30>
 8001bfa:	bf00      	nop
 8001bfc:	ffff8001 	.word	0xffff8001

08001c00 <MCM_Rev_Park>:
{
 8001c00:	b530      	push	{r4, r5, lr}
 8001c02:	b085      	sub	sp, #20
 8001c04:	4604      	mov	r4, r0
 8001c06:	9001      	str	r0, [sp, #4]
 8001c08:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001c0a:	4608      	mov	r0, r1
 8001c0c:	f7ff ff9e 	bl	8001b4c <MCM_Trig_Functions>
 8001c10:	142d      	asrs	r5, r5, #16
 8001c12:	1403      	asrs	r3, r0, #16
 8001c14:	b224      	sxth	r4, r4
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8001c16:	fb05 f203 	mul.w	r2, r5, r3
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001c1a:	b200      	sxth	r0, r0
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001c1c:	fb04 2200 	mla	r2, r4, r0, r2
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8001c20:	fb00 f005 	mul.w	r0, r0, r5
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001c24:	fb04 0313 	mls	r3, r4, r3, r0
  return ( Output );
 8001c28:	f3c2 32cf 	ubfx	r2, r2, #15, #16
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001c32:	f362 000f 	bfi	r0, r2, #0, #16
 8001c36:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001c3a:	b005      	add	sp, #20
 8001c3c:	bd30      	pop	{r4, r5, pc}
 8001c3e:	bf00      	nop

08001c40 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001c40:	1e03      	subs	r3, r0, #0
 8001c42:	dd32      	ble.n	8001caa <MCM_Sqrt+0x6a>
  {
  uint8_t biter = 0u;
  int32_t wtemproot;

    if ( wInput <= ( int32_t )2097152 )
 8001c44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
    {
      wtemproot = ( int32_t )128;
    }
    else
    {
      wtemproot = ( int32_t )8192;
 8001c48:	bfd4      	ite	le
 8001c4a:	2080      	movle	r0, #128	; 0x80
 8001c4c:	f44f 5000 	movgt.w	r0, #8192	; 0x2000
    }

    do
    {
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c50:	fb93 f2f0 	sdiv	r2, r3, r0
 8001c54:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 8001c56:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c5a:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001c5e:	d025      	beq.n	8001cac <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c60:	fb93 f2f1 	sdiv	r2, r3, r1
 8001c64:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 8001c66:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c6a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001c6e:	d01d      	beq.n	8001cac <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c70:	fb93 f2f0 	sdiv	r2, r3, r0
 8001c74:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 8001c76:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c7a:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001c7e:	d015      	beq.n	8001cac <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c80:	fb93 f2f1 	sdiv	r2, r3, r1
 8001c84:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 8001c86:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c8a:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001c8e:	d00d      	beq.n	8001cac <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c90:	fb93 f2f0 	sdiv	r2, r3, r0
 8001c94:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 8001c96:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001c9a:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001c9e:	d005      	beq.n	8001cac <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001ca0:	fb93 f0f1 	sdiv	r0, r3, r1
 8001ca4:	4408      	add	r0, r1
 8001ca6:	1040      	asrs	r0, r0, #1
      if ( wtemprootnew == wtemproot )
 8001ca8:	4770      	bx	lr
    while ( biter < 6u );

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 8001caa:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop

08001cb0 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cb2:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <FOC_Clear+0x74>)
 8001cb8:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8001cbc:	eb03 0c41 	add.w	ip, r3, r1, lsl #1
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001cc0:	004a      	lsls	r2, r1, #1
  FOCVars[bMotor].Iab = NULL_ab;
 8001cc2:	2500      	movs	r5, #0
{
 8001cc4:	4604      	mov	r4, r0
  FOCVars[bMotor].Iqd = NULL_qd;
 8001cc6:	f102 070c 	add.w	r7, r2, #12
  FOCVars[bMotor].Iqdref = NULL_qd;
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001cca:	2626      	movs	r6, #38	; 0x26
  FOCVars[bMotor].Vqd = NULL_qd;
 8001ccc:	3216      	adds	r2, #22
  FOCVars[bMotor].Iab = NULL_ab;
 8001cce:	f843 5011 	str.w	r5, [r3, r1, lsl #1]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001cd2:	eb07 0e03 	add.w	lr, r7, r3
  FOCVars[bMotor].Iab = NULL_ab;
 8001cd6:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001cda:	fb06 3604 	mla	r6, r6, r4, r3
  FOCVars[bMotor].Vqd = NULL_qd;
 8001cde:	eb02 0c03 	add.w	ip, r2, r3
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001ce2:	4811      	ldr	r0, [pc, #68]	; (8001d28 <FOC_Clear+0x78>)
  FOCVars[bMotor].Iqd = NULL_qd;
 8001ce4:	50fd      	str	r5, [r7, r3]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001ce6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001cea:	f8ce 5004 	str.w	r5, [lr, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001cee:	4629      	mov	r1, r5
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001cf0:	83f5      	strh	r5, [r6, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001cf2:	50d5      	str	r5, [r2, r3]
 8001cf4:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 8001cf8:	8435      	strh	r5, [r6, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001cfa:	f005 fe2d 	bl	8007958 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <FOC_Clear+0x7c>)
 8001d00:	4629      	mov	r1, r5
 8001d02:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d06:	f005 fe27 	bl	8007958 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001d0a:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <FOC_Clear+0x80>)
 8001d0c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d10:	f006 ff44 	bl	8008b9c <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d14:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <FOC_Clear+0x84>)
 8001d16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001d1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d1e:	f006 b829 	b.w	8007d74 <PWMC_SwitchOffPWM>
 8001d22:	bf00      	nop
 8001d24:	20000990 	.word	0x20000990
 8001d28:	20000984 	.word	0x20000984
 8001d2c:	20000a40 	.word	0x20000a40
 8001d30:	20000a44 	.word	0x20000a44
 8001d34:	20000978 	.word	0x20000978

08001d38 <MCboot>:
{
 8001d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d3c:	ed2d 8b02 	vpush	{d8}
  STM_Init(&STM[M1]);
 8001d40:	f8df b1f0 	ldr.w	fp, [pc, #496]	; 8001f34 <MCboot+0x1fc>
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001d44:	4e63      	ldr	r6, [pc, #396]	; (8001ed4 <MCboot+0x19c>)
  ENC_Init (&ENCODER_M1);
 8001d46:	ed9f 8a64 	vldr	s16, [pc, #400]	; 8001ed8 <MCboot+0x1a0>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001d4a:	4d64      	ldr	r5, [pc, #400]	; (8001edc <MCboot+0x1a4>)
  EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8001d4c:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8001f38 <MCboot+0x200>
 8001d50:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 8001f3c <MCboot+0x204>
  PID_HandleInit(&PIDIqHandle_M1);
 8001d54:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8001f40 <MCboot+0x208>
  PID_HandleInit(&PIDIdHandle_M1);
 8001d58:	4f61      	ldr	r7, [pc, #388]	; (8001ee0 <MCboot+0x1a8>)
{
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 8001d5e:	4658      	mov	r0, fp
{
 8001d60:	e9cd 3100 	strd	r3, r1, [sp]
  STM_Init(&STM[M1]);
 8001d64:	f006 ffd4 	bl	8008d10 <STM_Init>
  pCLM[M1] = &CircleLimitationM1;
 8001d68:	4b5e      	ldr	r3, [pc, #376]	; (8001ee4 <MCboot+0x1ac>)
  bMCBootCompleted = 0;
 8001d6a:	495f      	ldr	r1, [pc, #380]	; (8001ee8 <MCboot+0x1b0>)
  pCLM[M1] = &CircleLimitationM1;
 8001d6c:	4a5f      	ldr	r2, [pc, #380]	; (8001eec <MCboot+0x1b4>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001d6e:	4860      	ldr	r0, [pc, #384]	; (8001ef0 <MCboot+0x1b8>)
  pCLM[M1] = &CircleLimitationM1;
 8001d70:	601a      	str	r2, [r3, #0]
  bMCBootCompleted = 0;
 8001d72:	2400      	movs	r4, #0
 8001d74:	700c      	strb	r4, [r1, #0]
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001d76:	6030      	str	r0, [r6, #0]
  R3_2_Init(&PWM_Handle_M1);
 8001d78:	f006 fabe 	bl	80082f8 <R3_2_Init>
  startTimers();
 8001d7c:	f005 fe72 	bl	8007a64 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001d80:	485c      	ldr	r0, [pc, #368]	; (8001ef4 <MCboot+0x1bc>)
 8001d82:	f005 fdd5 	bl	8007930 <PID_HandleInit>
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001d86:	4a5c      	ldr	r2, [pc, #368]	; (8001ef8 <MCboot+0x1c0>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001d88:	4b5c      	ldr	r3, [pc, #368]	; (8001efc <MCboot+0x1c4>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001d8a:	495a      	ldr	r1, [pc, #360]	; (8001ef4 <MCboot+0x1bc>)
 8001d8c:	6011      	str	r1, [r2, #0]
  ENC_Init (&ENCODER_M1);
 8001d8e:	ee18 0a10 	vmov	r0, s16
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001d92:	602b      	str	r3, [r5, #0]
  ENC_Init (&ENCODER_M1);
 8001d94:	f005 fbba 	bl	800750c <ENC_Init>
  EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8001d98:	ee18 3a10 	vmov	r3, s16
 8001d9c:	6829      	ldr	r1, [r5, #0]
 8001d9e:	464a      	mov	r2, r9
 8001da0:	4650      	mov	r0, sl
 8001da2:	f005 fb63 	bl	800746c <EAC_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &ENCODER_M1._Super);
 8001da6:	4a54      	ldr	r2, [pc, #336]	; (8001ef8 <MCboot+0x1c0>)
  pEAC[M1] = &EncAlignCtrlM1;
 8001da8:	4b55      	ldr	r3, [pc, #340]	; (8001f00 <MCboot+0x1c8>)
  STC_Init(pSTC[M1],pPIDSpeed[M1], &ENCODER_M1._Super);
 8001daa:	6811      	ldr	r1, [r2, #0]
 8001dac:	6828      	ldr	r0, [r5, #0]
  pEAC[M1] = &EncAlignCtrlM1;
 8001dae:	f8c3 a000 	str.w	sl, [r3]
  STC_Init(pSTC[M1],pPIDSpeed[M1], &ENCODER_M1._Super);
 8001db2:	ee18 2a10 	vmov	r2, s16
 8001db6:	f006 fed9 	bl	8008b6c <STC_Init>
  VSS_Init (&VirtualSpeedSensorM1);
 8001dba:	4648      	mov	r0, r9
 8001dbc:	f007 f970 	bl	80090a0 <VSS_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001dc0:	4640      	mov	r0, r8
 8001dc2:	f005 fdb5 	bl	8007930 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8001dc6:	4638      	mov	r0, r7
 8001dc8:	f005 fdb2 	bl	8007930 <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001dcc:	4b4d      	ldr	r3, [pc, #308]	; (8001f04 <MCboot+0x1cc>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001dce:	484e      	ldr	r0, [pc, #312]	; (8001f08 <MCboot+0x1d0>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001dd0:	f8c3 8000 	str.w	r8, [r3]
  pPIDId[M1] = &PIDIdHandle_M1;
 8001dd4:	4b4d      	ldr	r3, [pc, #308]	; (8001f0c <MCboot+0x1d4>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001dd6:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8001f44 <MCboot+0x20c>
  pPIDId[M1] = &PIDIdHandle_M1;
 8001dda:	601f      	str	r7, [r3, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001ddc:	4f4c      	ldr	r7, [pc, #304]	; (8001f10 <MCboot+0x1d8>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001dde:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8001f48 <MCboot+0x210>
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001de2:	6038      	str	r0, [r7, #0]
  RVBS_Init(pBusSensorM1);
 8001de4:	f006 fe2a 	bl	8008a3c <RVBS_Init>
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8001de8:	683a      	ldr	r2, [r7, #0]
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001dea:	4b4a      	ldr	r3, [pc, #296]	; (8001f14 <MCboot+0x1dc>)
 8001dec:	4f4a      	ldr	r7, [pc, #296]	; (8001f18 <MCboot+0x1e0>)
  NTC_Init(&TempSensorParamsM1);
 8001dee:	484b      	ldr	r0, [pc, #300]	; (8001f1c <MCboot+0x1e4>)
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8001df0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001df4:	603b      	str	r3, [r7, #0]
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001df6:	f8c3 a10c 	str.w	sl, [r3, #268]	; 0x10c
  NTC_Init(&TempSensorParamsM1);
 8001dfa:	f005 fd55 	bl	80078a8 <NTC_Init>
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001dfe:	4b48      	ldr	r3, [pc, #288]	; (8001f20 <MCboot+0x1e8>)
 8001e00:	4848      	ldr	r0, [pc, #288]	; (8001f24 <MCboot+0x1ec>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001e02:	4f46      	ldr	r7, [pc, #280]	; (8001f1c <MCboot+0x1e4>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001e04:	6018      	str	r0, [r3, #0]
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8001e06:	f8c8 7000 	str.w	r7, [r8]
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001e0a:	f04f 0901 	mov.w	r9, #1
  REMNG_Init(pREMNG[M1]);
 8001e0e:	f006 fe63 	bl	8008ad8 <REMNG_Init>
  FOC_Clear(M1);
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7ff ff4c 	bl	8001cb0 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8001e18:	f88a 9024 	strb.w	r9, [sl, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001e1c:	6828      	ldr	r0, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001e1e:	4f42      	ldr	r7, [pc, #264]	; (8001f28 <MCboot+0x1f0>)
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001e20:	f006 ff60 	bl	8008ce4 <STC_GetDefaultIqdref>
 8001e24:	4603      	mov	r3, r0
 8001e26:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8001e2a:	f8aa 3010 	strh.w	r3, [sl, #16]
 8001e2e:	f8aa 2012 	strh.w	r2, [sl, #18]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001e32:	6828      	ldr	r0, [r5, #0]
 8001e34:	f006 ff56 	bl	8008ce4 <STC_GetDefaultIqdref>
  oMCInterface[M1] = & Mci[M1];
 8001e38:	493c      	ldr	r1, [pc, #240]	; (8001f2c <MCboot+0x1f4>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001e3a:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001e3c:	6039      	str	r1, [r7, #0]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001e3e:	f3c0 4c0f 	ubfx	ip, r0, #16, #16
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001e42:	4653      	mov	r3, sl
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001e44:	f8aa c014 	strh.w	ip, [sl, #20]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4659      	mov	r1, fp
 8001e4c:	f7ff fd2a 	bl	80018a4 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 8001e50:	6828      	ldr	r0, [r5, #0]
 8001e52:	f8d7 a000 	ldr.w	sl, [r7]
 8001e56:	f006 ff3b 	bl	8008cd0 <STC_GetMecSpeedRefUnitDefault>
 8001e5a:	4622      	mov	r2, r4
 8001e5c:	4601      	mov	r1, r0
 8001e5e:	4650      	mov	r0, sl
 8001e60:	f7ff fd2e 	bl	80018c0 <MCI_ExecSpeedRamp>
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001e64:	4a24      	ldr	r2, [pc, #144]	; (8001ef8 <MCboot+0x1c0>)
  pMCIList[M1] = oMCInterface[M1];
 8001e66:	f8d7 c000 	ldr.w	ip, [r7]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001e6a:	6817      	ldr	r7, [r2, #0]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001e6c:	4a25      	ldr	r2, [pc, #148]	; (8001f04 <MCboot+0x1cc>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001e6e:	f8d8 e000 	ldr.w	lr, [r8]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001e72:	6810      	ldr	r0, [r2, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 8001e74:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <MCboot+0x1d4>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001e76:	4b2e      	ldr	r3, [pc, #184]	; (8001f30 <MCboot+0x1f8>)
  MCT[M1].pPIDId = pPIDId[M1];
 8001e78:	6811      	ldr	r1, [r2, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001e7a:	6832      	ldr	r2, [r6, #0]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001e7c:	4e24      	ldr	r6, [pc, #144]	; (8001f10 <MCboot+0x1d8>)
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001e7e:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001e80:	f8d6 8000 	ldr.w	r8, [r6]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001e84:	4e24      	ldr	r6, [pc, #144]	; (8001f18 <MCboot+0x1e0>)
 8001e86:	f8d6 a000 	ldr.w	sl, [r6]
  pMCIList[M1] = oMCInterface[M1];
 8001e8a:	9e00      	ldr	r6, [sp, #0]
 8001e8c:	f8c6 c000 	str.w	ip, [r6]
  MCT[M1].pPIDId = pPIDId[M1];
 8001e90:	6099      	str	r1, [r3, #8]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001e92:	e9c3 7000 	strd	r7, r0, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001e96:	e9c3 e80b 	strd	lr, r8, [r3, #44]	; 0x2c
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001e9a:	e9c3 4407 	strd	r4, r4, [r3, #28]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001e9e:	e9c3 440d 	strd	r4, r4, [r3, #52]	; 0x34
  MCT[M1].pFF = MC_NULL;
 8001ea2:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
  MCT[M1].pSCC = MC_NULL;
 8001ea6:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
  bMCBootCompleted = 1;
 8001eaa:	490f      	ldr	r1, [pc, #60]	; (8001ee8 <MCboot+0x1b0>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001eac:	611a      	str	r2, [r3, #16]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001eae:	625d      	str	r5, [r3, #36]	; 0x24
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001eb0:	f8c3 a03c 	str.w	sl, [r3, #60]	; 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 8001eb4:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 8001eb6:	615c      	str	r4, [r3, #20]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &ENCODER_M1;
 8001eb8:	ed83 8a06 	vstr	s16, [r3, #24]
  MCT[M1].pStateMachine = &STM[M1];
 8001ebc:	f8c3 b028 	str.w	fp, [r3, #40]	; 0x28
  MCT[M1].pOTT = MC_NULL;
 8001ec0:	651c      	str	r4, [r3, #80]	; 0x50
  pMCTList[M1] = &MCT[M1];
 8001ec2:	9a01      	ldr	r2, [sp, #4]
 8001ec4:	6013      	str	r3, [r2, #0]
  bMCBootCompleted = 1;
 8001ec6:	f881 9000 	strb.w	r9, [r1]
}
 8001eca:	b005      	add	sp, #20
 8001ecc:	ecbd 8b02 	vpop	{d8}
 8001ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ed4:	20000978 	.word	0x20000978
 8001ed8:	200000b4 	.word	0x200000b4
 8001edc:	20000a44 	.word	0x20000a44
 8001ee0:	2000014c 	.word	0x2000014c
 8001ee4:	20000a0c 	.word	0x20000a0c
 8001ee8:	20000650 	.word	0x20000650
 8001eec:	20000000 	.word	0x20000000
 8001ef0:	200002e4 	.word	0x200002e4
 8001ef4:	200001a4 	.word	0x200001a4
 8001ef8:	2000097c 	.word	0x2000097c
 8001efc:	200003a0 	.word	0x200003a0
 8001f00:	20000980 	.word	0x20000980
 8001f04:	20000984 	.word	0x20000984
 8001f08:	20000378 	.word	0x20000378
 8001f0c:	20000a40 	.word	0x20000a40
 8001f10:	20000a10 	.word	0x20000a10
 8001f14:	200001d0 	.word	0x200001d0
 8001f18:	20000a3c 	.word	0x20000a3c
 8001f1c:	200003d4 	.word	0x200003d4
 8001f20:	20000a38 	.word	0x20000a38
 8001f24:	20000360 	.word	0x20000360
 8001f28:	20000988 	.word	0x20000988
 8001f2c:	20000a14 	.word	0x20000a14
 8001f30:	200009b8 	.word	0x200009b8
 8001f34:	20000a30 	.word	0x20000a30
 8001f38:	200003fc 	.word	0x200003fc
 8001f3c:	20000130 	.word	0x20000130
 8001f40:	20000178 	.word	0x20000178
 8001f44:	20000990 	.word	0x20000990
 8001f48:	20000974 	.word	0x20000974

08001f4c <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop

08001f50 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001f50:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 8001f52:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <FOC_CalcCurrRef+0x24>)
 8001f54:	2426      	movs	r4, #38	; 0x26
 8001f56:	fb04 3400 	mla	r4, r4, r0, r3
 8001f5a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001f5e:	b103      	cbz	r3, 8001f62 <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001f60:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001f62:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <FOC_CalcCurrRef+0x28>)
 8001f64:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001f68:	f006 fe80 	bl	8008c6c <STC_CalcTorqueReference>
 8001f6c:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001f6e:	8220      	strh	r0, [r4, #16]
}
 8001f70:	bd10      	pop	{r4, pc}
 8001f72:	bf00      	nop
 8001f74:	20000990 	.word	0x20000990
 8001f78:	20000a44 	.word	0x20000a44

08001f7c <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001f7c:	4b01      	ldr	r3, [pc, #4]	; (8001f84 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001f7e:	8018      	strh	r0, [r3, #0]
}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	20000652 	.word	0x20000652

08001f88 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001f88:	4b03      	ldr	r3, [pc, #12]	; (8001f98 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001f8a:	8818      	ldrh	r0, [r3, #0]
 8001f8c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001f8e:	fab0 f080 	clz	r0, r0
 8001f92:	0940      	lsrs	r0, r0, #5
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	20000652 	.word	0x20000652

08001f9c <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001f9c:	4b01      	ldr	r3, [pc, #4]	; (8001fa4 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001f9e:	8018      	strh	r0, [r3, #0]
}
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000656 	.word	0x20000656

08001fa8 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001faa:	8818      	ldrh	r0, [r3, #0]
 8001fac:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001fae:	fab0 f080 	clz	r0, r0
 8001fb2:	0940      	lsrs	r0, r0, #5
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20000656 	.word	0x20000656

08001fbc <TSK_MediumFrequencyTaskM1>:
{
 8001fbc:	b510      	push	{r4, lr}
  PQD_CalcElMotorPower( pMPM[M1] );
 8001fbe:	4c8e      	ldr	r4, [pc, #568]	; (80021f8 <TSK_MediumFrequencyTaskM1+0x23c>)
  (void) ENC_CalcAvrgMecSpeedUnit( &ENCODER_M1, &wAux );
 8001fc0:	488e      	ldr	r0, [pc, #568]	; (80021fc <TSK_MediumFrequencyTaskM1+0x240>)
{
 8001fc2:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8001fc4:	2300      	movs	r3, #0
  (void) ENC_CalcAvrgMecSpeedUnit( &ENCODER_M1, &wAux );
 8001fc6:	f10d 0106 	add.w	r1, sp, #6
  int16_t wAux = 0;
 8001fca:	f8ad 3006 	strh.w	r3, [sp, #6]
  (void) ENC_CalcAvrgMecSpeedUnit( &ENCODER_M1, &wAux );
 8001fce:	f005 fb0d 	bl	80075ec <ENC_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001fd2:	6820      	ldr	r0, [r4, #0]
 8001fd4:	f005 fd12 	bl	80079fc <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001fd8:	4889      	ldr	r0, [pc, #548]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8001fda:	f006 ff31 	bl	8008e40 <STM_GetState>
  switch ( StateM1 )
 8001fde:	2812      	cmp	r0, #18
 8001fe0:	d818      	bhi.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
 8001fe2:	e8df f010 	tbh	[pc, r0, lsl #1]
 8001fe6:	002a      	.short	0x002a
 8001fe8:	00440038 	.word	0x00440038
 8001fec:	00620053 	.word	0x00620053
 8001ff0:	007a0067 	.word	0x007a0067
 8001ff4:	00950082 	.word	0x00950082
 8001ff8:	00170013 	.word	0x00170013
 8001ffc:	00170017 	.word	0x00170017
 8002000:	00ae009f 	.word	0x00ae009f
 8002004:	00cf00bb 	.word	0x00cf00bb
 8002008:	001900de 	.word	0x001900de
    STM_NextState( &STM[M1], IDLE );
 800200c:	487c      	ldr	r0, [pc, #496]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 800200e:	2100      	movs	r1, #0
 8002010:	f006 fea2 	bl	8008d58 <STM_NextState>
}
 8002014:	b002      	add	sp, #8
 8002016:	bd10      	pop	{r4, pc}
    ENC_Clear( &ENCODER_M1 );
 8002018:	4878      	ldr	r0, [pc, #480]	; (80021fc <TSK_MediumFrequencyTaskM1+0x240>)
 800201a:	f005 fab5 	bl	8007588 <ENC_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 800201e:	4878      	ldr	r0, [pc, #480]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8002020:	2104      	movs	r1, #4
 8002022:	f006 fe99 	bl	8008d58 <STM_NextState>
 8002026:	2800      	cmp	r0, #0
 8002028:	d0f4      	beq.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      FOC_Clear( M1 );
 800202a:	2000      	movs	r0, #0
 800202c:	f7ff fe40 	bl	8001cb0 <FOC_Clear>
      R3_2_SwitchOnPWM( pwmcHandle[M1] );
 8002030:	4b74      	ldr	r3, [pc, #464]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	f005 fff4 	bl	8008020 <R3_2_SwitchOnPWM>
 8002038:	e7ec      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( EAC_GetRestartState( &EncAlignCtrlM1 ) )
 800203a:	4873      	ldr	r0, [pc, #460]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 800203c:	f005 fa64 	bl	8007508 <EAC_GetRestartState>
 8002040:	2800      	cmp	r0, #0
 8002042:	d0e7      	beq.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      EAC_SetRestartState( &EncAlignCtrlM1,false );
 8002044:	4870      	ldr	r0, [pc, #448]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002046:	2100      	movs	r1, #0
 8002048:	f005 fa5c 	bl	8007504 <EAC_SetRestartState>
      STM_NextState( &STM[M1], IDLE_START );
 800204c:	2103      	movs	r1, #3
 800204e:	486c      	ldr	r0, [pc, #432]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8002050:	f006 fe82 	bl	8008d58 <STM_NextState>
 8002054:	e7de      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    R3_2_TurnOnLowSides( pwmcHandle[M1] );
 8002056:	4b6b      	ldr	r3, [pc, #428]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 8002058:	6818      	ldr	r0, [r3, #0]
 800205a:	f005 ffb9 	bl	8007fd0 <R3_2_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 800205e:	2014      	movs	r0, #20
 8002060:	f7ff ff8c 	bl	8001f7c <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], ALIGN_CHARGE_BOOT_CAP );
 8002064:	210d      	movs	r1, #13
 8002066:	4866      	ldr	r0, [pc, #408]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8002068:	f006 fe76 	bl	8008d58 <STM_NextState>
    break;
 800206c:	e7d2      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( !EAC_Exec( &EncAlignCtrlM1 ) )
 800206e:	4866      	ldr	r0, [pc, #408]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002070:	f005 fa2e 	bl	80074d0 <EAC_Exec>
 8002074:	4604      	mov	r4, r0
 8002076:	2800      	cmp	r0, #0
 8002078:	f040 80ac 	bne.w	80021d4 <TSK_MediumFrequencyTaskM1+0x218>
      IqdRef.d = STC_CalcTorqueReference( pSTC[M1] );
 800207c:	4b63      	ldr	r3, [pc, #396]	; (800220c <TSK_MediumFrequencyTaskM1+0x250>)
 800207e:	6818      	ldr	r0, [r3, #0]
 8002080:	f006 fdf4 	bl	8008c6c <STC_CalcTorqueReference>
      FOCVars[M1].Iqdref = IqdRef;
 8002084:	4b62      	ldr	r3, [pc, #392]	; (8002210 <TSK_MediumFrequencyTaskM1+0x254>)
 8002086:	8258      	strh	r0, [r3, #18]
 8002088:	821c      	strh	r4, [r3, #16]
 800208a:	e7c3      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( EAC_IsAligned( &EncAlignCtrlM1 ) == false )
 800208c:	485e      	ldr	r0, [pc, #376]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 800208e:	f005 fa37 	bl	8007500 <EAC_IsAligned>
 8002092:	2800      	cmp	r0, #0
 8002094:	f040 8092 	bne.w	80021bc <TSK_MediumFrequencyTaskM1+0x200>
      EAC_SetRestartState( &EncAlignCtrlM1, true );
 8002098:	485b      	ldr	r0, [pc, #364]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 800209a:	2101      	movs	r1, #1
 800209c:	f005 fa32 	bl	8007504 <EAC_SetRestartState>
      STM_NextState( &STM[M1], IDLE_ALIGNMENT );
 80020a0:	2101      	movs	r1, #1
 80020a2:	4857      	ldr	r0, [pc, #348]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80020a4:	f006 fe58 	bl	8008d58 <STM_NextState>
      break;
 80020a8:	e7b4      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80020aa:	2105      	movs	r1, #5
 80020ac:	4854      	ldr	r0, [pc, #336]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80020ae:	f006 fe53 	bl	8008d58 <STM_NextState>
    break;
 80020b2:	e7af      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
	  FOC_InitAdditionalMethods(M1);
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7ff ff49 	bl	8001f4c <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 80020ba:	2000      	movs	r0, #0
 80020bc:	f7ff ff48 	bl	8001f50 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 80020c0:	2106      	movs	r1, #6
 80020c2:	484f      	ldr	r0, [pc, #316]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80020c4:	f006 fe48 	bl	8008d58 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 80020c8:	4b50      	ldr	r3, [pc, #320]	; (800220c <TSK_MediumFrequencyTaskM1+0x250>)
 80020ca:	6818      	ldr	r0, [r3, #0]
 80020cc:	f006 fe18 	bl	8008d00 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 80020d0:	4b50      	ldr	r3, [pc, #320]	; (8002214 <TSK_MediumFrequencyTaskM1+0x258>)
 80020d2:	6818      	ldr	r0, [r3, #0]
 80020d4:	f7ff fc2a 	bl	800192c <MCI_ExecBufferedCommands>
    break;
 80020d8:	e79c      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 80020da:	4b4e      	ldr	r3, [pc, #312]	; (8002214 <TSK_MediumFrequencyTaskM1+0x258>)
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	f7ff fc25 	bl	800192c <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 80020e2:	2000      	movs	r0, #0
 80020e4:	f7ff ff34 	bl	8001f50 <FOC_CalcCurrRef>
    break;
 80020e8:	e794      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    R3_2_SwitchOffPWM( pwmcHandle[M1] );
 80020ea:	4b46      	ldr	r3, [pc, #280]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 80020ec:	6818      	ldr	r0, [r3, #0]
 80020ee:	f005 ffe1 	bl	80080b4 <R3_2_SwitchOffPWM>
    FOC_Clear( M1 );
 80020f2:	2000      	movs	r0, #0
 80020f4:	f7ff fddc 	bl	8001cb0 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 80020f8:	6820      	ldr	r0, [r4, #0]
 80020fa:	f005 fb91 	bl	8007820 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 80020fe:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002102:	f7ff ff4b 	bl	8001f9c <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8002106:	2108      	movs	r1, #8
 8002108:	483d      	ldr	r0, [pc, #244]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 800210a:	f006 fe25 	bl	8008d58 <STM_NextState>
    break;
 800210e:	e781      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8002110:	f7ff ff4a 	bl	8001fa8 <TSK_StopPermanencyTimeHasElapsedM1>
 8002114:	2800      	cmp	r0, #0
 8002116:	f43f af7d 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      STM_NextState( &STM[M1], STOP_IDLE );
 800211a:	2109      	movs	r1, #9
 800211c:	4838      	ldr	r0, [pc, #224]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 800211e:	f006 fe1b 	bl	8008d58 <STM_NextState>
 8002122:	e777      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8002124:	f7ff ff30 	bl	8001f88 <TSK_ChargeBootCapDelayHasElapsedM1>
 8002128:	2800      	cmp	r0, #0
 800212a:	f43f af73 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 800212e:	4b35      	ldr	r3, [pc, #212]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 8002130:	2100      	movs	r1, #0
 8002132:	6818      	ldr	r0, [r3, #0]
 8002134:	f005 fe20 	bl	8007d78 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],ALIGN_OFFSET_CALIB);
 8002138:	210e      	movs	r1, #14
 800213a:	4831      	ldr	r0, [pc, #196]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 800213c:	f006 fe0c 	bl	8008d58 <STM_NextState>
 8002140:	e768      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8002142:	4b30      	ldr	r3, [pc, #192]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 8002144:	2101      	movs	r1, #1
 8002146:	6818      	ldr	r0, [r3, #0]
 8002148:	f005 fe16 	bl	8007d78 <PWMC_CurrentReadingCalibr>
 800214c:	2800      	cmp	r0, #0
 800214e:	f43f af61 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      STM_NextState( &STM[M1], ALIGN_CLEAR );
 8002152:	210f      	movs	r1, #15
 8002154:	482a      	ldr	r0, [pc, #168]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8002156:	f006 fdff 	bl	8008d58 <STM_NextState>
 800215a:	e75b      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800215c:	4a2b      	ldr	r2, [pc, #172]	; (800220c <TSK_MediumFrequencyTaskM1+0x250>)
    FOCVars[M1].bDriveInput = EXTERNAL;
 800215e:	4b2c      	ldr	r3, [pc, #176]	; (8002210 <TSK_MediumFrequencyTaskM1+0x254>)
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002160:	6810      	ldr	r0, [r2, #0]
 8002162:	492d      	ldr	r1, [pc, #180]	; (8002218 <TSK_MediumFrequencyTaskM1+0x25c>)
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800216a:	f006 fd13 	bl	8008b94 <STC_SetSpeedSensor>
    EAC_StartAlignment( &EncAlignCtrlM1 );
 800216e:	4826      	ldr	r0, [pc, #152]	; (8002208 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002170:	f005 f986 	bl	8007480 <EAC_StartAlignment>
    if ( STM_NextState( &STM[M1], ALIGNMENT ) == true )
 8002174:	4822      	ldr	r0, [pc, #136]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 8002176:	2102      	movs	r1, #2
 8002178:	f006 fdee 	bl	8008d58 <STM_NextState>
 800217c:	2800      	cmp	r0, #0
 800217e:	f43f af49 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
 8002182:	e752      	b.n	800202a <TSK_MediumFrequencyTaskM1+0x6e>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8002184:	f7ff ff00 	bl	8001f88 <TSK_ChargeBootCapDelayHasElapsedM1>
 8002188:	2800      	cmp	r0, #0
 800218a:	f43f af43 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 800218e:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 8002190:	2100      	movs	r1, #0
 8002192:	6818      	ldr	r0, [r3, #0]
 8002194:	f005 fdf0 	bl	8007d78 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8002198:	2111      	movs	r1, #17
 800219a:	4819      	ldr	r0, [pc, #100]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 800219c:	f006 fddc 	bl	8008d58 <STM_NextState>
 80021a0:	e738      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 80021a2:	4b18      	ldr	r3, [pc, #96]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 80021a4:	2101      	movs	r1, #1
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	f005 fde6 	bl	8007d78 <PWMC_CurrentReadingCalibr>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	f43f af31 	beq.w	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      STM_NextState( &STM[M1], CLEAR );
 80021b2:	2112      	movs	r1, #18
 80021b4:	4812      	ldr	r0, [pc, #72]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80021b6:	f006 fdcf 	bl	8008d58 <STM_NextState>
 80021ba:	e72b      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
    R3_2_TurnOnLowSides( pwmcHandle[M1] );
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
 80021be:	6818      	ldr	r0, [r3, #0]
 80021c0:	f005 ff06 	bl	8007fd0 <R3_2_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 80021c4:	2014      	movs	r0, #20
 80021c6:	f7ff fed9 	bl	8001f7c <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 80021ca:	2110      	movs	r1, #16
 80021cc:	480c      	ldr	r0, [pc, #48]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80021ce:	f006 fdc3 	bl	8008d58 <STM_NextState>
    break;
 80021d2:	e71f      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
      R3_2_SwitchOffPWM( pwmcHandle[M1] );
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <TSK_MediumFrequencyTaskM1+0x248>)
      STC_SetControlMode( pSTC[M1], STC_SPEED_MODE );
 80021d6:	4c0d      	ldr	r4, [pc, #52]	; (800220c <TSK_MediumFrequencyTaskM1+0x250>)
      R3_2_SwitchOffPWM( pwmcHandle[M1] );
 80021d8:	6818      	ldr	r0, [r3, #0]
 80021da:	f005 ff6b 	bl	80080b4 <R3_2_SwitchOffPWM>
      STC_SetControlMode( pSTC[M1], STC_SPEED_MODE );
 80021de:	6820      	ldr	r0, [r4, #0]
 80021e0:	2101      	movs	r1, #1
 80021e2:	f006 fcf3 	bl	8008bcc <STC_SetControlMode>
      STC_SetSpeedSensor( pSTC[M1], &ENCODER_M1._Super );
 80021e6:	6820      	ldr	r0, [r4, #0]
 80021e8:	4904      	ldr	r1, [pc, #16]	; (80021fc <TSK_MediumFrequencyTaskM1+0x240>)
 80021ea:	f006 fcd3 	bl	8008b94 <STC_SetSpeedSensor>
      STM_NextState( &STM[M1], ANY_STOP );
 80021ee:	2107      	movs	r1, #7
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <TSK_MediumFrequencyTaskM1+0x244>)
 80021f2:	f006 fdb1 	bl	8008d58 <STM_NextState>
 80021f6:	e70d      	b.n	8002014 <TSK_MediumFrequencyTaskM1+0x58>
 80021f8:	20000a3c 	.word	0x20000a3c
 80021fc:	200000b4 	.word	0x200000b4
 8002200:	20000a30 	.word	0x20000a30
 8002204:	20000978 	.word	0x20000978
 8002208:	20000130 	.word	0x20000130
 800220c:	20000a44 	.word	0x20000a44
 8002210:	20000990 	.word	0x20000990
 8002214:	20000988 	.word	0x20000988
 8002218:	200003fc 	.word	0x200003fc

0800221c <MC_Scheduler>:
{
 800221c:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 800221e:	4b11      	ldr	r3, [pc, #68]	; (8002264 <MC_Scheduler+0x48>)
 8002220:	781c      	ldrb	r4, [r3, #0]
 8002222:	2c01      	cmp	r4, #1
 8002224:	d000      	beq.n	8002228 <MC_Scheduler+0xc>
}
 8002226:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 8002228:	4d0f      	ldr	r5, [pc, #60]	; (8002268 <MC_Scheduler+0x4c>)
 800222a:	882b      	ldrh	r3, [r5, #0]
 800222c:	b29b      	uxth	r3, r3
 800222e:	b1ab      	cbz	r3, 800225c <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 8002230:	882b      	ldrh	r3, [r5, #0]
 8002232:	3b01      	subs	r3, #1
 8002234:	b29b      	uxth	r3, r3
 8002236:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8002238:	4a0c      	ldr	r2, [pc, #48]	; (800226c <MC_Scheduler+0x50>)
 800223a:	8813      	ldrh	r3, [r2, #0]
 800223c:	b29b      	uxth	r3, r3
 800223e:	b11b      	cbz	r3, 8002248 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8002240:	8813      	ldrh	r3, [r2, #0]
 8002242:	3b01      	subs	r3, #1
 8002244:	b29b      	uxth	r3, r3
 8002246:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 8002248:	4a09      	ldr	r2, [pc, #36]	; (8002270 <MC_Scheduler+0x54>)
 800224a:	8813      	ldrh	r3, [r2, #0]
 800224c:	b29b      	uxth	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0e9      	beq.n	8002226 <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8002252:	8813      	ldrh	r3, [r2, #0]
 8002254:	3b01      	subs	r3, #1
 8002256:	b29b      	uxth	r3, r3
 8002258:	8013      	strh	r3, [r2, #0]
}
 800225a:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 800225c:	f7ff feae 	bl	8001fbc <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8002260:	802c      	strh	r4, [r5, #0]
 8002262:	e7e9      	b.n	8002238 <MC_Scheduler+0x1c>
 8002264:	20000650 	.word	0x20000650
 8002268:	20000654 	.word	0x20000654
 800226c:	20000652 	.word	0x20000652
 8002270:	20000656 	.word	0x20000656

08002274 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8002274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  ENC_CalcAngle(&ENCODER_M1);   /* if not sensorless then 2nd parameter is MC_NULL*/
 8002278:	4832      	ldr	r0, [pc, #200]	; (8002344 <TSK_HighFrequencyTask+0xd0>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800227a:	4f33      	ldr	r7, [pc, #204]	; (8002348 <TSK_HighFrequencyTask+0xd4>)
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800227c:	4c33      	ldr	r4, [pc, #204]	; (800234c <TSK_HighFrequencyTask+0xd8>)
{
 800227e:	b086      	sub	sp, #24
  ENC_CalcAngle(&ENCODER_M1);   /* if not sensorless then 2nd parameter is MC_NULL*/
 8002280:	f005 f994 	bl	80075ac <ENC_CalcAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002284:	4b32      	ldr	r3, [pc, #200]	; (8002350 <TSK_HighFrequencyTask+0xdc>)
 8002286:	6818      	ldr	r0, [r3, #0]
 8002288:	f006 fc86 	bl	8008b98 <STC_GetSpeedSensor>
 800228c:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 800228e:	f006 fc2b 	bl	8008ae8 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002292:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8002294:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002296:	6838      	ldr	r0, [r7, #0]
 8002298:	f005 fc42 	bl	8007b20 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 800229c:	f000 fef8 	bl	8003090 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 80022a0:	f000 feac 	bl	8002ffc <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 80022a4:	9803      	ldr	r0, [sp, #12]
 80022a6:	f7ff fc27 	bl	8001af8 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022aa:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 80022ac:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022ae:	f7ff fc65 	bl	8001b7c <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 80022b2:	4a28      	ldr	r2, [pc, #160]	; (8002354 <TSK_HighFrequencyTask+0xe0>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80022b4:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80022b8:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80022ba:	b203      	sxth	r3, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 80022bc:	1ac9      	subs	r1, r1, r3
 80022be:	6810      	ldr	r0, [r2, #0]
 80022c0:	f005 fb56 	bl	8007970 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80022c4:	f9bd 2006 	ldrsh.w	r2, [sp, #6]
  Vqd.d = PI_Controller(pPIDId[M1],
 80022c8:	4b23      	ldr	r3, [pc, #140]	; (8002358 <TSK_HighFrequencyTask+0xe4>)
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80022ca:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.q = PI_Controller(pPIDIq[M1],
 80022ce:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 80022d0:	1a89      	subs	r1, r1, r2
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	f005 fb4c 	bl	8007970 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <TSK_HighFrequencyTask+0xe8>)
 80022da:	f8ad 8008 	strh.w	r8, [sp, #8]
 80022de:	f8ad 000a 	strh.w	r0, [sp, #10]
 80022e2:	9902      	ldr	r1, [sp, #8]
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	f005 f88f 	bl	8007408 <Circle_Limitation>
 80022ea:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 80022ec:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 80022ee:	fa0f f883 	sxth.w	r8, r3
 80022f2:	141d      	asrs	r5, r3, #16
 80022f4:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 80022f6:	f006 fbff 	bl	8008af8 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80022fa:	4631      	mov	r1, r6
 80022fc:	9802      	ldr	r0, [sp, #8]
 80022fe:	f7ff fc7f 	bl	8001c00 <MCM_Rev_Park>
 8002302:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002304:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002306:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002308:	f005 fc0c 	bl	8007b24 <PWMC_SetPhaseVoltage>
 800230c:	4601      	mov	r1, r0
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 800230e:	9803      	ldr	r0, [sp, #12]
 8002310:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002312:	9804      	ldr	r0, [sp, #16]
 8002314:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002316:	9801      	ldr	r0, [sp, #4]
 8002318:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_FOC_DURATION)
 800231a:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 800231c:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 800231e:	f8a4 8016 	strh.w	r8, [r4, #22]
 8002322:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].hElAngle = hElAngle;
 8002324:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002326:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_FOC_DURATION)
 800232a:	d003      	beq.n	8002334 <TSK_HighFrequencyTask+0xc0>
}
 800232c:	2000      	movs	r0, #0
 800232e:	b006      	add	sp, #24
 8002330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8002334:	2200      	movs	r2, #0
 8002336:	480a      	ldr	r0, [pc, #40]	; (8002360 <TSK_HighFrequencyTask+0xec>)
 8002338:	f006 fcf0 	bl	8008d1c <STM_FaultProcessing>
}
 800233c:	2000      	movs	r0, #0
 800233e:	b006      	add	sp, #24
 8002340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002344:	200000b4 	.word	0x200000b4
 8002348:	20000978 	.word	0x20000978
 800234c:	20000990 	.word	0x20000990
 8002350:	20000a44 	.word	0x20000a44
 8002354:	20000984 	.word	0x20000984
 8002358:	20000a40 	.word	0x20000a40
 800235c:	20000a0c 	.word	0x20000a0c
 8002360:	20000a30 	.word	0x20000a30

08002364 <TSK_SafetyTask_LSON>:
  * @param  motor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_LSON(uint8_t bMotor)
{
 8002364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END TSK_SafetyTask_LSON 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  bool TurnOnLowSideAction;

  TurnOnLowSideAction = PWMC_GetTurnOnLowSidesAction(pwmcHandle[bMotor]);
 8002368:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002468 <TSK_SafetyTask_LSON+0x104>
{
 800236c:	4604      	mov	r4, r0
  TurnOnLowSideAction = PWMC_GetTurnOnLowSidesAction(pwmcHandle[bMotor]);
 800236e:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8002372:	f005 fd2f 	bl	8007dd4 <PWMC_GetTurnOnLowSidesAction>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. */
 8002376:	4b37      	ldr	r3, [pc, #220]	; (8002454 <TSK_SafetyTask_LSON+0xf0>)
  TurnOnLowSideAction = PWMC_GetTurnOnLowSidesAction(pwmcHandle[bMotor]);
 8002378:	4607      	mov	r7, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. */
 800237a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800237e:	f005 faa5 	bl	80078cc <NTC_CalcAvTemp>
 8002382:	4606      	mov	r6, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002384:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8002388:	f005 fd22 	bl	8007dd0 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. */
 800238c:	f026 0608 	bic.w	r6, r6, #8
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002390:	4330      	orrs	r0, r6
 8002392:	b285      	uxth	r5, r0
                                                                                (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  /* USER CODE BEGIN TSK_SafetyTask_LSON 1 */

  /* USER CODE END TSK_SafetyTask_LSON 1 */
  if(bMotor == M1)
 8002394:	2c00      	cmp	r4, #0
 8002396:	d039      	beq.n	800240c <TSK_SafetyTask_LSON+0xa8>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(pBusSensorM1);
  }
  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8002398:	4e2f      	ldr	r6, [pc, #188]	; (8002458 <TSK_SafetyTask_LSON+0xf4>)
 800239a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800239e:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 80023a2:	43ea      	mvns	r2, r5
 80023a4:	4630      	mov	r0, r6
 80023a6:	b292      	uxth	r2, r2
 80023a8:	4629      	mov	r1, r5
 80023aa:	f006 fcb7 	bl	8008d1c <STM_FaultProcessing>
  if (((CodeReturn & MC_OVER_VOLT) == MC_OVER_VOLT) && (TurnOnLowSideAction == false))
 80023ae:	07ab      	lsls	r3, r5, #30
 80023b0:	d51b      	bpl.n	80023ea <TSK_SafetyTask_LSON+0x86>
 80023b2:	b14f      	cbz	r7, 80023c8 <TSK_SafetyTask_LSON+0x64>
    /* USER CODE END TSK_SafetyTask_LSON 2 */
    PWMC_TurnOnLowSides(pwmcHandle[bMotor]); /* Turn on Low side switches */
  }
  else
  {
    switch (STM_GetState(&STM[bMotor])) /* Is state equal to FAULT_NOW or FAULT_OVER */
 80023b4:	4630      	mov	r0, r6
 80023b6:	f006 fd43 	bl	8008e40 <STM_GetState>
 80023ba:	280a      	cmp	r0, #10
 80023bc:	d002      	beq.n	80023c4 <TSK_SafetyTask_LSON+0x60>
 80023be:	280b      	cmp	r0, #11
 80023c0:	d000      	beq.n	80023c4 <TSK_SafetyTask_LSON+0x60>
 80023c2:	b1e8      	cbz	r0, 8002400 <TSK_SafetyTask_LSON+0x9c>
    }
  }
  /* USER CODE BEGIN TSK_SafetyTask_LSON 6 */

  /* USER CODE END TSK_SafetyTask_LSON 6 */
}
 80023c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (pEAC[bMotor] != MC_NULL)
 80023c8:	4b24      	ldr	r3, [pc, #144]	; (800245c <TSK_SafetyTask_LSON+0xf8>)
 80023ca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80023ce:	b110      	cbz	r0, 80023d6 <TSK_SafetyTask_LSON+0x72>
      EAC_SetRestartState( pEAC[bMotor], false );
 80023d0:	4639      	mov	r1, r7
 80023d2:	f005 f897 	bl	8007504 <EAC_SetRestartState>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]); /* Required before //PWMC_TurnOnLowSides */
 80023d6:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 80023da:	f005 fccb 	bl	8007d74 <PWMC_SwitchOffPWM>
    PWMC_TurnOnLowSides(pwmcHandle[bMotor]); /* Turn on Low side switches */
 80023de:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
}
 80023e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    PWMC_TurnOnLowSides(pwmcHandle[bMotor]); /* Turn on Low side switches */
 80023e6:	f005 bcf1 	b.w	8007dcc <PWMC_TurnOnLowSides>
    switch (STM_GetState(&STM[bMotor])) /* Is state equal to FAULT_NOW or FAULT_OVER */
 80023ea:	4630      	mov	r0, r6
 80023ec:	f006 fd28 	bl	8008e40 <STM_GetState>
 80023f0:	280a      	cmp	r0, #10
 80023f2:	d014      	beq.n	800241e <TSK_SafetyTask_LSON+0xba>
 80023f4:	280b      	cmp	r0, #11
 80023f6:	d029      	beq.n	800244c <TSK_SafetyTask_LSON+0xe8>
 80023f8:	2800      	cmp	r0, #0
 80023fa:	d1e3      	bne.n	80023c4 <TSK_SafetyTask_LSON+0x60>
        if (TurnOnLowSideAction == true)
 80023fc:	2f00      	cmp	r7, #0
 80023fe:	d0e1      	beq.n	80023c4 <TSK_SafetyTask_LSON+0x60>
          PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002400:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
}
 8002404:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002408:	f005 bcb4 	b.w	8007d74 <PWMC_SwitchOffPWM>
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(pBusSensorM1);
 800240c:	4b14      	ldr	r3, [pc, #80]	; (8002460 <TSK_SafetyTask_LSON+0xfc>)
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	f006 fb2c 	bl	8008a6c <RVBS_CalcAvVbus>
 8002414:	f020 0008 	bic.w	r0, r0, #8
 8002418:	4305      	orrs	r5, r0
 800241a:	b2ad      	uxth	r5, r5
 800241c:	e7bc      	b.n	8002398 <TSK_SafetyTask_LSON+0x34>
        if (TurnOnLowSideAction == false)
 800241e:	2f00      	cmp	r7, #0
 8002420:	d1d0      	bne.n	80023c4 <TSK_SafetyTask_LSON+0x60>
          if (pEAC[bMotor] != MC_NULL)
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <TSK_SafetyTask_LSON+0xf8>)
 8002424:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002428:	b110      	cbz	r0, 8002430 <TSK_SafetyTask_LSON+0xcc>
            EAC_SetRestartState( pEAC[bMotor], false );
 800242a:	4639      	mov	r1, r7
 800242c:	f005 f86a 	bl	8007504 <EAC_SetRestartState>
          PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002430:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8002434:	f005 fc9e 	bl	8007d74 <PWMC_SwitchOffPWM>
          FOC_Clear(bMotor);
 8002438:	4620      	mov	r0, r4
 800243a:	f7ff fc39 	bl	8001cb0 <FOC_Clear>
          MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <TSK_SafetyTask_LSON+0x100>)
 8002440:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8002444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8002448:	f005 b9ea 	b.w	8007820 <MPM_Clear>
        if (TurnOnLowSideAction == false)
 800244c:	2f00      	cmp	r7, #0
 800244e:	d0d7      	beq.n	8002400 <TSK_SafetyTask_LSON+0x9c>
 8002450:	e7b8      	b.n	80023c4 <TSK_SafetyTask_LSON+0x60>
 8002452:	bf00      	nop
 8002454:	20000974 	.word	0x20000974
 8002458:	20000a30 	.word	0x20000a30
 800245c:	20000980 	.word	0x20000980
 8002460:	20000a10 	.word	0x20000a10
 8002464:	20000a3c 	.word	0x20000a3c
 8002468:	20000978 	.word	0x20000978

0800246c <TSK_SafetyTask>:
{
 800246c:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <TSK_SafetyTask+0x1c>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d000      	beq.n	8002478 <TSK_SafetyTask+0xc>
}
 8002476:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_LSON(M1);
 8002478:	2000      	movs	r0, #0
 800247a:	f7ff ff73 	bl	8002364 <TSK_SafetyTask_LSON>
}
 800247e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8002482:	f000 bd8b 	b.w	8002f9c <RCM_ExecUserConv>
 8002486:	bf00      	nop
 8002488:	20000650 	.word	0x20000650

0800248c <MC_RunMotorControlTasks>:
{
 800248c:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 800248e:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <MC_RunMotorControlTasks+0x1c>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	b903      	cbnz	r3, 8002496 <MC_RunMotorControlTasks+0xa>
}
 8002494:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8002496:	f7ff fec1 	bl	800221c <MC_Scheduler>
    TSK_SafetyTask();
 800249a:	f7ff ffe7 	bl	800246c <TSK_SafetyTask>
}
 800249e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 80024a2:	f001 b90b 	b.w	80036bc <UI_Scheduler>
 80024a6:	bf00      	nop
 80024a8:	20000650 	.word	0x20000650

080024ac <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80024ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 80024ae:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <TSK_HardwareFaultTask+0x18>)
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	f005 fdff 	bl	80080b4 <R3_2_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80024b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 80024ba:	4803      	ldr	r0, [pc, #12]	; (80024c8 <TSK_HardwareFaultTask+0x1c>)
 80024bc:	2200      	movs	r2, #0
 80024be:	2180      	movs	r1, #128	; 0x80
 80024c0:	f006 bc2c 	b.w	8008d1c <STM_FaultProcessing>
 80024c4:	20000978 	.word	0x20000978
 80024c8:	20000a30 	.word	0x20000a30

080024cc <mc_lock_pins>:
 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80024cc:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024ce:	4a39      	ldr	r2, [pc, #228]	; (80025b4 <mc_lock_pins+0xe8>)
 80024d0:	4939      	ldr	r1, [pc, #228]	; (80025b8 <mc_lock_pins+0xec>)
 80024d2:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024d4:	2040      	movs	r0, #64	; 0x40
 80024d6:	61d0      	str	r0, [r2, #28]
 80024d8:	b08e      	sub	sp, #56	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024da:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80024dc:	69d3      	ldr	r3, [r2, #28]
 80024de:	930d      	str	r3, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024e0:	4c36      	ldr	r4, [pc, #216]	; (80025bc <mc_lock_pins+0xf0>)
  (void) temp;
 80024e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024e4:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024e6:	2780      	movs	r7, #128	; 0x80
 80024e8:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024ea:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80024ec:	69d3      	ldr	r3, [r2, #28]
 80024ee:	930c      	str	r3, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
  (void) temp;
 80024f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024f6:	4d32      	ldr	r5, [pc, #200]	; (80025c0 <mc_lock_pins+0xf4>)
 80024f8:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80024fa:	2620      	movs	r6, #32
 80024fc:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024fe:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002500:	69dd      	ldr	r5, [r3, #28]
 8002502:	950b      	str	r5, [sp, #44]	; 0x2c
  (void) temp;
 8002504:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002506:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002508:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800250a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800250c:	69d9      	ldr	r1, [r3, #28]
 800250e:	910a      	str	r1, [sp, #40]	; 0x28
  (void) temp;
 8002510:	980a      	ldr	r0, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002512:	492c      	ldr	r1, [pc, #176]	; (80025c4 <mc_lock_pins+0xf8>)
 8002514:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002516:	f44f 7080 	mov.w	r0, #256	; 0x100
 800251a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800251c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800251e:	69d9      	ldr	r1, [r3, #28]
 8002520:	9109      	str	r1, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002522:	f44f 7000 	mov.w	r0, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002526:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  (void) temp;
 800252a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800252c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800252e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002530:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002532:	69d9      	ldr	r1, [r3, #28]
 8002534:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002536:	2501      	movs	r5, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002538:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  (void) temp;
 800253c:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800253e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002540:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002542:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002544:	69d0      	ldr	r0, [r2, #28]
 8002546:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002548:	f44f 6680 	mov.w	r6, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800254c:	f44f 3082 	mov.w	r0, #66560	; 0x10400
  (void) temp;
 8002550:	f8dd c01c 	ldr.w	ip, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002554:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002556:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002558:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800255a:	69d8      	ldr	r0, [r3, #28]
 800255c:	9006      	str	r0, [sp, #24]
  (void) temp;
 800255e:	9e06      	ldr	r6, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002560:	4819      	ldr	r0, [pc, #100]	; (80025c8 <mc_lock_pins+0xfc>)
 8002562:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002564:	2602      	movs	r6, #2
 8002566:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002568:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800256a:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800256e:	f8cd c014 	str.w	ip, [sp, #20]
  (void) temp;
 8002572:	f8dd c014 	ldr.w	ip, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002576:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002578:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800257a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800257c:	69dc      	ldr	r4, [r3, #28]
 800257e:	9404      	str	r4, [sp, #16]
  (void) temp;
 8002580:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002582:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002584:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002586:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002588:	69d8      	ldr	r0, [r3, #28]
 800258a:	9003      	str	r0, [sp, #12]
  (void) temp;
 800258c:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800258e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002590:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002592:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	9302      	str	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002598:	f44f 6100 	mov.w	r1, #2048	; 0x800
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800259c:	f44f 3384 	mov.w	r3, #67584	; 0x10800
  (void) temp;
 80025a0:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025a2:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025a4:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025a6:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025a8:	69d3      	ldr	r3, [r2, #28]
 80025aa:	9301      	str	r3, [sp, #4]
  (void) temp;
 80025ac:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 80025ae:	b00e      	add	sp, #56	; 0x38
 80025b0:	bcf0      	pop	{r4, r5, r6, r7}
 80025b2:	4770      	bx	lr
 80025b4:	48000400 	.word	0x48000400
 80025b8:	00010040 	.word	0x00010040
 80025bc:	00010080 	.word	0x00010080
 80025c0:	00010020 	.word	0x00010020
 80025c4:	00010100 	.word	0x00010100
 80025c8:	00010002 	.word	0x00010002

080025cc <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	460c      	mov	r4, r1
 80025d0:	b08d      	sub	sp, #52	; 0x34
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 80025d2:	2100      	movs	r1, #0
{
 80025d4:	4616      	mov	r6, r2
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 80025d6:	0962      	lsrs	r2, r4, #5
{
 80025d8:	461f      	mov	r7, r3
 80025da:	4605      	mov	r5, r0
  bool bNoError = false; // Default is error
 80025dc:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 80025e0:	d122      	bne.n	8002628 <MCP_ReceivedFrame+0x5c>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 80025e2:	2c12      	cmp	r4, #18
 80025e4:	d814      	bhi.n	8002610 <MCP_ReceivedFrame+0x44>
 80025e6:	e8df f014 	tbh	[pc, r4, lsl #1]
 80025ea:	0016      	.short	0x0016
 80025ec:	00d1003f 	.word	0x00d1003f
 80025f0:	00130163 	.word	0x00130163
 80025f4:	01700013 	.word	0x01700013
 80025f8:	01f80241 	.word	0x01f80241
 80025fc:	019d021c 	.word	0x019d021c
 8002600:	01cc01b5 	.word	0x01cc01b5
 8002604:	001301e5 	.word	0x001301e5
 8002608:	00130013 	.word	0x00130013
 800260c:	00160013 	.word	0x00160013
    }
    break;

  default:
    {
      bErrorCode = ERROR_BAD_FRAME_ID;
 8002610:	2301      	movs	r3, #1
 8002612:	f88d 300e 	strb.w	r3, [sp, #14]
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8002616:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 800261a:	2301      	movs	r3, #1
 800261c:	f10d 020e 	add.w	r2, sp, #14
 8002620:	21ff      	movs	r1, #255	; 0xff
 8002622:	47a0      	blx	r4
    }
  }
}
 8002624:	b00d      	add	sp, #52	; 0x34
 8002626:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 8002628:	3a01      	subs	r2, #1
 800262a:	f001 f889 	bl	8003740 <UI_SetReg>
 800262e:	2800      	cmp	r0, #0
 8002630:	f000 8234 	beq.w	8002a9c <MCP_ReceivedFrame+0x4d0>
  switch (Code)
 8002634:	f004 041f 	and.w	r4, r4, #31
 8002638:	2c12      	cmp	r4, #18
 800263a:	f200 8238 	bhi.w	8002aae <MCP_ReceivedFrame+0x4e2>
 800263e:	e8df f014 	tbh	[pc, r4, lsl #1]
 8002642:	01ea      	.short	0x01ea
 8002644:	00a50013 	.word	0x00a50013
 8002648:	02360137 	.word	0x02360137
 800264c:	01440236 	.word	0x01440236
 8002650:	01cc0215 	.word	0x01cc0215
 8002654:	017101f0 	.word	0x017101f0
 8002658:	01a00189 	.word	0x01a00189
 800265c:	023601b9 	.word	0x023601b9
 8002660:	02360236 	.word	0x02360236
 8002664:	01ea0236 	.word	0x01ea0236
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002668:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 800266a:	2305      	movs	r3, #5
 800266c:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8002670:	2988      	cmp	r1, #136	; 0x88
 8002672:	f200 8237 	bhi.w	8002ae4 <MCP_ReceivedFrame+0x518>
 8002676:	e8df f011 	tbh	[pc, r1, lsl #1]
 800267a:	028c      	.short	0x028c
 800267c:	02350235 	.word	0x02350235
 8002680:	02350282 	.word	0x02350282
 8002684:	023e023e 	.word	0x023e023e
 8002688:	023e023e 	.word	0x023e023e
 800268c:	023e023e 	.word	0x023e023e
 8002690:	023e023e 	.word	0x023e023e
 8002694:	023e023e 	.word	0x023e023e
 8002698:	025d023e 	.word	0x025d023e
 800269c:	0235025d 	.word	0x0235025d
 80026a0:	023e0235 	.word	0x023e0235
 80026a4:	023e023e 	.word	0x023e023e
 80026a8:	023e023e 	.word	0x023e023e
 80026ac:	02350235 	.word	0x02350235
 80026b0:	01510235 	.word	0x01510235
 80026b4:	02350151 	.word	0x02350151
 80026b8:	02350235 	.word	0x02350235
 80026bc:	02350235 	.word	0x02350235
 80026c0:	02350235 	.word	0x02350235
 80026c4:	02350235 	.word	0x02350235
 80026c8:	02350235 	.word	0x02350235
 80026cc:	02350235 	.word	0x02350235
 80026d0:	02350235 	.word	0x02350235
 80026d4:	02350235 	.word	0x02350235
 80026d8:	02350235 	.word	0x02350235
 80026dc:	02350235 	.word	0x02350235
 80026e0:	02350235 	.word	0x02350235
 80026e4:	02350235 	.word	0x02350235
 80026e8:	02350235 	.word	0x02350235
 80026ec:	02350235 	.word	0x02350235
 80026f0:	02350235 	.word	0x02350235
 80026f4:	02350235 	.word	0x02350235
 80026f8:	02350235 	.word	0x02350235
 80026fc:	0235023e 	.word	0x0235023e
 8002700:	02350235 	.word	0x02350235
 8002704:	025d0235 	.word	0x025d0235
 8002708:	025d025d 	.word	0x025d025d
 800270c:	02350235 	.word	0x02350235
 8002710:	02350235 	.word	0x02350235
 8002714:	02350235 	.word	0x02350235
 8002718:	0235023e 	.word	0x0235023e
 800271c:	02350235 	.word	0x02350235
 8002720:	023e023e 	.word	0x023e023e
 8002724:	023e023e 	.word	0x023e023e
 8002728:	023e023e 	.word	0x023e023e
 800272c:	0235023e 	.word	0x0235023e
 8002730:	0235025d 	.word	0x0235025d
 8002734:	02350235 	.word	0x02350235
 8002738:	02350235 	.word	0x02350235
 800273c:	0235023e 	.word	0x0235023e
 8002740:	023e0235 	.word	0x023e0235
 8002744:	0235023e 	.word	0x0235023e
 8002748:	02350235 	.word	0x02350235
 800274c:	02350235 	.word	0x02350235
 8002750:	02350235 	.word	0x02350235
 8002754:	02350235 	.word	0x02350235
 8002758:	02350235 	.word	0x02350235
 800275c:	02350235 	.word	0x02350235
 8002760:	02820235 	.word	0x02820235
 8002764:	025d025d 	.word	0x025d025d
 8002768:	025d025d 	.word	0x025d025d
 800276c:	0235025d 	.word	0x0235025d
 8002770:	02350235 	.word	0x02350235
 8002774:	025d025d 	.word	0x025d025d
 8002778:	02350235 	.word	0x02350235
 800277c:	02350235 	.word	0x02350235
 8002780:	02350235 	.word	0x02350235
 8002784:	023e0235 	.word	0x023e0235
 8002788:	023e023e 	.word	0x023e023e
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 800278c:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 800278e:	2303      	movs	r3, #3
 8002790:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8002794:	2988      	cmp	r1, #136	; 0x88
 8002796:	f200 813e 	bhi.w	8002a16 <MCP_ReceivedFrame+0x44a>
 800279a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800279e:	01de      	.short	0x01de
 80027a0:	01de01b9 	.word	0x01de01b9
 80027a4:	01b901de 	.word	0x01b901de
 80027a8:	01910191 	.word	0x01910191
 80027ac:	01910191 	.word	0x01910191
 80027b0:	01910191 	.word	0x01910191
 80027b4:	01910191 	.word	0x01910191
 80027b8:	01910191 	.word	0x01910191
 80027bc:	01910191 	.word	0x01910191
 80027c0:	01910191 	.word	0x01910191
 80027c4:	01910191 	.word	0x01910191
 80027c8:	01910191 	.word	0x01910191
 80027cc:	01910191 	.word	0x01910191
 80027d0:	01910191 	.word	0x01910191
 80027d4:	013c0191 	.word	0x013c0191
 80027d8:	01b9013c 	.word	0x01b9013c
 80027dc:	01910191 	.word	0x01910191
 80027e0:	01de0191 	.word	0x01de0191
 80027e4:	013c013c 	.word	0x013c013c
 80027e8:	013c013c 	.word	0x013c013c
 80027ec:	013c013c 	.word	0x013c013c
 80027f0:	013c013c 	.word	0x013c013c
 80027f4:	013c013c 	.word	0x013c013c
 80027f8:	013c013c 	.word	0x013c013c
 80027fc:	013c013c 	.word	0x013c013c
 8002800:	013c013c 	.word	0x013c013c
 8002804:	013c013c 	.word	0x013c013c
 8002808:	013c013c 	.word	0x013c013c
 800280c:	013c013c 	.word	0x013c013c
 8002810:	013c013c 	.word	0x013c013c
 8002814:	013c013c 	.word	0x013c013c
 8002818:	013c013c 	.word	0x013c013c
 800281c:	013c013c 	.word	0x013c013c
 8002820:	013c0191 	.word	0x013c0191
 8002824:	013c013c 	.word	0x013c013c
 8002828:	01b9013c 	.word	0x01b9013c
 800282c:	01b901b9 	.word	0x01b901b9
 8002830:	01910191 	.word	0x01910191
 8002834:	01910191 	.word	0x01910191
 8002838:	01b901de 	.word	0x01b901de
 800283c:	01910191 	.word	0x01910191
 8002840:	01910191 	.word	0x01910191
 8002844:	01910191 	.word	0x01910191
 8002848:	01910191 	.word	0x01910191
 800284c:	01910191 	.word	0x01910191
 8002850:	01de0191 	.word	0x01de0191
 8002854:	013c01b9 	.word	0x013c01b9
 8002858:	01910191 	.word	0x01910191
 800285c:	01910191 	.word	0x01910191
 8002860:	013c0191 	.word	0x013c0191
 8002864:	0191013c 	.word	0x0191013c
 8002868:	01de0191 	.word	0x01de0191
 800286c:	01b901de 	.word	0x01b901de
 8002870:	01b901b9 	.word	0x01b901b9
 8002874:	01b901b9 	.word	0x01b901b9
 8002878:	019101de 	.word	0x019101de
 800287c:	01b90191 	.word	0x01b90191
 8002880:	0191013c 	.word	0x0191013c
 8002884:	01de0191 	.word	0x01de0191
 8002888:	01b901b9 	.word	0x01b901b9
 800288c:	01b901b9 	.word	0x01b901b9
 8002890:	01b901b9 	.word	0x01b901b9
 8002894:	01b901b9 	.word	0x01b901b9
 8002898:	01b901b9 	.word	0x01b901b9
 800289c:	01de01b9 	.word	0x01de01b9
 80028a0:	01de013c 	.word	0x01de013c
 80028a4:	01b901b9 	.word	0x01b901b9
 80028a8:	019101b9 	.word	0x019101b9
 80028ac:	01910191 	.word	0x01910191
      bErrorCode = ERROR_CODE_WRONG_CMD;
 80028b0:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 80028b2:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 80028b4:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 80028b8:	4628      	mov	r0, r5
 80028ba:	f001 fa03 	bl	8003cc4 <UI_ExecCmd>
 80028be:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 80028c2:	2800      	cmp	r0, #0
 80028c4:	f43f aea7 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 80028c8:	e03c      	b.n	8002944 <MCP_ReceivedFrame+0x378>
 80028ca:	ac04      	add	r4, sp, #16
 80028cc:	2100      	movs	r1, #0
 80028ce:	4620      	mov	r0, r4
 80028d0:	2220      	movs	r2, #32
 80028d2:	f006 fc85 	bl	80091e0 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80028d6:	f8d5 60a8 	ldr.w	r6, [r5, #168]	; 0xa8
 80028da:	f10d 0012 	add.w	r0, sp, #18
 80028de:	1e71      	subs	r1, r6, #1
 80028e0:	2300      	movs	r3, #0
 80028e2:	e005      	b.n	80028f0 <MCP_ReceivedFrame+0x324>
 80028e4:	3301      	adds	r3, #1
 80028e6:	2b1d      	cmp	r3, #29
        outBuff[3+i] = pHandle->s_fwVer[i];
 80028e8:	f800 2f01 	strb.w	r2, [r0, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80028ec:	f000 815c 	beq.w	8002ba8 <MCP_ReceivedFrame+0x5dc>
 80028f0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80028f4:	2a09      	cmp	r2, #9
 80028f6:	d1f5      	bne.n	80028e4 <MCP_ReceivedFrame+0x318>
 80028f8:	1d5a      	adds	r2, r3, #5
 80028fa:	1dd9      	adds	r1, r3, #7
 80028fc:	3309      	adds	r3, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 80028fe:	5cb2      	ldrb	r2, [r6, r2]
 8002900:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 8002904:	5c72      	ldrb	r2, [r6, r1]
 8002906:	f88d 2011 	strb.w	r2, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 800290a:	5cf3      	ldrb	r3, [r6, r3]
 800290c:	f88d 3012 	strb.w	r3, [sp, #18]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8002910:	4622      	mov	r2, r4
 8002912:	2320      	movs	r3, #32
 8002914:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002918:	21f0      	movs	r1, #240	; 0xf0
 800291a:	47a0      	blx	r4
      bNoError = true;
 800291c:	2301      	movs	r3, #1
 800291e:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8002922:	e00f      	b.n	8002944 <MCP_ReceivedFrame+0x378>
      hIdRef = buffer[2] + (buffer[3] << 8);
 8002924:	78f0      	ldrb	r0, [r6, #3]
      hIqRef = buffer[0] + (buffer[1] << 8);
 8002926:	7873      	ldrb	r3, [r6, #1]
      hIdRef = buffer[2] + (buffer[3] << 8);
 8002928:	78b2      	ldrb	r2, [r6, #2]
      hIqRef = buffer[0] + (buffer[1] << 8);
 800292a:	7831      	ldrb	r1, [r6, #0]
      hIdRef = buffer[2] + (buffer[3] << 8);
 800292c:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      hIqRef = buffer[0] + (buffer[1] << 8);
 8002930:	eb01 2103 	add.w	r1, r1, r3, lsl #8
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 8002934:	b212      	sxth	r2, r2
 8002936:	b209      	sxth	r1, r1
 8002938:	4628      	mov	r0, r5
 800293a:	f001 fa55 	bl	8003de8 <UI_SetCurrentReferences>
      bNoError = true;
 800293e:	2301      	movs	r3, #1
 8002940:	f88d 3009 	strb.w	r3, [sp, #9]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 8002944:	2300      	movs	r3, #0
 8002946:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 800294a:	461a      	mov	r2, r3
 800294c:	21f0      	movs	r1, #240	; 0xf0
 800294e:	47a0      	blx	r4
}
 8002950:	b00d      	add	sp, #52	; 0x34
 8002952:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8002954:	4c96      	ldr	r4, [pc, #600]	; (8002bb0 <MCP_ReceivedFrame+0x5e4>)
      stepList.data = buffer;
 8002956:	9604      	str	r6, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8002958:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800295a:	4621      	mov	r1, r4
 800295c:	a804      	add	r0, sp, #16
      stepList.len = Size;
 800295e:	f88d 7014 	strb.w	r7, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8002962:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8002966:	f001 fa4f 	bl	8003e08 <UI_GetMPInfo>
 800296a:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 800296e:	2800      	cmp	r0, #0
 8002970:	f43f ae51 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8002974:	e9d5 0606 	ldrd	r0, r6, [r5, #24]
 8002978:	7923      	ldrb	r3, [r4, #4]
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	21f0      	movs	r1, #240	; 0xf0
 800297e:	47b0      	blx	r6
  if (RequireAck)
 8002980:	e650      	b.n	8002624 <MCP_ReceivedFrame+0x58>
 8002982:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8002986:	ac04      	add	r4, sp, #16
 8002988:	3b01      	subs	r3, #1
 800298a:	4622      	mov	r2, r4
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 800298c:	2000      	movs	r0, #0
 800298e:	e004      	b.n	800299a <MCP_ReceivedFrame+0x3ce>
 8002990:	3001      	adds	r0, #1
 8002992:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 8002994:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8002998:	d0ba      	beq.n	8002910 <MCP_ReceivedFrame+0x344>
 800299a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800299e:	b2c6      	uxtb	r6, r0
 80029a0:	2900      	cmp	r1, #0
 80029a2:	d1f5      	bne.n	8002990 <MCP_ReceivedFrame+0x3c4>
        outBuff[i] = 0;
 80029a4:	f1c6 021f 	rsb	r2, r6, #31
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	3201      	adds	r2, #1
 80029ac:	4420      	add	r0, r4
 80029ae:	f006 fc17 	bl	80091e0 <memset>
 80029b2:	e7ad      	b.n	8002910 <MCP_ReceivedFrame+0x344>
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 80029b4:	7970      	ldrb	r0, [r6, #5]
 80029b6:	7932      	ldrb	r2, [r6, #4]
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 80029b8:	7873      	ldrb	r3, [r6, #1]
 80029ba:	7831      	ldrb	r1, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 80029bc:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 80029c0:	eb01 2103 	add.w	r1, r1, r3, lsl #8
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 80029c4:	b292      	uxth	r2, r2
 80029c6:	b209      	sxth	r1, r1
 80029c8:	4628      	mov	r0, r5
 80029ca:	f001 f9c9 	bl	8003d60 <UI_ExecTorqueRamp>
 80029ce:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 80029d2:	2800      	cmp	r0, #0
 80029d4:	f43f ae1f 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 80029d8:	e7b4      	b.n	8002944 <MCP_ReceivedFrame+0x378>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 80029da:	f10d 030e 	add.w	r3, sp, #14
 80029de:	7831      	ldrb	r1, [r6, #0]
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	f10d 020a 	add.w	r2, sp, #10
 80029e6:	ab03      	add	r3, sp, #12
 80029e8:	4628      	mov	r0, r5
 80029ea:	f001 f9c3 	bl	8003d74 <UI_GetRevupData>
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 80029ee:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      outBuff[4] = (uint8_t)(FinalTorque);
 80029f2:	f8bd 100e 	ldrh.w	r1, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 80029f6:	f8bd 200a 	ldrh.w	r2, [sp, #10]
      outBuff[4] = (uint8_t)(FinalTorque);
 80029fa:	f8ad 1014 	strh.w	r1, [sp, #20]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 80029fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002a02:	005b      	lsls	r3, r3, #1
      outBuff[0] = (uint8_t)(rpm);
 8002a04:	9304      	str	r3, [sp, #16]
      outBuff[6] = (uint8_t)(Durationms);
 8002a06:	f8ad 2016 	strh.w	r2, [sp, #22]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8002a0a:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002a0e:	2308      	movs	r3, #8
 8002a10:	aa04      	add	r2, sp, #16
 8002a12:	21f0      	movs	r1, #240	; 0xf0
 8002a14:	47a0      	blx	r4
  if (RequireAck)
 8002a16:	f89d 0009 	ldrb.w	r0, [sp, #9]
    if (bNoError)
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	f43f adfb 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002a20:	e790      	b.n	8002944 <MCP_ReceivedFrame+0x378>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002a22:	78b1      	ldrb	r1, [r6, #2]
 8002a24:	7873      	ldrb	r3, [r6, #1]
 8002a26:	78f2      	ldrb	r2, [r6, #3]
 8002a28:	7934      	ldrb	r4, [r6, #4]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8002a2a:	7970      	ldrb	r0, [r6, #5]
      hDurationms = buffer[7] + (buffer[8] << 8);
 8002a2c:	7a37      	ldrb	r7, [r6, #8]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002a2e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8002a32:	eb03 4302 	add.w	r3, r3, r2, lsl #16
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8002a36:	4a5f      	ldr	r2, [pc, #380]	; (8002bb4 <MCP_ReceivedFrame+0x5e8>)
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8002a38:	79b1      	ldrb	r1, [r6, #6]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002a3a:	eb03 6304 	add.w	r3, r3, r4, lsl #24
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8002a3e:	fb82 4203 	smull	r4, r2, r2, r3
      hDurationms = buffer[7] + (buffer[8] << 8);
 8002a42:	79f4      	ldrb	r4, [r6, #7]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8002a44:	eb00 2001 	add.w	r0, r0, r1, lsl #8
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8002a48:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8002a4c:	b200      	sxth	r0, r0
      hDurationms = buffer[7] + (buffer[8] << 8);
 8002a4e:	eb04 2207 	add.w	r2, r4, r7, lsl #8
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8002a52:	7831      	ldrb	r1, [r6, #0]
 8002a54:	9000      	str	r0, [sp, #0]
 8002a56:	b21b      	sxth	r3, r3
 8002a58:	b292      	uxth	r2, r2
 8002a5a:	4628      	mov	r0, r5
 8002a5c:	f001 f9a8 	bl	8003db0 <UI_SetRevupData>
 8002a60:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002a64:	2800      	cmp	r0, #0
 8002a66:	f43f add6 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002a6a:	e76b      	b.n	8002944 <MCP_ReceivedFrame+0x378>
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002a6c:	7877      	ldrb	r7, [r6, #1]
 8002a6e:	7833      	ldrb	r3, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002a70:	7970      	ldrb	r0, [r6, #5]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002a72:	78b4      	ldrb	r4, [r6, #2]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002a74:	7932      	ldrb	r2, [r6, #4]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8002a76:	78f1      	ldrb	r1, [r6, #3]
 8002a78:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8002a7c:	eb03 4304 	add.w	r3, r3, r4, lsl #16
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8002a80:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8002a84:	eb03 6101 	add.w	r1, r3, r1, lsl #24
 8002a88:	b292      	uxth	r2, r2
 8002a8a:	4628      	mov	r0, r5
 8002a8c:	f001 f956 	bl	8003d3c <UI_ExecSpeedRamp>
 8002a90:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002a94:	2800      	cmp	r0, #0
 8002a96:	f43f adbe 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002a9a:	e753      	b.n	8002944 <MCP_ReceivedFrame+0x378>
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8002a9c:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002aa0:	230b      	movs	r3, #11
 8002aa2:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	f43f adb5 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002aac:	e74a      	b.n	8002944 <MCP_ReceivedFrame+0x378>
 8002aae:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8002ab8:	2800      	cmp	r0, #0
 8002aba:	f43f adac 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002abe:	e741      	b.n	8002944 <MCP_ReceivedFrame+0x378>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002ac0:	f10d 0209 	add.w	r2, sp, #9
 8002ac4:	4628      	mov	r0, r5
 8002ac6:	f000 fefb 	bl	80038c0 <UI_GetReg>
          if ( bNoError == true )
 8002aca:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002ace:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f43f ada0 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 8002ad6:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002ada:	2302      	movs	r3, #2
 8002adc:	aa04      	add	r2, sp, #16
 8002ade:	21f0      	movs	r1, #240	; 0xf0
 8002ae0:	47a0      	blx	r4
  if (RequireAck)
 8002ae2:	e59f      	b.n	8002624 <MCP_ReceivedFrame+0x58>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8002ae4:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002ae8:	2302      	movs	r3, #2
 8002aea:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8002aee:	2800      	cmp	r0, #0
 8002af0:	f43f ad91 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002af4:	e726      	b.n	8002944 <MCP_ReceivedFrame+0x378>
          int32_t wValue = buffer[1] + (buffer[2] << 8);
 8002af6:	78b2      	ldrb	r2, [r6, #2]
 8002af8:	7873      	ldrb	r3, [r6, #1]
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002afa:	4628      	mov	r0, r5
 8002afc:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8002b00:	f000 fe1e 	bl	8003740 <UI_SetReg>
 8002b04:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	f43f ad84 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002b0e:	e719      	b.n	8002944 <MCP_ReceivedFrame+0x378>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8002b10:	f10d 0209 	add.w	r2, sp, #9
 8002b14:	4628      	mov	r0, r5
 8002b16:	f000 fed3 	bl	80038c0 <UI_GetReg>
          if ( bNoError == true )
 8002b1a:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8002b1e:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f43f ad78 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8002b26:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	aa04      	add	r2, sp, #16
 8002b2e:	21f0      	movs	r1, #240	; 0xf0
 8002b30:	47a0      	blx	r4
  if (RequireAck)
 8002b32:	e577      	b.n	8002624 <MCP_ReceivedFrame+0x58>
          int32_t wValue = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8002b34:	78b4      	ldrb	r4, [r6, #2]
 8002b36:	7873      	ldrb	r3, [r6, #1]
 8002b38:	78f0      	ldrb	r0, [r6, #3]
 8002b3a:	7932      	ldrb	r2, [r6, #4]
 8002b3c:	eb03 2304 	add.w	r3, r3, r4, lsl #8
 8002b40:	eb03 4300 	add.w	r3, r3, r0, lsl #16
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002b44:	eb03 6202 	add.w	r2, r3, r2, lsl #24
 8002b48:	4628      	mov	r0, r5
 8002b4a:	f000 fdf9 	bl	8003740 <UI_SetReg>
 8002b4e:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002b52:	2800      	cmp	r0, #0
 8002b54:	f43f ad5f 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002b58:	e6f4      	b.n	8002944 <MCP_ReceivedFrame+0x378>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002b5a:	f10d 0209 	add.w	r2, sp, #9
 8002b5e:	4628      	mov	r0, r5
 8002b60:	f000 feae 	bl	80038c0 <UI_GetReg>
           if ( bNoError == true )
 8002b64:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8002b68:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f43f ad53 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8002b70:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002b74:	2301      	movs	r3, #1
 8002b76:	aa04      	add	r2, sp, #16
 8002b78:	21f0      	movs	r1, #240	; 0xf0
 8002b7a:	47a0      	blx	r4
  if (RequireAck)
 8002b7c:	e552      	b.n	8002624 <MCP_ReceivedFrame+0x58>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8002b7e:	7872      	ldrb	r2, [r6, #1]
 8002b80:	4628      	mov	r0, r5
 8002b82:	f000 fddd 	bl	8003740 <UI_SetReg>
 8002b86:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002b8a:	2800      	cmp	r0, #0
 8002b8c:	f43f ad43 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002b90:	e6d8      	b.n	8002944 <MCP_ReceivedFrame+0x378>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002b92:	7872      	ldrb	r2, [r6, #1]
 8002b94:	2100      	movs	r1, #0
 8002b96:	4628      	mov	r0, r5
 8002b98:	f000 fdd2 	bl	8003740 <UI_SetReg>
 8002b9c:	f88d 0009 	strb.w	r0, [sp, #9]
    if (bNoError)
 8002ba0:	2800      	cmp	r0, #0
 8002ba2:	f43f ad38 	beq.w	8002616 <MCP_ReceivedFrame+0x4a>
 8002ba6:	e6cd      	b.n	8002944 <MCP_ReceivedFrame+0x378>
 8002ba8:	2326      	movs	r3, #38	; 0x26
 8002baa:	2124      	movs	r1, #36	; 0x24
 8002bac:	2222      	movs	r2, #34	; 0x22
 8002bae:	e6a6      	b.n	80028fe <MCP_ReceivedFrame+0x332>
 8002bb0:	20000658 	.word	0x20000658
 8002bb4:	2aaaaaab 	.word	0x2aaaaaab

08002bb8 <MCP_WaitNextFrame>:
{
 8002bb8:	b510      	push	{r4, lr}
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8002bba:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002bbc:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8002bbe:	6980      	ldr	r0, [r0, #24]
 8002bc0:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 8002bc2:	2380      	movs	r3, #128	; 0x80
 8002bc4:	f884 30ac 	strb.w	r3, [r4, #172]	; 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 8002bc8:	69a0      	ldr	r0, [r4, #24]
 8002bca:	6a23      	ldr	r3, [r4, #32]
}
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 8002bd0:	4718      	bx	r3
 8002bd2:	bf00      	nop

08002bd4 <MCP_Init>:
{
 8002bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	4604      	mov	r4, r0
  FCP_SetClient( pFCP, pHandle,
 8002bda:	4f0b      	ldr	r7, [pc, #44]	; (8002c08 <MCP_Init+0x34>)
{
 8002bdc:	4608      	mov	r0, r1
 8002bde:	9909      	ldr	r1, [sp, #36]	; 0x24
  pHandle->pFCP = pFCP;
 8002be0:	61a0      	str	r0, [r4, #24]
  pHandle->s_fwVer = s_fwVer;
 8002be2:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
{
 8002be6:	4616      	mov	r6, r2
 8002be8:	461d      	mov	r5, r3
  FCP_SetClient( pFCP, pHandle,
 8002bea:	4a08      	ldr	r2, [pc, #32]	; (8002c0c <MCP_Init+0x38>)
 8002bec:	4b08      	ldr	r3, [pc, #32]	; (8002c10 <MCP_Init+0x3c>)
 8002bee:	9700      	str	r7, [sp, #0]
 8002bf0:	4621      	mov	r1, r4
{
 8002bf2:	9f08      	ldr	r7, [sp, #32]
  FCP_SetClient( pFCP, pHandle,
 8002bf4:	f004 fdf6 	bl	80077e4 <FCP_SetClient>
  pHandle->fFcpReceive = fFcpReceive;
 8002bf8:	e9c4 6507 	strd	r6, r5, [r4, #28]
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8002bfc:	6267      	str	r7, [r4, #36]	; 0x24
  MCP_WaitNextFrame(pHandle);
 8002bfe:	4620      	mov	r0, r4
 8002c00:	f7ff ffda 	bl	8002bb8 <MCP_WaitNextFrame>
}
 8002c04:	b003      	add	sp, #12
 8002c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c08:	08002c15 	.word	0x08002c15
 8002c0c:	08002c1d 	.word	0x08002c1d
 8002c10:	080025cd 	.word	0x080025cd

08002c14 <MCP_OnTimeOut>:
{
 8002c14:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8002c16:	f7ff ffcf 	bl	8002bb8 <MCP_WaitNextFrame>
}
 8002c1a:	bd08      	pop	{r3, pc}

08002c1c <MCP_SentFrame>:
{
 8002c1c:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 8002c1e:	f7ff ffcb 	bl	8002bb8 <MCP_WaitNextFrame>
}
 8002c22:	bd08      	pop	{r3, pc}

08002c24 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002c24:	b530      	push	{r4, r5, lr}
 8002c26:	b083      	sub	sp, #12
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002c28:	f002 feda 	bl	80059e0 <HAL_RCC_GetHCLKFreq>
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <MX_MotorControl_Init+0x38>)
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 8002c2e:	4d0c      	ldr	r5, [pc, #48]	; (8002c60 <MX_MotorControl_Init+0x3c>)
 8002c30:	4c0c      	ldr	r4, [pc, #48]	; (8002c64 <MX_MotorControl_Init+0x40>)
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002c32:	fba3 3000 	umull	r3, r0, r3, r0
 8002c36:	09c0      	lsrs	r0, r0, #7
 8002c38:	f002 f888 	bl	8004d4c <HAL_SYSTICK_Config>
  MCboot(pMCI,pMCT);
 8002c3c:	4629      	mov	r1, r5
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f7ff f87a 	bl	8001d38 <MCboot>
  mc_lock_pins();
 8002c44:	f7ff fc42 	bl	80024cc <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8002c48:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <MX_MotorControl_Init+0x44>)
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	4807      	ldr	r0, [pc, #28]	; (8002c6c <MX_MotorControl_Init+0x48>)
 8002c4e:	462b      	mov	r3, r5
 8002c50:	4622      	mov	r2, r4
 8002c52:	2101      	movs	r1, #1
 8002c54:	f000 fcf2 	bl	800363c <UI_TaskInit>
}
 8002c58:	b003      	add	sp, #12
 8002c5a:	bd30      	pop	{r4, r5, pc}
 8002c5c:	10624dd3 	.word	0x10624dd3
 8002c60:	20000a4c 	.word	0x20000a4c
 8002c64:	20000a48 	.word	0x20000a48
 8002c68:	0800956c 	.word	0x0800956c
 8002c6c:	20000570 	.word	0x20000570

08002c70 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002c70:	4a65      	ldr	r2, [pc, #404]	; (8002e08 <RCM_RegisterRegConv+0x198>)
 8002c72:	6813      	ldr	r3, [r2, #0]
{
 8002c74:	b470      	push	{r4, r5, r6}
 8002c76:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d07e      	beq.n	8002d7a <RCM_RegisterRegConv+0x10a>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002c7c:	7904      	ldrb	r4, [r0, #4]
 8002c7e:	7918      	ldrb	r0, [r3, #4]
 8002c80:	4284      	cmp	r4, r0
 8002c82:	d01e      	beq.n	8002cc2 <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002c84:	6855      	ldr	r5, [r2, #4]
 8002c86:	2d00      	cmp	r5, #0
 8002c88:	f000 808b 	beq.w	8002da2 <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002c8c:	792b      	ldrb	r3, [r5, #4]
 8002c8e:	42a3      	cmp	r3, r4
  uint8_t handle=255;
 8002c90:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002c94:	d079      	beq.n	8002d8a <RCM_RegisterRegConv+0x11a>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002c96:	6893      	ldr	r3, [r2, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 80a2 	beq.w	8002de2 <RCM_RegisterRegConv+0x172>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002c9e:	791d      	ldrb	r5, [r3, #4]
 8002ca0:	42a5      	cmp	r5, r4
 8002ca2:	d078      	beq.n	8002d96 <RCM_RegisterRegConv+0x126>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002ca4:	68d3      	ldr	r3, [r2, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 80a0 	beq.w	8002dec <RCM_RegisterRegConv+0x17c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002cac:	791d      	ldrb	r5, [r3, #4]
 8002cae:	42a5      	cmp	r5, r4
 8002cb0:	f000 8082 	beq.w	8002db8 <RCM_RegisterRegConv+0x148>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8002cb4:	2803      	cmp	r0, #3
 8002cb6:	bf88      	it	hi
 8002cb8:	20ff      	movhi	r0, #255	; 0xff
 8002cba:	f240 80a0 	bls.w	8002dfe <RCM_RegisterRegConv+0x18e>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8002cbe:	bc70      	pop	{r4, r5, r6}
 8002cc0:	4770      	bx	lr
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	680b      	ldr	r3, [r1, #0]
 8002cc6:	4283      	cmp	r3, r0
 8002cc8:	d1dc      	bne.n	8002c84 <RCM_RegisterRegConv+0x14>
  uint8_t i=0;
 8002cca:	2000      	movs	r0, #0
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ccc:	689c      	ldr	r4, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8002cce:	4d4f      	ldr	r5, [pc, #316]	; (8002e0c <RCM_RegisterRegConv+0x19c>)
      RCM_handle_array [handle] = regConv;
 8002cd0:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f845 2030 	str.w	r2, [r5, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8002cda:	07e5      	lsls	r5, r4, #31
 8002cdc:	d422      	bmi.n	8002d24 <RCM_RegisterRegConv+0xb4>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002cde:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002ce0:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002ce2:	f022 0204 	bic.w	r2, r2, #4
 8002ce6:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002ce8:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8002cea:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8002cec:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8002cee:	f022 0220 	bic.w	r2, r2, #32
 8002cf2:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8002cf4:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002cfc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d00:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d04:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	2a00      	cmp	r2, #0
 8002d0a:	dbfc      	blt.n	8002d06 <RCM_RegisterRegConv+0x96>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002d0c:	681a      	ldr	r2, [r3, #0]
        while (  LL_ADC_IsActiveFlag_ADRDY( regConv->regADC ) == 0)
 8002d0e:	07d4      	lsls	r4, r2, #31
 8002d10:	d408      	bmi.n	8002d24 <RCM_RegisterRegConv+0xb4>
  MODIFY_REG(ADCx->CR,
 8002d12:	4c3f      	ldr	r4, [pc, #252]	; (8002e10 <RCM_RegisterRegConv+0x1a0>)
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	4022      	ands	r2, r4
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	07d2      	lsls	r2, r2, #31
 8002d22:	d5f7      	bpl.n	8002d14 <RCM_RegisterRegConv+0xa4>
      RCM_NoInj_array [handle].enable = false;
 8002d24:	4d3b      	ldr	r5, [pc, #236]	; (8002e14 <RCM_RegisterRegConv+0x1a4>)
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002d26:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8002d28:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002d2c:	0056      	lsls	r6, r2, #1
 8002d2e:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8002d32:	f024 040f 	bic.w	r4, r4, #15
      RCM_NoInj_array [handle].next = handle;
 8002d36:	7150      	strb	r0, [r2, #5]
      RCM_NoInj_array [handle].prev = handle;
 8002d38:	7110      	strb	r0, [r2, #4]
      RCM_NoInj_array [handle].enable = false;
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	55aa      	strb	r2, [r5, r6]
 8002d3e:	631c      	str	r4, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002d40:	790c      	ldrb	r4, [r1, #4]
 8002d42:	2c09      	cmp	r4, #9
 8002d44:	d83f      	bhi.n	8002dc6 <RCM_RegisterRegConv+0x156>
 8002d46:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 8002d4a:	06a2      	lsls	r2, r4, #26
 8002d4c:	2501      	movs	r5, #1
 8002d4e:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 8002d52:	fa05 f404 	lsl.w	r4, r5, r4
 8002d56:	4322      	orrs	r2, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002d58:	0dd4      	lsrs	r4, r2, #23
 8002d5a:	f004 0404 	and.w	r4, r4, #4
 8002d5e:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8002d60:	688d      	ldr	r5, [r1, #8]
 8002d62:	58e1      	ldr	r1, [r4, r3]
 8002d64:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002d68:	2607      	movs	r6, #7
 8002d6a:	4096      	lsls	r6, r2
 8002d6c:	4095      	lsls	r5, r2
 8002d6e:	ea21 0206 	bic.w	r2, r1, r6
 8002d72:	432a      	orrs	r2, r5
 8002d74:	50e2      	str	r2, [r4, r3]
}
 8002d76:	bc70      	pop	{r4, r5, r6}
 8002d78:	4770      	bx	lr
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002d7a:	6855      	ldr	r5, [r2, #4]
 8002d7c:	2d00      	cmp	r5, #0
 8002d7e:	d039      	beq.n	8002df4 <RCM_RegisterRegConv+0x184>
 8002d80:	7904      	ldrb	r4, [r0, #4]
  uint8_t i=0;
 8002d82:	4618      	mov	r0, r3
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002d84:	792b      	ldrb	r3, [r5, #4]
 8002d86:	42a3      	cmp	r3, r4
 8002d88:	d185      	bne.n	8002c96 <RCM_RegisterRegConv+0x26>
 8002d8a:	682d      	ldr	r5, [r5, #0]
 8002d8c:	680b      	ldr	r3, [r1, #0]
 8002d8e:	429d      	cmp	r5, r3
 8002d90:	d181      	bne.n	8002c96 <RCM_RegisterRegConv+0x26>
 8002d92:	2001      	movs	r0, #1
 8002d94:	e79a      	b.n	8002ccc <RCM_RegisterRegConv+0x5c>
 8002d96:	681d      	ldr	r5, [r3, #0]
 8002d98:	680b      	ldr	r3, [r1, #0]
 8002d9a:	429d      	cmp	r5, r3
 8002d9c:	d182      	bne.n	8002ca4 <RCM_RegisterRegConv+0x34>
      i++;
 8002d9e:	2002      	movs	r0, #2
 8002da0:	e794      	b.n	8002ccc <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002da2:	6893      	ldr	r3, [r2, #8]
 8002da4:	2001      	movs	r0, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f47f af79 	bne.w	8002c9e <RCM_RegisterRegConv+0x2e>
 8002dac:	68d3      	ldr	r3, [r2, #12]
 8002dae:	b333      	cbz	r3, 8002dfe <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002db0:	791d      	ldrb	r5, [r3, #4]
 8002db2:	790c      	ldrb	r4, [r1, #4]
 8002db4:	42a5      	cmp	r5, r4
 8002db6:	d122      	bne.n	8002dfe <RCM_RegisterRegConv+0x18e>
 8002db8:	681c      	ldr	r4, [r3, #0]
 8002dba:	680b      	ldr	r3, [r1, #0]
 8002dbc:	429c      	cmp	r4, r3
 8002dbe:	f47f af79 	bne.w	8002cb4 <RCM_RegisterRegConv+0x44>
      i++;
 8002dc2:	2003      	movs	r0, #3
 8002dc4:	e782      	b.n	8002ccc <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002dc6:	2503      	movs	r5, #3
 8002dc8:	f06f 061d 	mvn.w	r6, #29
 8002dcc:	2201      	movs	r2, #1
 8002dce:	fb15 6504 	smlabb	r5, r5, r4, r6
 8002dd2:	40a2      	lsls	r2, r4
 8002dd4:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8002dd8:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8002ddc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002de0:	e7ba      	b.n	8002d58 <RCM_RegisterRegConv+0xe8>
      i++;
 8002de2:	2805      	cmp	r0, #5
 8002de4:	bf34      	ite	cc
 8002de6:	2000      	movcc	r0, #0
 8002de8:	2002      	movcs	r0, #2
 8002dea:	e7df      	b.n	8002dac <RCM_RegisterRegConv+0x13c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002dec:	2804      	cmp	r0, #4
 8002dee:	680b      	ldr	r3, [r1, #0]
 8002df0:	d8e7      	bhi.n	8002dc2 <RCM_RegisterRegConv+0x152>
 8002df2:	e76b      	b.n	8002ccc <RCM_RegisterRegConv+0x5c>
 8002df4:	6893      	ldr	r3, [r2, #8]
 8002df6:	b123      	cbz	r3, 8002e02 <RCM_RegisterRegConv+0x192>
 8002df8:	790c      	ldrb	r4, [r1, #4]
  uint8_t i=0;
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	e74f      	b.n	8002c9e <RCM_RegisterRegConv+0x2e>
 8002dfe:	680b      	ldr	r3, [r1, #0]
 8002e00:	e764      	b.n	8002ccc <RCM_RegisterRegConv+0x5c>
 8002e02:	4618      	mov	r0, r3
 8002e04:	e7d2      	b.n	8002dac <RCM_RegisterRegConv+0x13c>
 8002e06:	bf00      	nop
 8002e08:	20000a90 	.word	0x20000a90
 8002e0c:	20000a6c 	.word	0x20000a6c
 8002e10:	7fffffc0 	.word	0x7fffffc0
 8002e14:	20000a54 	.word	0x20000a54

08002e18 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (RCM_NoInj_array [handle].enable == false)
 8002e18:	4b5c      	ldr	r3, [pc, #368]	; (8002f8c <RCM_ExecRegularConv+0x174>)
 8002e1a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 8002e1e:	b4f0      	push	{r4, r5, r6, r7}
  if (RCM_NoInj_array [handle].enable == false)
 8002e20:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 8002e24:	0044      	lsls	r4, r0, #1
 8002e26:	2a00      	cmp	r2, #0
 8002e28:	d136      	bne.n	8002e98 <RCM_ExecRegularConv+0x80>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (RCM_NoInj_array [i].enable == true)
 8002e2a:	7819      	ldrb	r1, [r3, #0]
 8002e2c:	2900      	cmp	r1, #0
 8002e2e:	d179      	bne.n	8002f24 <RCM_ExecRegularConv+0x10c>
 8002e30:	7999      	ldrb	r1, [r3, #6]
  uint8_t LastEnable = RCM_MAX_CONV;
 8002e32:	2204      	movs	r2, #4
      if (RCM_NoInj_array [i].enable == true)
 8002e34:	2900      	cmp	r1, #0
 8002e36:	d07b      	beq.n	8002f30 <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array [i].next > handle)
 8002e38:	7ade      	ldrb	r6, [r3, #11]
 8002e3a:	42b0      	cmp	r0, r6
 8002e3c:	f0c0 8098 	bcc.w	8002f70 <RCM_ExecRegularConv+0x158>
      if (RCM_NoInj_array [i].enable == true)
 8002e40:	7b1a      	ldrb	r2, [r3, #12]
 8002e42:	2a00      	cmp	r2, #0
 8002e44:	f000 8097 	beq.w	8002f76 <RCM_ExecRegularConv+0x15e>
        if (RCM_NoInj_array [i].next > handle)
 8002e48:	7c5e      	ldrb	r6, [r3, #17]
 8002e4a:	42b0      	cmp	r0, r6
 8002e4c:	d305      	bcc.n	8002e5a <RCM_ExecRegularConv+0x42>
      if (RCM_NoInj_array [i].enable == true)
 8002e4e:	7c9a      	ldrb	r2, [r3, #18]
 8002e50:	2a00      	cmp	r2, #0
 8002e52:	f040 8094 	bne.w	8002f7e <RCM_ExecRegularConv+0x166>
        }
      }
      else
      { /* nothing to do */
      }
      i++;
 8002e56:	2202      	movs	r2, #2
 8002e58:	e071      	b.n	8002f3e <RCM_ExecRegularConv+0x126>
 8002e5a:	2202      	movs	r2, #2
      if (RCM_NoInj_array [i].enable == true)
 8002e5c:	4611      	mov	r1, r2
          RCM_NoInj_array [i].next = handle;
 8002e5e:	eb01 0541 	add.w	r5, r1, r1, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 8002e62:	1821      	adds	r1, r4, r0
 8002e64:	eb03 0141 	add.w	r1, r3, r1, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 8002e68:	eb06 0746 	add.w	r7, r6, r6, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 8002e6c:	714e      	strb	r6, [r1, #5]
          RCM_NoInj_array [handle].prev = i;
 8002e6e:	4e48      	ldr	r6, [pc, #288]	; (8002f90 <RCM_ExecRegularConv+0x178>)
 8002e70:	710a      	strb	r2, [r1, #4]
          RCM_NoInj_array [i].next = handle;
 8002e72:	eb03 0545 	add.w	r5, r3, r5, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 8002e76:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 8002e7a:	7832      	ldrb	r2, [r6, #0]
          RCM_NoInj_array [i].next = handle;
 8002e7c:	7168      	strb	r0, [r5, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 8002e7e:	7138      	strb	r0, [r7, #4]
      {
       /* Nothing to do we are parsing the array, nothing inserted yet*/
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array [handle].enable = true;
 8002e80:	1821      	adds	r1, r4, r0
 8002e82:	2501      	movs	r5, #1
    RCM_NoInj_array [handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002e84:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array [handle].enable = true;
 8002e88:	f823 5011 	strh.w	r5, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002e8c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8002e90:	7852      	ldrb	r2, [r2, #1]
 8002e92:	42aa      	cmp	r2, r5
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8002e94:	bf18      	it	ne
 8002e96:	7030      	strbne	r0, [r6, #0]
  }
  else
  {
  /* Nothing to do the current handle is already scheduled */
  }
  if (PWM_Handle_M1.ADCRegularLocked == false)
 8002e98:	4a3e      	ldr	r2, [pc, #248]	; (8002f94 <RCM_ExecRegularConv+0x17c>)
 8002e9a:	f892 2078 	ldrb.w	r2, [r2, #120]	; 0x78
 8002e9e:	bb8a      	cbnz	r2, 8002f04 <RCM_ExecRegularConv+0xec>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002ea0:	4a3d      	ldr	r2, [pc, #244]	; (8002f98 <RCM_ExecRegularConv+0x180>)
 8002ea2:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002ea6:	7915      	ldrb	r5, [r2, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002ea8:	6811      	ldr	r1, [r2, #0]
 8002eaa:	2d09      	cmp	r5, #9
 8002eac:	d930      	bls.n	8002f10 <RCM_ExecRegularConv+0xf8>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002eae:	2603      	movs	r6, #3
 8002eb0:	f06f 071d 	mvn.w	r7, #29
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	fb16 7605 	smlabb	r6, r6, r5, r7
 8002eba:	40aa      	lsls	r2, r5
 8002ebc:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 8002ec0:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002ec4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8002ec8:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8002eca:	0d12      	lsrs	r2, r2, #20
 8002ecc:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 8002ed0:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8002ed4:	432a      	orrs	r2, r5
 8002ed6:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002ed8:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8002eda:	688a      	ldr	r2, [r1, #8]
 8002edc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ee0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002ee4:	f042 0204 	orr.w	r2, r2, #4
 8002ee8:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002eea:	680a      	ldr	r2, [r1, #0]
 8002eec:	0752      	lsls	r2, r2, #29
 8002eee:	d5fc      	bpl.n	8002eea <RCM_ExecRegularConv+0xd2>
    while ( LL_ADC_IsActiveFlag_EOC( RCM_handle_array[handle]->regADC ) == RESET )
    {
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array [handle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
 8002ef0:	1822      	adds	r2, r4, r0
 8002ef2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002ef6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ef8:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 8002efa:	4d25      	ldr	r5, [pc, #148]	; (8002f90 <RCM_ExecRegularConv+0x178>)
    RCM_NoInj_array [handle].status = valid;
 8002efc:	2102      	movs	r1, #2
 8002efe:	7051      	strb	r1, [r2, #1]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 8002f00:	7952      	ldrb	r2, [r2, #5]
 8002f02:	702a      	strb	r2, [r5, #0]
  }
  retVal = RCM_NoInj_array [handle].value;
 8002f04:	4420      	add	r0, r4
 8002f06:	eb03 0340 	add.w	r3, r3, r0, lsl #1
return retVal;
}
 8002f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8002f0c:	8858      	ldrh	r0, [r3, #2]
 8002f0e:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002f10:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8002f14:	06aa      	lsls	r2, r5, #26
 8002f16:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002f18:	ea42 5207 	orr.w	r2, r2, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002f1c:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002f20:	432a      	orrs	r2, r5
 8002f22:	e7d1      	b.n	8002ec8 <RCM_ExecRegularConv+0xb0>
        if (RCM_NoInj_array [i].next > handle)
 8002f24:	795e      	ldrb	r6, [r3, #5]
 8002f26:	4286      	cmp	r6, r0
 8002f28:	d898      	bhi.n	8002e5c <RCM_ExecRegularConv+0x44>
      if (RCM_NoInj_array [i].enable == true)
 8002f2a:	7999      	ldrb	r1, [r3, #6]
 8002f2c:	2900      	cmp	r1, #0
 8002f2e:	d183      	bne.n	8002e38 <RCM_ExecRegularConv+0x20>
 8002f30:	7b19      	ldrb	r1, [r3, #12]
 8002f32:	2900      	cmp	r1, #0
 8002f34:	d188      	bne.n	8002e48 <RCM_ExecRegularConv+0x30>
 8002f36:	7c99      	ldrb	r1, [r3, #18]
 8002f38:	bb09      	cbnz	r1, 8002f7e <RCM_ExecRegularConv+0x166>
       if (LastEnable != RCM_MAX_CONV )
 8002f3a:	2a04      	cmp	r2, #4
 8002f3c:	d014      	beq.n	8002f68 <RCM_ExecRegularConv+0x150>
         formerNext = RCM_NoInj_array [LastEnable].next;
 8002f3e:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 8002f42:	eb03 0545 	add.w	r5, r3, r5, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 8002f46:	1821      	adds	r1, r4, r0
         formerNext = RCM_NoInj_array [LastEnable].next;
 8002f48:	f895 c005 	ldrb.w	ip, [r5, #5]
         RCM_NoInj_array [handle].next = formerNext;
 8002f4c:	4e10      	ldr	r6, [pc, #64]	; (8002f90 <RCM_ExecRegularConv+0x178>)
         RCM_NoInj_array [formerNext].prev = handle;
 8002f4e:	eb0c 074c 	add.w	r7, ip, ip, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 8002f52:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array [formerNext].prev = handle;
 8002f56:	eb03 0747 	add.w	r7, r3, r7, lsl #1
         RCM_NoInj_array [handle].prev = LastEnable;
 8002f5a:	710a      	strb	r2, [r1, #4]
         RCM_NoInj_array [handle].next = formerNext;
 8002f5c:	f881 c005 	strb.w	ip, [r1, #5]
         RCM_NoInj_array [LastEnable].next = handle;
 8002f60:	7832      	ldrb	r2, [r6, #0]
 8002f62:	7168      	strb	r0, [r5, #5]
         RCM_NoInj_array [formerNext].prev = handle;
 8002f64:	7138      	strb	r0, [r7, #4]
    while (i < RCM_MAX_CONV)
 8002f66:	e78b      	b.n	8002e80 <RCM_ExecRegularConv+0x68>
         RCM_currentHandle = handle;
 8002f68:	4e09      	ldr	r6, [pc, #36]	; (8002f90 <RCM_ExecRegularConv+0x178>)
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	7030      	strb	r0, [r6, #0]
    while (i < RCM_MAX_CONV)
 8002f6e:	e787      	b.n	8002e80 <RCM_ExecRegularConv+0x68>
      i++;
 8002f70:	2201      	movs	r2, #1
      if (RCM_NoInj_array [i].enable == true)
 8002f72:	4611      	mov	r1, r2
 8002f74:	e773      	b.n	8002e5e <RCM_ExecRegularConv+0x46>
 8002f76:	7c9a      	ldrb	r2, [r3, #18]
 8002f78:	b90a      	cbnz	r2, 8002f7e <RCM_ExecRegularConv+0x166>
      i++;
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	e7df      	b.n	8002f3e <RCM_ExecRegularConv+0x126>
        if (RCM_NoInj_array [i].next > handle)
 8002f7e:	7dde      	ldrb	r6, [r3, #23]
 8002f80:	4286      	cmp	r6, r0
      i++;
 8002f82:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array [i].next > handle)
 8002f86:	d9da      	bls.n	8002f3e <RCM_ExecRegularConv+0x126>
 8002f88:	e768      	b.n	8002e5c <RCM_ExecRegularConv+0x44>
 8002f8a:	bf00      	nop
 8002f8c:	20000a54 	.word	0x20000a54
 8002f90:	20000a50 	.word	0x20000a50
 8002f94:	200002e4 	.word	0x200002e4
 8002f98:	20000a90 	.word	0x20000a90

08002f9c <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8002f9c:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8002f9e:	4c12      	ldr	r4, [pc, #72]	; (8002fe8 <RCM_ExecUserConv+0x4c>)
 8002fa0:	7823      	ldrb	r3, [r4, #0]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d000      	beq.n	8002fa8 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8002fa6:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002fa8:	4d10      	ldr	r5, [pc, #64]	; (8002fec <RCM_ExecUserConv+0x50>)
 8002faa:	7828      	ldrb	r0, [r5, #0]
 8002fac:	f7ff ff34 	bl	8002e18 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002fb0:	782b      	ldrb	r3, [r5, #0]
 8002fb2:	4a0f      	ldr	r2, [pc, #60]	; (8002ff0 <RCM_ExecUserConv+0x54>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002fb4:	490f      	ldr	r1, [pc, #60]	; (8002ff4 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002fb6:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 8002fba:	eb02 0245 	add.w	r2, r2, r5, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002fbe:	8008      	strh	r0, [r1, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002fc0:	7852      	ldrb	r2, [r2, #1]
 8002fc2:	b10a      	cbz	r2, 8002fc8 <RCM_ExecUserConv+0x2c>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002fc8:	4a0b      	ldr	r2, [pc, #44]	; (8002ff8 <RCM_ExecUserConv+0x5c>)
 8002fca:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002fce:	2d00      	cmp	r5, #0
 8002fd0:	d0e9      	beq.n	8002fa6 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002fd2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	7021      	strb	r1, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002fda:	6852      	ldr	r2, [r2, #4]
 8002fdc:	4601      	mov	r1, r0
 8002fde:	4618      	mov	r0, r3
 8002fe0:	462b      	mov	r3, r5
}
 8002fe2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8002fe6:	4718      	bx	r3
 8002fe8:	20000a8c 	.word	0x20000a8c
 8002fec:	20000a51 	.word	0x20000a51
 8002ff0:	20000a54 	.word	0x20000a54
 8002ff4:	20000aa0 	.word	0x20000aa0
 8002ff8:	20000a6c 	.word	0x20000a6c

08002ffc <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv (void)
{
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 8002ffc:	4b21      	ldr	r3, [pc, #132]	; (8003084 <RCM_ExecNextConv+0x88>)
 8002ffe:	4822      	ldr	r0, [pc, #136]	; (8003088 <RCM_ExecNextConv+0x8c>)
 8003000:	781a      	ldrb	r2, [r3, #0]
 8003002:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003006:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 800300a:	b383      	cbz	r3, 800306e <RCM_ExecNextConv+0x72>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 800300c:	4b1f      	ldr	r3, [pc, #124]	; (800308c <RCM_ExecNextConv+0x90>)
{
 800300e:	b4f0      	push	{r4, r5, r6, r7}
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 8003010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003014:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003016:	2504      	movs	r5, #4
 8003018:	600d      	str	r5, [r1, #0]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 800301a:	791d      	ldrb	r5, [r3, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800301c:	2d09      	cmp	r5, #9
 800301e:	ea4f 0442 	mov.w	r4, r2, lsl #1
 8003022:	d925      	bls.n	8003070 <RCM_ExecNextConv+0x74>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 8003024:	2603      	movs	r6, #3
 8003026:	f06f 071d 	mvn.w	r7, #29
 800302a:	2301      	movs	r3, #1
 800302c:	fb16 7605 	smlabb	r6, r6, r5, r7
 8003030:	40ab      	lsls	r3, r5
 8003032:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
 8003036:	ea43 6385 	orr.w	r3, r3, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800303a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 800303e:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8003040:	0d1b      	lsrs	r3, r3, #20
 8003042:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8003046:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800304a:	432b      	orrs	r3, r5
 800304c:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800304e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003050:	688b      	ldr	r3, [r1, #8]

    LL_ADC_REG_ReadConversionData12( RCM_handle_array[RCM_currentHandle]->regADC );

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[RCM_currentHandle]->regADC );
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8003052:	4422      	add	r2, r4
 8003054:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003058:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 800305c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003060:	f043 0304 	orr.w	r3, r3, #4
 8003064:	2201      	movs	r2, #1
 8003066:	608b      	str	r3, [r1, #8]
 8003068:	7042      	strb	r2, [r0, #1]
  }
  else
  {
  /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 800306a:	bcf0      	pop	{r4, r5, r6, r7}
 800306c:	4770      	bx	lr
 800306e:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 8003070:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003074:	06ab      	lsls	r3, r5, #26
 8003076:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 8003078:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 800307c:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 8003080:	432b      	orrs	r3, r5
 8003082:	e7dc      	b.n	800303e <RCM_ExecNextConv+0x42>
 8003084:	20000a50 	.word	0x20000a50
 8003088:	20000a54 	.word	0x20000a54
 800308c:	20000a90 	.word	0x20000a90

08003090 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv (void)
{
 8003090:	b470      	push	{r4, r5, r6}
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8003092:	4c0f      	ldr	r4, [pc, #60]	; (80030d0 <RCM_ReadOngoingConv+0x40>)
 8003094:	4a0f      	ldr	r2, [pc, #60]	; (80030d4 <RCM_ReadOngoingConv+0x44>)
 8003096:	7823      	ldrb	r3, [r4, #0]
 8003098:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800309c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80030a0:	0058      	lsls	r0, r3, #1
 80030a2:	784d      	ldrb	r5, [r1, #1]
 80030a4:	2d01      	cmp	r5, #1
 80030a6:	d006      	beq.n	80030b6 <RCM_ReadOngoingConv+0x26>
    RCM_NoInj_array [RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80030a8:	4403      	add	r3, r0
 80030aa:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80030ae:	7953      	ldrb	r3, [r2, #5]
 80030b0:	7023      	strb	r3, [r4, #0]
}
 80030b2:	bc70      	pop	{r4, r5, r6}
 80030b4:	4770      	bx	lr
      LL_ADC_IsActiveFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC ))
 80030b6:	4d08      	ldr	r5, [pc, #32]	; (80030d8 <RCM_ReadOngoingConv+0x48>)
 80030b8:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 80030bc:	682d      	ldr	r5, [r5, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80030be:	682e      	ldr	r6, [r5, #0]
 80030c0:	0776      	lsls	r6, r6, #29
 80030c2:	d5f1      	bpl.n	80030a8 <RCM_ReadOngoingConv+0x18>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80030c4:	6c2d      	ldr	r5, [r5, #64]	; 0x40
 80030c6:	804d      	strh	r5, [r1, #2]
    RCM_NoInj_array [RCM_currentHandle].status = valid;
 80030c8:	2502      	movs	r5, #2
 80030ca:	704d      	strb	r5, [r1, #1]
 80030cc:	e7ec      	b.n	80030a8 <RCM_ReadOngoingConv+0x18>
 80030ce:	bf00      	nop
 80030d0:	20000a50 	.word	0x20000a50
 80030d4:	20000a54 	.word	0x20000a54
 80030d8:	20000a90 	.word	0x20000a90

080030dc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <HAL_MspInit+0x3c>)
{
 80030de:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030e2:	f042 0201 	orr.w	r2, r2, #1
 80030e6:	661a      	str	r2, [r3, #96]	; 0x60
 80030e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80030ea:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ec:	f002 0201 	and.w	r2, r2, #1
 80030f0:	9200      	str	r2, [sp, #0]
 80030f2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80030f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030fa:	659a      	str	r2, [r3, #88]	; 0x58
 80030fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003102:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003104:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003106:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003108:	f001 fdc6 	bl	8004c98 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800310c:	b003      	add	sp, #12
 800310e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003112:	f002 b8d9 	b.w	80052c8 <HAL_PWREx_DisableUCPDDeadBattery>
 8003116:	bf00      	nop
 8003118:	40021000 	.word	0x40021000

0800311c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800311c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800311e:	6802      	ldr	r2, [r0, #0]
{
 8003120:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003122:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003124:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003128:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800312c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8003130:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 8003132:	d034      	beq.n	800319e <HAL_ADC_MspInit+0x82>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003134:	4b35      	ldr	r3, [pc, #212]	; (800320c <HAL_ADC_MspInit+0xf0>)
 8003136:	429a      	cmp	r2, r3
 8003138:	d001      	beq.n	800313e <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800313a:	b00d      	add	sp, #52	; 0x34
 800313c:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800313e:	4a34      	ldr	r2, [pc, #208]	; (8003210 <HAL_ADC_MspInit+0xf4>)
 8003140:	6813      	ldr	r3, [r2, #0]
 8003142:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003144:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003146:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003148:	d054      	beq.n	80031f4 <HAL_ADC_MspInit+0xd8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800314a:	4b32      	ldr	r3, [pc, #200]	; (8003214 <HAL_ADC_MspInit+0xf8>)
 800314c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	64da      	str	r2, [r3, #76]	; 0x4c
 8003154:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003156:	f002 0201 	and.w	r2, r2, #1
 800315a:	9204      	str	r2, [sp, #16]
 800315c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800315e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003160:	f042 0202 	orr.w	r2, r2, #2
 8003164:	64da      	str	r2, [r3, #76]	; 0x4c
 8003166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	9305      	str	r3, [sp, #20]
 800316e:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_CURR_AMPL_W_Pin;
 8003170:	2260      	movs	r2, #96	; 0x60
 8003172:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003174:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003176:	a906      	add	r1, sp, #24
 8003178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_CURR_AMPL_W_Pin;
 800317c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003182:	f001 ff29 	bl	8004fd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8003186:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800318a:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 800318c:	4822      	ldr	r0, [pc, #136]	; (8003218 <HAL_ADC_MspInit+0xfc>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8003190:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8003192:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8003196:	f001 ff1f 	bl	8004fd8 <HAL_GPIO_Init>
}
 800319a:	b00d      	add	sp, #52	; 0x34
 800319c:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800319e:	4a1c      	ldr	r2, [pc, #112]	; (8003210 <HAL_ADC_MspInit+0xf4>)
 80031a0:	6813      	ldr	r3, [r2, #0]
 80031a2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80031a4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80031a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80031a8:	d019      	beq.n	80031de <HAL_ADC_MspInit+0xc2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031aa:	4b1a      	ldr	r3, [pc, #104]	; (8003214 <HAL_ADC_MspInit+0xf8>)
 80031ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80031b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031b6:	f002 0201 	and.w	r2, r2, #1
 80031ba:	9201      	str	r2, [sp, #4]
 80031bc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031c0:	f042 0202 	orr.w	r2, r2, #2
 80031c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80031c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	9302      	str	r3, [sp, #8]
 80031ce:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 80031d0:	2203      	movs	r2, #3
 80031d2:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d6:	a906      	add	r1, sp, #24
 80031d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031dc:	e7ce      	b.n	800317c <HAL_ADC_MspInit+0x60>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <HAL_ADC_MspInit+0xf8>)
 80031e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	9b00      	ldr	r3, [sp, #0]
 80031f2:	e7da      	b.n	80031aa <HAL_ADC_MspInit+0x8e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80031f4:	4b07      	ldr	r3, [pc, #28]	; (8003214 <HAL_ADC_MspInit+0xf8>)
 80031f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80031fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003200:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003204:	9303      	str	r3, [sp, #12]
 8003206:	9b03      	ldr	r3, [sp, #12]
 8003208:	e79f      	b.n	800314a <HAL_ADC_MspInit+0x2e>
 800320a:	bf00      	nop
 800320c:	50000100 	.word	0x50000100
 8003210:	20000660 	.word	0x20000660
 8003214:	40021000 	.word	0x40021000
 8003218:	48000400 	.word	0x48000400

0800321c <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 800321c:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <HAL_CORDIC_MspInit+0x2c>)
 800321e:	6802      	ldr	r2, [r0, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d000      	beq.n	8003226 <HAL_CORDIC_MspInit+0xa>
 8003224:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003226:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 800322a:	f042 0208 	orr.w	r2, r2, #8
 800322e:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8003232:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 8003236:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	9301      	str	r3, [sp, #4]
 8003240:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8003242:	b002      	add	sp, #8
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40020c00 	.word	0x40020c00

0800324c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800324c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 800324e:	6802      	ldr	r2, [r0, #0]
 8003250:	4b29      	ldr	r3, [pc, #164]	; (80032f8 <HAL_SPI_MspInit+0xac>)
{
 8003252:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003254:	2400      	movs	r4, #0
  if(hspi->Instance==SPI2)
 8003256:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003258:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800325c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003260:	9406      	str	r4, [sp, #24]
  if(hspi->Instance==SPI2)
 8003262:	d001      	beq.n	8003268 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003264:	b008      	add	sp, #32
 8003266:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003268:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
    hdma_spi2_rx.Instance = DMA1_Channel1;
 800326c:	4e23      	ldr	r6, [pc, #140]	; (80032fc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800326e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003270:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003274:	659a      	str	r2, [r3, #88]	; 0x58
 8003276:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003278:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800327c:	9200      	str	r2, [sp, #0]
 800327e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003280:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003282:	f042 0202 	orr.w	r2, r2, #2
 8003286:	64da      	str	r2, [r3, #76]	; 0x4c
 8003288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003290:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003294:	2302      	movs	r3, #2
 8003296:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800329a:	2200      	movs	r2, #0
 800329c:	2300      	movs	r3, #0
 800329e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032a4:	2305      	movs	r3, #5
 80032a6:	4605      	mov	r5, r0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a8:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032aa:	4815      	ldr	r0, [pc, #84]	; (8003300 <HAL_SPI_MspInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032ac:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ae:	f001 fe93 	bl	8004fd8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel1;
 80032b2:	4b14      	ldr	r3, [pc, #80]	; (8003304 <HAL_SPI_MspInit+0xb8>)
 80032b4:	6033      	str	r3, [r6, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80032b6:	200c      	movs	r0, #12
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032b8:	2180      	movs	r1, #128	; 0x80
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80032ba:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80032be:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80032c2:	6070      	str	r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80032c4:	4630      	mov	r0, r6
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80032c6:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80032ca:	e9c6 1204 	strd	r1, r2, [r6, #16]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032ce:	60b4      	str	r4, [r6, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032d0:	60f4      	str	r4, [r6, #12]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80032d2:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80032d4:	f001 fd5a 	bl	8004d8c <HAL_DMA_Init>
 80032d8:	b958      	cbnz	r0, 80032f2 <HAL_SPI_MspInit+0xa6>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80032da:	2200      	movs	r2, #0
 80032dc:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80032de:	65ae      	str	r6, [r5, #88]	; 0x58
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80032e0:	2024      	movs	r0, #36	; 0x24
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80032e2:	62b5      	str	r5, [r6, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80032e4:	f001 fcec 	bl	8004cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80032e8:	2024      	movs	r0, #36	; 0x24
 80032ea:	f001 fd21 	bl	8004d30 <HAL_NVIC_EnableIRQ>
}
 80032ee:	b008      	add	sp, #32
 80032f0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80032f2:	f7fe faaf 	bl	8001854 <Error_Handler>
 80032f6:	e7f0      	b.n	80032da <HAL_SPI_MspInit+0x8e>
 80032f8:	40003800 	.word	0x40003800
 80032fc:	20000788 	.word	0x20000788
 8003300:	48000400 	.word	0x48000400
 8003304:	40020008 	.word	0x40020008

08003308 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003308:	4b09      	ldr	r3, [pc, #36]	; (8003330 <HAL_TIM_Base_MspInit+0x28>)
 800330a:	6802      	ldr	r2, [r0, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d000      	beq.n	8003312 <HAL_TIM_Base_MspInit+0xa>
 8003310:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003312:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 8003316:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003318:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800331a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800331e:	661a      	str	r2, [r3, #96]	; 0x60
 8003320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003322:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800332a:	b002      	add	sp, #8
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40012c00 	.word	0x40012c00

08003334 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003334:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8003336:	6801      	ldr	r1, [r0, #0]
 8003338:	4a18      	ldr	r2, [pc, #96]	; (800339c <HAL_TIM_Encoder_MspInit+0x68>)
{
 800333a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800333c:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 800333e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003340:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003344:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003348:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 800334a:	d001      	beq.n	8003350 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800334c:	b009      	add	sp, #36	; 0x24
 800334e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003350:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003354:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003358:	4811      	ldr	r0, [pc, #68]	; (80033a0 <HAL_TIM_Encoder_MspInit+0x6c>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800335a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800335c:	f042 0204 	orr.w	r2, r2, #4
 8003360:	659a      	str	r2, [r3, #88]	; 0x58
 8003362:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003364:	f002 0204 	and.w	r2, r2, #4
 8003368:	9200      	str	r2, [sp, #0]
 800336a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800336c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800336e:	f042 0202 	orr.w	r2, r2, #2
 8003372:	64da      	str	r2, [r3, #76]	; 0x4c
 8003374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800337c:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800337e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003380:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8003382:	2200      	movs	r2, #0
 8003384:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003386:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8003388:	24c0      	movs	r4, #192	; 0xc0
 800338a:	2502      	movs	r5, #2
 800338c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003390:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003394:	f001 fe20 	bl	8004fd8 <HAL_GPIO_Init>
}
 8003398:	b009      	add	sp, #36	; 0x24
 800339a:	bd30      	pop	{r4, r5, pc}
 800339c:	40000800 	.word	0x40000800
 80033a0:	48000400 	.word	0x48000400

080033a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033a4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80033a6:	6801      	ldr	r1, [r0, #0]
 80033a8:	4a1f      	ldr	r2, [pc, #124]	; (8003428 <HAL_TIM_MspPostInit+0x84>)
{
 80033aa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80033ae:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80033b4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80033b8:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 80033ba:	d001      	beq.n	80033c0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80033bc:	b008      	add	sp, #32
 80033be:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033c4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80033c8:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033cc:	f042 0201 	orr.w	r2, r2, #1
 80033d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80033d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033d4:	f002 0201 	and.w	r2, r2, #1
 80033d8:	9200      	str	r2, [sp, #0]
 80033da:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033de:	f042 0202 	orr.w	r2, r2, #2
 80033e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80033e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80033ee:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 80033f2:	2302      	movs	r3, #2
 80033f4:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80033f6:	2606      	movs	r6, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f8:	a902      	add	r1, sp, #8
 80033fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80033fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003402:	e9cd 4504 	strd	r4, r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003406:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003408:	f001 fde6 	bl	8004fd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800340c:	2203      	movs	r2, #3
 800340e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003410:	4806      	ldr	r0, [pc, #24]	; (800342c <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003412:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003414:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003416:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800341a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800341e:	f001 fddb 	bl	8004fd8 <HAL_GPIO_Init>
}
 8003422:	b008      	add	sp, #32
 8003424:	bd70      	pop	{r4, r5, r6, pc}
 8003426:	bf00      	nop
 8003428:	40012c00 	.word	0x40012c00
 800342c:	48000400 	.word	0x48000400

08003430 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003430:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8003432:	6801      	ldr	r1, [r0, #0]
 8003434:	4a19      	ldr	r2, [pc, #100]	; (800349c <HAL_UART_MspInit+0x6c>)
{
 8003436:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003438:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 800343a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003440:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003444:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 8003446:	d001      	beq.n	800344c <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003448:	b008      	add	sp, #32
 800344a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800344c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003450:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003454:	2007      	movs	r0, #7
    __HAL_RCC_USART2_CLK_ENABLE();
 8003456:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003458:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800345c:	659a      	str	r2, [r3, #88]	; 0x58
 800345e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003460:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003464:	9200      	str	r2, [sp, #0]
 8003466:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003468:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800346a:	f042 0201 	orr.w	r2, r2, #1
 800346e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003472:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800347a:	2200      	movs	r2, #0
 800347c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003480:	240c      	movs	r4, #12
 8003482:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003488:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800348c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003490:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003492:	f001 fda1 	bl	8004fd8 <HAL_GPIO_Init>
}
 8003496:	b008      	add	sp, #32
 8003498:	bd70      	pop	{r4, r5, r6, pc}
 800349a:	bf00      	nop
 800349c:	40004400 	.word	0x40004400

080034a0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80034a0:	4801      	ldr	r0, [pc, #4]	; (80034a8 <DMA1_Channel1_IRQHandler+0x8>)
 80034a2:	f001 bd4b 	b.w	8004f3c <HAL_DMA_IRQHandler>
 80034a6:	bf00      	nop
 80034a8:	20000788 	.word	0x20000788

080034ac <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80034ac:	4801      	ldr	r0, [pc, #4]	; (80034b4 <SPI2_IRQHandler+0x8>)
 80034ae:	f002 bf25 	b.w	80062fc <HAL_SPI_IRQHandler>
 80034b2:	bf00      	nop
 80034b4:	2000066c 	.word	0x2000066c

080034b8 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80034b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034bc:	2240      	movs	r2, #64	; 0x40
 80034be:	601a      	str	r2, [r3, #0]

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  // Highfrequency task
  TSK_HighFrequencyTask();
 80034c0:	f7fe bed8 	b.w	8002274 <TSK_HighFrequencyTask>

080034c4 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80034c4:	4b03      	ldr	r3, [pc, #12]	; (80034d4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80034c6:	4804      	ldr	r0, [pc, #16]	; (80034d8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80034c8:	f06f 0201 	mvn.w	r2, #1
 80034cc:	611a      	str	r2, [r3, #16]
 80034ce:	f005 b8f9 	b.w	80086c4 <R3_2_TIMx_UP_IRQHandler>
 80034d2:	bf00      	nop
 80034d4:	40012c00 	.word	0x40012c00
 80034d8:	200002e4 	.word	0x200002e4

080034dc <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80034dc:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	0611      	lsls	r1, r2, #24
 80034e4:	d505      	bpl.n	80034f2 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80034e6:	f06f 0280 	mvn.w	r2, #128	; 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 80034ea:	480a      	ldr	r0, [pc, #40]	; (8003514 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80034ec:	611a      	str	r2, [r3, #16]
 80034ee:	f005 f94b 	bl	8008788 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80034f2:	4b07      	ldr	r3, [pc, #28]	; (8003510 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80034f4:	691a      	ldr	r2, [r3, #16]
 80034f6:	05d2      	lsls	r2, r2, #23
 80034f8:	d505      	bpl.n	8003506 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80034fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
  }
  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 80034fe:	4805      	ldr	r0, [pc, #20]	; (8003514 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003500:	611a      	str	r2, [r3, #16]
 8003502:	f005 f921 	bl	8008748 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003506:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 800350a:	f7fe be87 	b.w	800221c <MC_Scheduler>
 800350e:	bf00      	nop
 8003510:	40012c00 	.word	0x40012c00
 8003514:	200002e4 	.word	0x200002e4

08003518 <TIM4_IRQHandler>:
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

 /* Encoder Timer UPDATE IT is dynamicaly enabled/disabled, checking enable state is required */
  if (LL_TIM_IsEnabledIT_UPDATE (ENCODER_M1.TIMx) && LL_TIM_IsActiveFlag_UPDATE (ENCODER_M1.TIMx))
 8003518:	4806      	ldr	r0, [pc, #24]	; (8003534 <TIM4_IRQHandler+0x1c>)
 800351a:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	07d1      	lsls	r1, r2, #31
 8003520:	d502      	bpl.n	8003528 <TIM4_IRQHandler+0x10>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	07d2      	lsls	r2, r2, #31
 8003526:	d400      	bmi.n	800352a <TIM4_IRQHandler+0x12>
  /* No other IT to manage for encoder config */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003528:	4770      	bx	lr
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800352a:	f06f 0201 	mvn.w	r2, #1
 800352e:	611a      	str	r2, [r3, #16]
    ENC_IRQHandler(&ENCODER_M1);
 8003530:	f004 b942 	b.w	80077b8 <ENC_IRQHandler>
 8003534:	200000b4 	.word	0x200000b4

08003538 <USART2_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 8003538:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800353a:	4c18      	ldr	r4, [pc, #96]	; (800359c <USART2_IRQHandler+0x64>)
 800353c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8003540:	69da      	ldr	r2, [r3, #28]
 8003542:	0691      	lsls	r1, r2, #26
 8003544:	d50b      	bpl.n	800355e <USART2_IRQHandler+0x26>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003546:	6a59      	ldr	r1, [r3, #36]	; 0x24
  {
    uint16_t retVal;
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 8003548:	4620      	mov	r0, r4
 800354a:	b2c9      	uxtb	r1, r1
 800354c:	f005 fd26 	bl	8008f9c <UFCP_RX_IRQ_Handler>
 8003550:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8003552:	2b01      	cmp	r3, #1
 8003554:	d01a      	beq.n	800358c <USART2_IRQHandler+0x54>
    {
      UI_SerialCommunicationTimeOutStart();
    }
    if (retVal == 2)
 8003556:	2b02      	cmp	r3, #2
 8003558:	d01d      	beq.n	8003596 <USART2_IRQHandler+0x5e>
 800355a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800355e:	69da      	ldr	r2, [r3, #28]
 8003560:	0612      	lsls	r2, r2, #24
 8003562:	d504      	bpl.n	800356e <USART2_IRQHandler+0x36>
  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
  {
    UFCP_TX_IRQ_Handler(&pUSART);
 8003564:	480d      	ldr	r0, [pc, #52]	; (800359c <USART2_IRQHandler+0x64>)
 8003566:	f005 fc81 	bl	8008e6c <UFCP_TX_IRQ_Handler>
 800356a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	071b      	lsls	r3, r3, #28
 8003572:	d50a      	bpl.n	800358a <USART2_IRQHandler+0x52>
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
  {
    /* Send Overrun message */
    UFCP_OVR_IRQ_Handler(&pUSART);
 8003574:	4809      	ldr	r0, [pc, #36]	; (800359c <USART2_IRQHandler+0x64>)
 8003576:	f005 fd73 	bl	8009060 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 800357a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800357e:	2208      	movs	r2, #8
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 8003580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003584:	621a      	str	r2, [r3, #32]
    UI_SerialCommunicationTimeOutStop();
 8003586:	f000 b8bb 	b.w	8003700 <UI_SerialCommunicationTimeOutStop>
}
 800358a:	bd10      	pop	{r4, pc}
      UI_SerialCommunicationTimeOutStart();
 800358c:	f000 f8be 	bl	800370c <UI_SerialCommunicationTimeOutStart>
    if (retVal == 2)
 8003590:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003594:	e7e3      	b.n	800355e <USART2_IRQHandler+0x26>
      UI_SerialCommunicationTimeOutStop();
 8003596:	f000 f8b3 	bl	8003700 <UI_SerialCommunicationTimeOutStop>
 800359a:	e7de      	b.n	800355a <USART2_IRQHandler+0x22>
 800359c:	20000434 	.word	0x20000434

080035a0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80035a0:	b570      	push	{r4, r5, r6, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80035a2:	f7fe ff83 	bl	80024ac <TSK_HardwareFaultTask>
 80035a6:	4d18      	ldr	r5, [pc, #96]	; (8003608 <HardFault_Handler+0x68>)
 80035a8:	2608      	movs	r6, #8
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
      {
        /* Send Overrun message */
        UFCP_OVR_IRQ_Handler(&pUSART);
 80035aa:	462c      	mov	r4, r5
 80035ac:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035b0:	69da      	ldr	r2, [r3, #28]
 80035b2:	0711      	lsls	r1, r2, #28
 80035b4:	4620      	mov	r0, r4
 80035b6:	d508      	bpl.n	80035ca <HardFault_Handler+0x2a>
 80035b8:	f005 fd52 	bl	8009060 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 80035bc:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80035c0:	621e      	str	r6, [r3, #32]
        UI_SerialCommunicationTimeOutStop();
 80035c2:	f000 f89d 	bl	8003700 <UI_SerialCommunicationTimeOutStop>
 80035c6:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	0612      	lsls	r2, r2, #24
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
      {
        UFCP_TX_IRQ_Handler(&pUSART);
 80035ce:	4620      	mov	r0, r4
 80035d0:	d513      	bpl.n	80035fa <HardFault_Handler+0x5a>
 80035d2:	f005 fc4b 	bl	8008e6c <UFCP_TX_IRQ_Handler>
 80035d6:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	0691      	lsls	r1, r2, #26
 80035de:	d5e7      	bpl.n	80035b0 <HardFault_Handler+0x10>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80035e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 80035e2:	4620      	mov	r0, r4
 80035e4:	b2c9      	uxtb	r1, r1
 80035e6:	f005 fcd9 	bl	8008f9c <UFCP_RX_IRQ_Handler>
 80035ea:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d008      	beq.n	8003602 <HardFault_Handler+0x62>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d1db      	bne.n	80035ac <HardFault_Handler+0xc>
        {
          UI_SerialCommunicationTimeOutStop();
 80035f4:	f000 f884 	bl	8003700 <UI_SerialCommunicationTimeOutStop>
 80035f8:	e7d8      	b.n	80035ac <HardFault_Handler+0xc>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80035fa:	69da      	ldr	r2, [r3, #28]
 80035fc:	0692      	lsls	r2, r2, #26
 80035fe:	d5d7      	bpl.n	80035b0 <HardFault_Handler+0x10>
 8003600:	e7ee      	b.n	80035e0 <HardFault_Handler+0x40>
          UI_SerialCommunicationTimeOutStart();
 8003602:	f000 f883 	bl	800370c <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 8003606:	e7d1      	b.n	80035ac <HardFault_Handler+0xc>
 8003608:	20000434 	.word	0x20000434

0800360c <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 800360c:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 800360e:	4c0a      	ldr	r4, [pc, #40]	; (8003638 <SysTick_Handler+0x2c>)
 8003610:	7823      	ldrb	r3, [r4, #0]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d006      	beq.n	8003624 <SysTick_Handler+0x18>
 8003616:	3301      	adds	r3, #1
 8003618:	b2db      	uxtb	r3, r3
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 800361a:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 800361c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003620:	f7fe bf34 	b.w	800248c <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003624:	f000 fc32 	bl	8003e8c <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003628:	f001 fbac 	bl	8004d84 <HAL_SYSTICK_IRQHandler>
 800362c:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 800362e:	7023      	strb	r3, [r4, #0]
}
 8003630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003634:	f7fe bf2a 	b.w	800248c <MC_RunMotorControlTasks>
 8003638:	20000574 	.word	0x20000574

0800363c <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 800363c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
    pMCP->_Super = UI_Params;
 8003640:	4d17      	ldr	r5, [pc, #92]	; (80036a0 <UI_TaskInit+0x64>)
    pMCP = &MCP_UI_Params;
 8003642:	f8df c070 	ldr.w	ip, [pc, #112]	; 80036b4 <UI_TaskInit+0x78>

    UFCP_Init( & pUSART );
 8003646:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80036b8 <UI_TaskInit+0x7c>
{
 800364a:	468e      	mov	lr, r1
 800364c:	4681      	mov	r9, r0
 800364e:	4616      	mov	r6, r2
 8003650:	461f      	mov	r7, r3
    pMCP->_Super = UI_Params;
 8003652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003654:	4664      	mov	r4, ip
 8003656:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003658:	e895 0003 	ldmia.w	r5, {r0, r1}
{
 800365c:	b082      	sub	sp, #8
    pMCP = &MCP_UI_Params;
 800365e:	4d11      	ldr	r5, [pc, #68]	; (80036a4 <UI_TaskInit+0x68>)
{
 8003660:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    pMCP = &MCP_UI_Params;
 8003664:	f8c5 c000 	str.w	ip, [r5]
    pMCP->_Super = UI_Params;
 8003668:	e884 0003 	stmia.w	r4, {r0, r1}
    UFCP_Init( & pUSART );
 800366c:	4640      	mov	r0, r8
{
 800366e:	4674      	mov	r4, lr
    UFCP_Init( & pUSART );
 8003670:	f005 fbfa 	bl	8008e68 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 8003674:	f8cd a004 	str.w	sl, [sp, #4]
 8003678:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <UI_TaskInit+0x6c>)
 800367a:	6828      	ldr	r0, [r5, #0]
 800367c:	4a0b      	ldr	r2, [pc, #44]	; (80036ac <UI_TaskInit+0x70>)
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	4641      	mov	r1, r8
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <UI_TaskInit+0x74>)
 8003684:	f7ff faa6 	bl	8002bd4 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8003688:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 800368c:	6828      	ldr	r0, [r5, #0]
 800368e:	463b      	mov	r3, r7
 8003690:	4632      	mov	r2, r6
 8003692:	4621      	mov	r1, r4

}
 8003694:	b002      	add	sp, #8
 8003696:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 800369a:	f000 b83d 	b.w	8003718 <UI_Init>
 800369e:	bf00      	nop
 80036a0:	20000638 	.word	0x20000638
 80036a4:	20000668 	.word	0x20000668
 80036a8:	0800907d 	.word	0x0800907d
 80036ac:	08008eed 	.word	0x08008eed
 80036b0:	08008ecd 	.word	0x08008ecd
 80036b4:	20000aa4 	.word	0x20000aa4
 80036b8:	20000434 	.word	0x20000434

080036bc <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 80036bc:	4a0d      	ldr	r2, [pc, #52]	; (80036f4 <UI_Scheduler+0x38>)
 80036be:	8813      	ldrh	r3, [r2, #0]
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	b11b      	cbz	r3, 80036cc <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 80036c4:	8813      	ldrh	r3, [r2, #0]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 80036cc:	4a0a      	ldr	r2, [pc, #40]	; (80036f8 <UI_Scheduler+0x3c>)
 80036ce:	8813      	ldrh	r3, [r2, #0]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d903      	bls.n	80036de <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 80036d6:	8813      	ldrh	r3, [r2, #0]
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29b      	uxth	r3, r3
 80036dc:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 80036de:	4a07      	ldr	r2, [pc, #28]	; (80036fc <UI_Scheduler+0x40>)
 80036e0:	8813      	ldrh	r3, [r2, #0]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d903      	bls.n	80036f0 <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 80036e8:	8813      	ldrh	r3, [r2, #0]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	8013      	strh	r3, [r2, #0]
  }
}
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20000666 	.word	0x20000666
 80036f8:	20000664 	.word	0x20000664
 80036fc:	20000576 	.word	0x20000576

08003700 <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 8003700:	4b01      	ldr	r3, [pc, #4]	; (8003708 <UI_SerialCommunicationTimeOutStop+0x8>)
 8003702:	2200      	movs	r2, #0
 8003704:	801a      	strh	r2, [r3, #0]
}
 8003706:	4770      	bx	lr
 8003708:	20000664 	.word	0x20000664

0800370c <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 800370c:	4b01      	ldr	r3, [pc, #4]	; (8003714 <UI_SerialCommunicationTimeOutStart+0x8>)
 800370e:	224f      	movs	r2, #79	; 0x4f
 8003710:	801a      	strh	r2, [r3, #0]
}
 8003712:	4770      	bx	lr
 8003714:	20000664 	.word	0x20000664

08003718 <UI_Init>:
  *         Each element of the list must be a bit field containing one (or more) of
  *         the exported configuration option UI_CFGOPT_xxx (eventually OR-ed).
  * @retval none.
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
 8003718:	b430      	push	{r4, r5}
 800371a:	9c02      	ldr	r4, [sp, #8]
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 800371c:	6104      	str	r4, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 800371e:	2500      	movs	r5, #0
 8003720:	7505      	strb	r5, [r0, #20]
  pHandle->pMCT = pMCT;
 8003722:	e9c0 2302 	strd	r2, r3, [r0, #8]
}
 8003726:	bc30      	pop	{r4, r5}
  pHandle->bDriveNum = bMCNum;
 8003728:	7101      	strb	r1, [r0, #4]
}
 800372a:	4770      	bx	lr

0800372c <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 800372c:	7903      	ldrb	r3, [r0, #4]
 800372e:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8003730:	bf86      	itte	hi
 8003732:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 8003734:	2001      	movhi	r0, #1
    retVal = false;
 8003736:	2000      	movls	r0, #0
  }
  return retVal;
}
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop

0800373c <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 800373c:	7d00      	ldrb	r0, [r0, #20]
 800373e:	4770      	bx	lr

08003740 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8003740:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003742:	e9d0 5402 	ldrd	r5, r4, [r0, #8]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003746:	7d03      	ldrb	r3, [r0, #20]
{
 8003748:	b083      	sub	sp, #12
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800374a:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 800374e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
{
 8003752:	4614      	mov	r4, r2
 8003754:	295b      	cmp	r1, #91	; 0x5b
 8003756:	d82f      	bhi.n	80037b8 <UI_SetReg+0x78>
 8003758:	e8df f001 	tbb	[pc, r1]
 800375c:	412e2e3d 	.word	0x412e2e3d
 8003760:	544e482e 	.word	0x544e482e
 8003764:	726c665a 	.word	0x726c665a
 8003768:	908a8478 	.word	0x908a8478
 800376c:	2e2e2e2e 	.word	0x2e2e2e2e
 8003770:	2e2e2e2e 	.word	0x2e2e2e2e
 8003774:	2e2e2e2e 	.word	0x2e2e2e2e
 8003778:	2e2e2e2e 	.word	0x2e2e2e2e
 800377c:	2e2e2e2e 	.word	0x2e2e2e2e
 8003780:	2e2e2e2e 	.word	0x2e2e2e2e
 8003784:	2e2e2e2e 	.word	0x2e2e2e2e
 8003788:	2e2e2e2e 	.word	0x2e2e2e2e
 800378c:	2e2e2e2e 	.word	0x2e2e2e2e
 8003790:	2e2e2e2e 	.word	0x2e2e2e2e
 8003794:	2e2e2e2e 	.word	0x2e2e2e2e
 8003798:	2e2e2e2e 	.word	0x2e2e2e2e
 800379c:	2e2e962e 	.word	0x2e2e962e
 80037a0:	2e2e2e2e 	.word	0x2e2e2e2e
 80037a4:	2e2e2e2e 	.word	0x2e2e2e2e
 80037a8:	2e2e2e2e 	.word	0x2e2e2e2e
 80037ac:	2e2e2e2e 	.word	0x2e2e2e2e
 80037b0:	2e2e2e2e 	.word	0x2e2e2e2e
 80037b4:	312e2e2e 	.word	0x312e2e2e
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80037b8:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 80037ba:	b003      	add	sp, #12
 80037bc:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 80037be:	493f      	ldr	r1, [pc, #252]	; (80038bc <UI_SetReg+0x17c>)
 80037c0:	fb81 3104 	smull	r3, r1, r1, r4
 80037c4:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 80037c8:	4628      	mov	r0, r5
 80037ca:	b209      	sxth	r1, r1
 80037cc:	2200      	movs	r2, #0
 80037ce:	f7fe f877 	bl	80018c0 <MCI_ExecSpeedRamp>
  bool retVal = true;
 80037d2:	2001      	movs	r0, #1
    break;
 80037d4:	e7f1      	b.n	80037ba <UI_SetReg+0x7a>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 80037d6:	b2e1      	uxtb	r1, r4
 80037d8:	f7ff ffa8 	bl	800372c <UI_SelectMC>
    break;
 80037dc:	e7ed      	b.n	80037ba <UI_SetReg+0x7a>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 80037de:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80037e2:	d057      	beq.n	8003894 <UI_SetReg+0x154>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 80037e4:	2c01      	cmp	r4, #1
 80037e6:	d05f      	beq.n	80038a8 <UI_SetReg+0x168>
  bool retVal = true;
 80037e8:	2001      	movs	r0, #1
 80037ea:	e7e6      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 80037ec:	6818      	ldr	r0, [r3, #0]
 80037ee:	b221      	sxth	r1, r4
 80037f0:	f004 f8a6 	bl	8007940 <PID_SetKP>
  bool retVal = true;
 80037f4:	2001      	movs	r0, #1
    break;
 80037f6:	e7e0      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	b221      	sxth	r1, r4
 80037fc:	f004 f8a2 	bl	8007944 <PID_SetKI>
  bool retVal = true;
 8003800:	2001      	movs	r0, #1
    break;
 8003802:	e7da      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	b221      	sxth	r1, r4
 8003808:	f004 f8ac 	bl	8007964 <PID_SetKD>
  bool retVal = true;
 800380c:	2001      	movs	r0, #1
    break;
 800380e:	e7d4      	b.n	80037ba <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 8003810:	4628      	mov	r0, r5
 8003812:	f7fe f91b 	bl	8001a4c <MCI_GetIqdref>
 8003816:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 8003818:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 800381c:	4628      	mov	r0, r5
 800381e:	9901      	ldr	r1, [sp, #4]
 8003820:	f7fe f864 	bl	80018ec <MCI_SetCurrentReferences>
  bool retVal = true;
 8003824:	2001      	movs	r0, #1
    break;
 8003826:	e7c8      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 8003828:	6858      	ldr	r0, [r3, #4]
 800382a:	b221      	sxth	r1, r4
 800382c:	f004 f888 	bl	8007940 <PID_SetKP>
  bool retVal = true;
 8003830:	2001      	movs	r0, #1
    break;
 8003832:	e7c2      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8003834:	6858      	ldr	r0, [r3, #4]
 8003836:	b221      	sxth	r1, r4
 8003838:	f004 f884 	bl	8007944 <PID_SetKI>
  bool retVal = true;
 800383c:	2001      	movs	r0, #1
    break;
 800383e:	e7bc      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 8003840:	6858      	ldr	r0, [r3, #4]
 8003842:	b221      	sxth	r1, r4
 8003844:	f004 f88e 	bl	8007964 <PID_SetKD>
  bool retVal = true;
 8003848:	2001      	movs	r0, #1
    break;
 800384a:	e7b6      	b.n	80037ba <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 800384c:	4628      	mov	r0, r5
 800384e:	f7fe f8fd 	bl	8001a4c <MCI_GetIqdref>
 8003852:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 8003854:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 8003858:	4628      	mov	r0, r5
 800385a:	9901      	ldr	r1, [sp, #4]
 800385c:	f7fe f846 	bl	80018ec <MCI_SetCurrentReferences>
  bool retVal = true;
 8003860:	2001      	movs	r0, #1
    break;
 8003862:	e7aa      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 8003864:	6898      	ldr	r0, [r3, #8]
 8003866:	b221      	sxth	r1, r4
 8003868:	f004 f86a 	bl	8007940 <PID_SetKP>
  bool retVal = true;
 800386c:	2001      	movs	r0, #1
    break;
 800386e:	e7a4      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 8003870:	6898      	ldr	r0, [r3, #8]
 8003872:	b221      	sxth	r1, r4
 8003874:	f004 f866 	bl	8007944 <PID_SetKI>
  bool retVal = true;
 8003878:	2001      	movs	r0, #1
    break;
 800387a:	e79e      	b.n	80037ba <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 800387c:	6898      	ldr	r0, [r3, #8]
 800387e:	b221      	sxth	r1, r4
 8003880:	f004 f870 	bl	8007964 <PID_SetKD>
  bool retVal = true;
 8003884:	2001      	movs	r0, #1
    break;
 8003886:	e798      	b.n	80037ba <UI_SetReg+0x7a>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 8003888:	4628      	mov	r0, r5
 800388a:	b221      	sxth	r1, r4
 800388c:	f7fe f920 	bl	8001ad0 <MCI_SetIdref>
  bool retVal = true;
 8003890:	2001      	movs	r0, #1
    break;
 8003892:	e792      	b.n	80037ba <UI_SetReg+0x7a>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 8003894:	4628      	mov	r0, r5
 8003896:	f7fe f903 	bl	8001aa0 <MCI_GetTeref>
 800389a:	4622      	mov	r2, r4
 800389c:	4601      	mov	r1, r0
 800389e:	4628      	mov	r0, r5
 80038a0:	f7fe f81a 	bl	80018d8 <MCI_ExecTorqueRamp>
  bool retVal = true;
 80038a4:	2001      	movs	r0, #1
 80038a6:	e788      	b.n	80037ba <UI_SetReg+0x7a>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 80038a8:	4628      	mov	r0, r5
 80038aa:	f7fe f8a1 	bl	80019f0 <MCI_GetMecSpeedRefUnit>
 80038ae:	2200      	movs	r2, #0
 80038b0:	4601      	mov	r1, r0
 80038b2:	4628      	mov	r0, r5
 80038b4:	f7fe f804 	bl	80018c0 <MCI_ExecSpeedRamp>
  bool retVal = true;
 80038b8:	4620      	mov	r0, r4
 80038ba:	e77e      	b.n	80037ba <UI_SetReg+0x7a>
 80038bc:	2aaaaaab 	.word	0x2aaaaaab

080038c0 <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 80038c0:	b570      	push	{r4, r5, r6, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80038c2:	e9d0 4502 	ldrd	r4, r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80038c6:	7d03      	ldrb	r3, [r0, #20]
{
 80038c8:	b08c      	sub	sp, #48	; 0x30
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80038ca:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80038ce:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 80038d2:	2a00      	cmp	r2, #0
 80038d4:	f000 8089 	beq.w	80039ea <UI_GetReg+0x12a>
  {
    *success = true;
 80038d8:	2601      	movs	r6, #1
 80038da:	7016      	strb	r6, [r2, #0]
  }

  switch (bRegID)
 80038dc:	2981      	cmp	r1, #129	; 0x81
 80038de:	f200 81db 	bhi.w	8003c98 <UI_GetReg+0x3d8>
 80038e2:	e8df f011 	tbh	[pc, r1, lsl #1]
 80038e6:	0163      	.short	0x0163
 80038e8:	0159015d 	.word	0x0159015d
 80038ec:	01b601bd 	.word	0x01b601bd
 80038f0:	01ae01b2 	.word	0x01ae01b2
 80038f4:	00ff01aa 	.word	0x00ff01aa
 80038f8:	0178017c 	.word	0x0178017c
 80038fc:	00fa0174 	.word	0x00fa0174
 8003900:	016a016e 	.word	0x016a016e
 8003904:	01d90166 	.word	0x01d90166
 8003908:	01d901d9 	.word	0x01d901d9
 800390c:	01d901d9 	.word	0x01d901d9
 8003910:	01d901d9 	.word	0x01d901d9
 8003914:	01d901d9 	.word	0x01d901d9
 8003918:	01a201a6 	.word	0x01a201a6
 800391c:	01d9019e 	.word	0x01d9019e
 8003920:	01d201d9 	.word	0x01d201d9
 8003924:	01c801cd 	.word	0x01c801cd
 8003928:	01c101d9 	.word	0x01c101d9
 800392c:	014f0154 	.word	0x014f0154
 8003930:	01940199 	.word	0x01940199
 8003934:	01c801cd 	.word	0x01c801cd
 8003938:	00fa00ff 	.word	0x00fa00ff
 800393c:	018a018f 	.word	0x018a018f
 8003940:	01800185 	.word	0x01800185
 8003944:	0127013b 	.word	0x0127013b
 8003948:	01d901d9 	.word	0x01d901d9
 800394c:	01d901d9 	.word	0x01d901d9
 8003950:	01d901d9 	.word	0x01d901d9
 8003954:	01d901d9 	.word	0x01d901d9
 8003958:	01d901d9 	.word	0x01d901d9
 800395c:	01d901d9 	.word	0x01d901d9
 8003960:	01d901d9 	.word	0x01d901d9
 8003964:	01190120 	.word	0x01190120
 8003968:	01d900fa 	.word	0x01d900fa
 800396c:	01d901d9 	.word	0x01d901d9
 8003970:	01d901d9 	.word	0x01d901d9
 8003974:	01d901d9 	.word	0x01d901d9
 8003978:	01d901d9 	.word	0x01d901d9
 800397c:	01d901d9 	.word	0x01d901d9
 8003980:	01d901d9 	.word	0x01d901d9
 8003984:	01d901d9 	.word	0x01d901d9
 8003988:	01d901d9 	.word	0x01d901d9
 800398c:	01d901d9 	.word	0x01d901d9
 8003990:	01d901d9 	.word	0x01d901d9
 8003994:	01d901d9 	.word	0x01d901d9
 8003998:	01d901d9 	.word	0x01d901d9
 800399c:	01d90108 	.word	0x01d90108
 80039a0:	01d901d9 	.word	0x01d901d9
 80039a4:	01d901d9 	.word	0x01d901d9
 80039a8:	01d901d9 	.word	0x01d901d9
 80039ac:	01d901d9 	.word	0x01d901d9
 80039b0:	01d901d9 	.word	0x01d901d9
 80039b4:	01d901d9 	.word	0x01d901d9
 80039b8:	01d901d9 	.word	0x01d901d9
 80039bc:	01d901d9 	.word	0x01d901d9
 80039c0:	010401d9 	.word	0x010401d9
 80039c4:	01720115 	.word	0x01720115
 80039c8:	00f701d9 	.word	0x00f701d9
 80039cc:	01d900f7 	.word	0x01d900f7
 80039d0:	01d901d9 	.word	0x01d901d9
 80039d4:	01d901d9 	.word	0x01d901d9
 80039d8:	01d901d9 	.word	0x01d901d9
 80039dc:	01d901d9 	.word	0x01d901d9
 80039e0:	01d901d9 	.word	0x01d901d9
 80039e4:	01d901d9 	.word	0x01d901d9
 80039e8:	00f7      	.short	0x00f7
 80039ea:	2970      	cmp	r1, #112	; 0x70
 80039ec:	d872      	bhi.n	8003ad4 <UI_GetReg+0x214>
 80039ee:	e8df f011 	tbh	[pc, r1, lsl #1]
 80039f2:	00dd      	.short	0x00dd
 80039f4:	00d300d7 	.word	0x00d300d7
 80039f8:	01300137 	.word	0x01300137
 80039fc:	0128012c 	.word	0x0128012c
 8003a00:	00790124 	.word	0x00790124
 8003a04:	00f200f6 	.word	0x00f200f6
 8003a08:	007400ee 	.word	0x007400ee
 8003a0c:	00e400e8 	.word	0x00e400e8
 8003a10:	007100e0 	.word	0x007100e0
 8003a14:	00710071 	.word	0x00710071
 8003a18:	00710071 	.word	0x00710071
 8003a1c:	00710071 	.word	0x00710071
 8003a20:	00710071 	.word	0x00710071
 8003a24:	011c0120 	.word	0x011c0120
 8003a28:	00710118 	.word	0x00710118
 8003a2c:	014c0071 	.word	0x014c0071
 8003a30:	01420147 	.word	0x01420147
 8003a34:	013b0071 	.word	0x013b0071
 8003a38:	00c900ce 	.word	0x00c900ce
 8003a3c:	010e0113 	.word	0x010e0113
 8003a40:	01420147 	.word	0x01420147
 8003a44:	00740079 	.word	0x00740079
 8003a48:	01040109 	.word	0x01040109
 8003a4c:	00fa00ff 	.word	0x00fa00ff
 8003a50:	00a100b5 	.word	0x00a100b5
 8003a54:	00710071 	.word	0x00710071
 8003a58:	00710071 	.word	0x00710071
 8003a5c:	00710071 	.word	0x00710071
 8003a60:	00710071 	.word	0x00710071
 8003a64:	00710071 	.word	0x00710071
 8003a68:	00710071 	.word	0x00710071
 8003a6c:	00710071 	.word	0x00710071
 8003a70:	0093009a 	.word	0x0093009a
 8003a74:	00710074 	.word	0x00710074
 8003a78:	00710071 	.word	0x00710071
 8003a7c:	00710071 	.word	0x00710071
 8003a80:	00710071 	.word	0x00710071
 8003a84:	00710071 	.word	0x00710071
 8003a88:	00710071 	.word	0x00710071
 8003a8c:	00710071 	.word	0x00710071
 8003a90:	00710071 	.word	0x00710071
 8003a94:	00710071 	.word	0x00710071
 8003a98:	00710071 	.word	0x00710071
 8003a9c:	00710071 	.word	0x00710071
 8003aa0:	00710071 	.word	0x00710071
 8003aa4:	00710071 	.word	0x00710071
 8003aa8:	00710082 	.word	0x00710082
 8003aac:	00710071 	.word	0x00710071
 8003ab0:	00710071 	.word	0x00710071
 8003ab4:	00710071 	.word	0x00710071
 8003ab8:	00710071 	.word	0x00710071
 8003abc:	00710071 	.word	0x00710071
 8003ac0:	00710071 	.word	0x00710071
 8003ac4:	00710071 	.word	0x00710071
 8003ac8:	00710071 	.word	0x00710071
 8003acc:	007e0071 	.word	0x007e0071
 8003ad0:	00ec008f 	.word	0x00ec008f
  int32_t bRetVal = 0;
 8003ad4:	2000      	movs	r0, #0
      }
	}
    break;
  }
  return bRetVal;
}
 8003ad6:	b00c      	add	sp, #48	; 0x30
 8003ad8:	bd70      	pop	{r4, r5, r6, pc}
      bRetVal = MCI_GetIqdref(pMCI).d;
 8003ada:	4620      	mov	r0, r4
 8003adc:	f7fd ffb6 	bl	8001a4c <MCI_GetIqdref>
 8003ae0:	1400      	asrs	r0, r0, #16
    break;
 8003ae2:	e7f8      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIqdref(pMCI).q;
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f7fd ffb1 	bl	8001a4c <MCI_GetIqdref>
 8003aea:	b200      	sxth	r0, r0
    break;
 8003aec:	e7f3      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 8003aee:	6828      	ldr	r0, [r5, #0]
 8003af0:	f003 ff34 	bl	800795c <PID_GetKPDivisor>
    break;
 8003af4:	e7ef      	b.n	8003ad6 <UI_GetReg+0x216>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8003af6:	4620      	mov	r0, r4
 8003af8:	f7fd ff64 	bl	80019c4 <MCI_GetControlMode>
 8003afc:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8003afe:	4620      	mov	r0, r4
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8003b00:	f000 80d7 	beq.w	8003cb2 <UI_GetReg+0x3f2>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 8003b04:	f7fd ff74 	bl	80019f0 <MCI_GetMecSpeedRefUnit>
 8003b08:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003b0c:	0040      	lsls	r0, r0, #1
 8003b0e:	e7e2      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 8003b10:	6828      	ldr	r0, [r5, #0]
 8003b12:	f003 ff25 	bl	8007960 <PID_GetKIDivisor>
    break;
 8003b16:	e7de      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 8003b18:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003b1a:	f005 f8df 	bl	8008cdc <STC_GetMinAppNegativeMecSpeedUnit>
 8003b1e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003b22:	0040      	lsls	r0, r0, #1
    break;
 8003b24:	e7d7      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 8003b26:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003b28:	f005 f8d6 	bl	8008cd8 <STC_GetMaxAppPositiveMecSpeedUnit>
 8003b2c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003b30:	0040      	lsls	r0, r0, #1
    break;
 8003b32:	e7d0      	b.n	8003ad6 <UI_GetReg+0x216>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003b34:	6902      	ldr	r2, [r0, #16]
 8003b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b3a:	0f1a      	lsrs	r2, r3, #28
 8003b3c:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b3e:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b42:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b44:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b48:	f240 80ae 	bls.w	8003ca8 <UI_GetReg+0x3e8>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d8c1      	bhi.n	8003ad4 <UI_GetReg+0x214>
        pSPD = pMCT->pSpeedSensorAux;
 8003b50:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003b52:	2800      	cmp	r0, #0
 8003b54:	d0be      	beq.n	8003ad4 <UI_GetReg+0x214>
        bRetVal = SPD_GetS16Speed(pSPD);
 8003b56:	f004 ffff 	bl	8008b58 <SPD_GetS16Speed>
 8003b5a:	e7bc      	b.n	8003ad6 <UI_GetReg+0x216>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003b5c:	6902      	ldr	r2, [r0, #16]
 8003b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b62:	0f1a      	lsrs	r2, r3, #28
 8003b64:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b66:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b6a:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b6c:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b70:	f240 8095 	bls.w	8003c9e <UI_GetReg+0x3de>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d8ad      	bhi.n	8003ad4 <UI_GetReg+0x214>
        pSPD = pMCT->pSpeedSensorAux;
 8003b78:	69e8      	ldr	r0, [r5, #28]
      if (pSPD != MC_NULL)
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	d0aa      	beq.n	8003ad4 <UI_GetReg+0x214>
        bRetVal = SPD_GetElAngle(pSPD);
 8003b7e:	f004 ffb3 	bl	8008ae8 <SPD_GetElAngle>
 8003b82:	e7a8      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIab(pMCI).b;
 8003b84:	4620      	mov	r0, r4
 8003b86:	f7fd ff37 	bl	80019f8 <MCI_GetIab>
 8003b8a:	1400      	asrs	r0, r0, #16
    break;
 8003b8c:	e7a3      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIab(pMCI).a;
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f7fd ff32 	bl	80019f8 <MCI_GetIab>
 8003b94:	b200      	sxth	r0, r0
    break;
 8003b96:	e79e      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8003b98:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8003b9a:	f005 f951 	bl	8008e40 <STM_GetState>
	break;
 8003b9e:	e79a      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8003ba0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
}
 8003ba2:	b00c      	add	sp, #48	; 0x30
 8003ba4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8003ba8:	f005 b958 	b.w	8008e5c <STM_GetFaultState>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 8003bac:	f7ff fdc6 	bl	800373c <UI_GetSelectedMC>
    break;
 8003bb0:	e791      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 8003bb2:	68a8      	ldr	r0, [r5, #8]
 8003bb4:	f003 fed8 	bl	8007968 <PID_GetKD>
    break;
 8003bb8:	e78d      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 8003bba:	68a8      	ldr	r0, [r5, #8]
 8003bbc:	f003 fec8 	bl	8007950 <PID_GetKI>
    break;
 8003bc0:	e789      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 8003bc2:	68a8      	ldr	r0, [r5, #8]
 8003bc4:	f003 fec0 	bl	8007948 <PID_GetKP>
    break;
 8003bc8:	e785      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)(MC_UID);
 8003bca:	483d      	ldr	r0, [pc, #244]	; (8003cc0 <UI_GetReg+0x400>)
 8003bcc:	e783      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8003bce:	6868      	ldr	r0, [r5, #4]
 8003bd0:	f003 feca 	bl	8007968 <PID_GetKD>
    break;
 8003bd4:	e77f      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8003bd6:	6868      	ldr	r0, [r5, #4]
 8003bd8:	f003 feba 	bl	8007950 <PID_GetKI>
    break;
 8003bdc:	e77b      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8003bde:	6868      	ldr	r0, [r5, #4]
 8003be0:	f003 feb2 	bl	8007948 <PID_GetKP>
    break;
 8003be4:	e777      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8003be6:	4620      	mov	r0, r4
 8003be8:	f7fd ff4c 	bl	8001a84 <MCI_GetValphabeta>
 8003bec:	1400      	asrs	r0, r0, #16
    break;
 8003bee:	e772      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 8003bf0:	4620      	mov	r0, r4
 8003bf2:	f7fd ff47 	bl	8001a84 <MCI_GetValphabeta>
 8003bf6:	b200      	sxth	r0, r0
    break;
 8003bf8:	e76d      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetVqd(pMCI).d;
 8003bfa:	4620      	mov	r0, r4
 8003bfc:	f7fd ff34 	bl	8001a68 <MCI_GetVqd>
 8003c00:	1400      	asrs	r0, r0, #16
    break;
 8003c02:	e768      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetVqd(pMCI).q;
 8003c04:	4620      	mov	r0, r4
 8003c06:	f7fd ff2f 	bl	8001a68 <MCI_GetVqd>
 8003c0a:	b200      	sxth	r0, r0
    break;
 8003c0c:	e763      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 8003c0e:	4620      	mov	r0, r4
 8003c10:	f7fd ff00 	bl	8001a14 <MCI_GetIalphabeta>
 8003c14:	1400      	asrs	r0, r0, #16
    break;
 8003c16:	e75e      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f7fd fefb 	bl	8001a14 <MCI_GetIalphabeta>
 8003c1e:	b200      	sxth	r0, r0
    break;
 8003c20:	e759      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 8003c22:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8003c24:	f003 fe2a 	bl	800787c <MPM_GetAvrgElMotorPowerW>
    break;
 8003c28:	e755      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 8003c2a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8003c2c:	f003 fe6a 	bl	8007904 <NTC_GetAvTemp_C>
    break;
 8003c30:	e751      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 8003c32:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003c34:	f003 fbe2 	bl	80073fc <VBS_GetAvBusVoltage_V>
    break;
 8003c38:	e74d      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 8003c3a:	6828      	ldr	r0, [r5, #0]
 8003c3c:	f003 fe94 	bl	8007968 <PID_GetKD>
    break;
 8003c40:	e749      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 8003c42:	6828      	ldr	r0, [r5, #0]
 8003c44:	f003 fe84 	bl	8007950 <PID_GetKI>
    break;
 8003c48:	e745      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8003c4a:	6828      	ldr	r0, [r5, #0]
 8003c4c:	f003 fe7c 	bl	8007948 <PID_GetKP>
    break;
 8003c50:	e741      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7fd fecc 	bl	80019f0 <MCI_GetMecSpeedRefUnit>
 8003c58:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003c5c:	0040      	lsls	r0, r0, #1
    break;
 8003c5e:	e73a      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8003c60:	4620      	mov	r0, r4
 8003c62:	f7fd feaf 	bl	80019c4 <MCI_GetControlMode>
    break;
 8003c66:	e736      	b.n	8003ad6 <UI_GetReg+0x216>
      if (pMCT->pRevupCtrl)
 8003c68:	6968      	ldr	r0, [r5, #20]
 8003c6a:	2800      	cmp	r0, #0
 8003c6c:	f43f af32 	beq.w	8003ad4 <UI_GetReg+0x214>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 8003c70:	f005 fa88 	bl	8009184 <RUC_GetNumberOfPhases>
 8003c74:	e72f      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIqd(pMCI).d;
 8003c76:	4620      	mov	r0, r4
 8003c78:	f7fd feda 	bl	8001a30 <MCI_GetIqd>
 8003c7c:	1400      	asrs	r0, r0, #16
    break;
 8003c7e:	e72a      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = MCI_GetIqd(pMCI).q;
 8003c80:	4620      	mov	r0, r4
 8003c82:	f7fd fed5 	bl	8001a30 <MCI_GetIqd>
 8003c86:	b200      	sxth	r0, r0
    break;
 8003c88:	e725      	b.n	8003ad6 <UI_GetReg+0x216>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f7fd fea8 	bl	80019e0 <MCI_GetAvrgMecSpeedUnit>
 8003c90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003c94:	0040      	lsls	r0, r0, #1
    break;
 8003c96:	e71e      	b.n	8003ad6 <UI_GetReg+0x216>
        *success = false;
 8003c98:	2000      	movs	r0, #0
 8003c9a:	7010      	strb	r0, [r2, #0]
  return bRetVal;
 8003c9c:	e71b      	b.n	8003ad6 <UI_GetReg+0x216>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003c9e:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8003ca0:	69a8      	ldr	r0, [r5, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003ca2:	f63f af6a 	bhi.w	8003b7a <UI_GetReg+0x2ba>
 8003ca6:	e767      	b.n	8003b78 <UI_GetReg+0x2b8>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003ca8:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8003caa:	69a8      	ldr	r0, [r5, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003cac:	f63f af51 	bhi.w	8003b52 <UI_GetReg+0x292>
 8003cb0:	e74e      	b.n	8003b50 <UI_GetReg+0x290>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8003cb2:	f7fd fe89 	bl	80019c8 <MCI_GetLastRampFinalSpeed>
 8003cb6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003cba:	0040      	lsls	r0, r0, #1
 8003cbc:	e70b      	b.n	8003ad6 <UI_GetReg+0x216>
 8003cbe:	bf00      	nop
 8003cc0:	34a6847a 	.word	0x34a6847a

08003cc4 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8003cc4:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003cc6:	6883      	ldr	r3, [r0, #8]
 8003cc8:	7d02      	ldrb	r2, [r0, #20]
 8003cca:	3901      	subs	r1, #1
 8003ccc:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]

  switch (bCmdID)
 8003cd0:	290d      	cmp	r1, #13
 8003cd2:	d808      	bhi.n	8003ce6 <UI_ExecCmd+0x22>
 8003cd4:	e8df f001 	tbb	[pc, r1]
 8003cd8:	0e091419 	.word	0x0e091419
 8003cdc:	231e100e 	.word	0x231e100e
 8003ce0:	07070728 	.word	0x07070728
 8003ce4:	1407      	.short	0x1407
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003ce6:	2000      	movs	r0, #0
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8003ce8:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == RUN)
 8003cea:	4620      	mov	r0, r4
 8003cec:	f7fd fe5a 	bl	80019a4 <MCI_GetSTMState>
 8003cf0:	2806      	cmp	r0, #6
 8003cf2:	d01e      	beq.n	8003d32 <UI_ExecCmd+0x6e>
  bool retVal = true;
 8003cf4:	2001      	movs	r0, #1
}
 8003cf6:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == IDLE)
 8003cf8:	4620      	mov	r0, r4
 8003cfa:	f7fd fe53 	bl	80019a4 <MCI_GetSTMState>
 8003cfe:	b120      	cbz	r0, 8003d0a <UI_ExecCmd+0x46>
        MCI_StopMotor(pMCI);
 8003d00:	4620      	mov	r0, r4
 8003d02:	f7fd fe07 	bl	8001914 <MCI_StopMotor>
  bool retVal = true;
 8003d06:	2001      	movs	r0, #1
}
 8003d08:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 8003d0a:	4620      	mov	r0, r4
 8003d0c:	f7fd fdf8 	bl	8001900 <MCI_StartMotor>
  bool retVal = true;
 8003d10:	2001      	movs	r0, #1
}
 8003d12:	bd10      	pop	{r4, pc}
      MCI_FaultAcknowledged(pMCI);
 8003d14:	4620      	mov	r0, r4
 8003d16:	f7fd fe01 	bl	800191c <MCI_FaultAcknowledged>
  bool retVal = true;
 8003d1a:	2001      	movs	r0, #1
}
 8003d1c:	bd10      	pop	{r4, pc}
      MCI_EncoderAlign(pMCI);
 8003d1e:	4620      	mov	r0, r4
 8003d20:	f7fd fe00 	bl	8001924 <MCI_EncoderAlign>
  bool retVal = true;
 8003d24:	2001      	movs	r0, #1
}
 8003d26:	bd10      	pop	{r4, pc}
      MCI_Clear_Iqdref(pMCI);
 8003d28:	4620      	mov	r0, r4
 8003d2a:	f7fd fedb 	bl	8001ae4 <MCI_Clear_Iqdref>
  bool retVal = true;
 8003d2e:	2001      	movs	r0, #1
}
 8003d30:	bd10      	pop	{r4, pc}
        MCI_StopRamp(pMCI);
 8003d32:	4620      	mov	r0, r4
 8003d34:	f7fd fe50 	bl	80019d8 <MCI_StopRamp>
  bool retVal = true;
 8003d38:	2001      	movs	r0, #1
}
 8003d3a:	bd10      	pop	{r4, pc}

08003d3c <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 8003d3c:	b510      	push	{r4, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8003d3e:	4b07      	ldr	r3, [pc, #28]	; (8003d5c <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003d40:	7d04      	ldrb	r4, [r0, #20]
 8003d42:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8003d44:	fb83 c301 	smull	ip, r3, r3, r1
 8003d48:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003d4c:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003d50:	b209      	sxth	r1, r1
 8003d52:	f7fd fdb5 	bl	80018c0 <MCI_ExecSpeedRamp>
  return true;
}
 8003d56:	2001      	movs	r0, #1
 8003d58:	bd10      	pop	{r4, pc}
 8003d5a:	bf00      	nop
 8003d5c:	2aaaaaab 	.word	0x2aaaaaab

08003d60 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 8003d60:	b510      	push	{r4, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003d62:	6883      	ldr	r3, [r0, #8]
 8003d64:	7d04      	ldrb	r4, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 8003d66:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003d6a:	f7fd fdb5 	bl	80018d8 <MCI_ExecTorqueRamp>
  return true;
}
 8003d6e:	2001      	movs	r0, #1
 8003d70:	bd10      	pop	{r4, pc}
 8003d72:	bf00      	nop

08003d74 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003d76:	7d04      	ldrb	r4, [r0, #20]
 8003d78:	68c0      	ldr	r0, [r0, #12]
 8003d7a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8003d7e:	6944      	ldr	r4, [r0, #20]
  if (pRevupCtrl)
 8003d80:	b19c      	cbz	r4, 8003daa <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8003d82:	4620      	mov	r0, r4
 8003d84:	461e      	mov	r6, r3
 8003d86:	4617      	mov	r7, r2
 8003d88:	460d      	mov	r5, r1
 8003d8a:	f005 f9e5 	bl	8009158 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003d8e:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8003d90:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003d92:	4620      	mov	r0, r4
 8003d94:	f005 f9e6 	bl	8009164 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8003d98:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003d9a:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8003d9c:	4620      	mov	r0, r4
 8003d9e:	f005 f9e9 	bl	8009174 <RUC_GetPhaseFinalTorque>
 8003da2:	9b06      	ldr	r3, [sp, #24]
 8003da4:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 8003da6:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 8003da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 8003daa:	4620      	mov	r0, r4
}
 8003dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dae:	bf00      	nop

08003db0 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 8003db0:	b570      	push	{r4, r5, r6, lr}
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003db2:	7d04      	ldrb	r4, [r0, #20]
 8003db4:	68c0      	ldr	r0, [r0, #12]
{
 8003db6:	b082      	sub	sp, #8
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003db8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
{
 8003dbc:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003dc0:	6940      	ldr	r0, [r0, #20]
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8003dc2:	9001      	str	r0, [sp, #4]
{
 8003dc4:	461d      	mov	r5, r3
 8003dc6:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8003dc8:	f005 f9b4 	bl	8009134 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 8003dcc:	9801      	ldr	r0, [sp, #4]
 8003dce:	462a      	mov	r2, r5
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	f005 f9b5 	bl	8009140 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8003dd6:	9801      	ldr	r0, [sp, #4]
 8003dd8:	4632      	mov	r2, r6
 8003dda:	4621      	mov	r1, r4
 8003ddc:	f005 f9b6 	bl	800914c <RUC_SetPhaseFinalTorque>
  return true;
}
 8003de0:	2001      	movs	r0, #1
 8003de2:	b002      	add	sp, #8
 8003de4:	bd70      	pop	{r4, r5, r6, pc}
 8003de6:	bf00      	nop

08003de8 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8003de8:	b410      	push	{r4}
 8003dea:	b083      	sub	sp, #12

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003dec:	7d04      	ldrb	r4, [r0, #20]
 8003dee:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 8003df0:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 8003df4:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 8003df8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003dfc:	9901      	ldr	r1, [sp, #4]
}
 8003dfe:	b003      	add	sp, #12
 8003e00:	f85d 4b04 	ldr.w	r4, [sp], #4
  MCI_SetCurrentReferences(pMCI,currComp);
 8003e04:	f7fd bd72 	b.w	80018ec <MCI_SetCurrentReferences>

08003e08 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 8003e08:	2000      	movs	r0, #0
 8003e0a:	4770      	bx	lr

08003e0c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003e0c:	4a03      	ldr	r2, [pc, #12]	; (8003e1c <SystemInit+0x10>)
 8003e0e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003e12:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e1a:	4770      	bx	lr
 8003e1c:	e000ed00 	.word	0xe000ed00

08003e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e20:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003e22:	4b0f      	ldr	r3, [pc, #60]	; (8003e60 <HAL_InitTick+0x40>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	b90b      	cbnz	r3, 8003e2c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e28:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003e2a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003e2c:	490d      	ldr	r1, [pc, #52]	; (8003e64 <HAL_InitTick+0x44>)
 8003e2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e32:	4605      	mov	r5, r0
 8003e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e38:	6808      	ldr	r0, [r1, #0]
 8003e3a:	fbb0 f0f3 	udiv	r0, r0, r3
 8003e3e:	f000 ff85 	bl	8004d4c <HAL_SYSTICK_Config>
 8003e42:	4604      	mov	r4, r0
 8003e44:	2800      	cmp	r0, #0
 8003e46:	d1ef      	bne.n	8003e28 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e48:	2d0f      	cmp	r5, #15
 8003e4a:	d8ed      	bhi.n	8003e28 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4629      	mov	r1, r5
 8003e50:	f04f 30ff 	mov.w	r0, #4294967295
 8003e54:	f000 ff34 	bl	8004cc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e58:	4b03      	ldr	r3, [pc, #12]	; (8003e68 <HAL_InitTick+0x48>)
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	601d      	str	r5, [r3, #0]
}
 8003e5e:	bd38      	pop	{r3, r4, r5, pc}
 8003e60:	2000057c 	.word	0x2000057c
 8003e64:	20000578 	.word	0x20000578
 8003e68:	20000580 	.word	0x20000580

08003e6c <HAL_Init>:
{
 8003e6c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e6e:	2003      	movs	r0, #3
 8003e70:	f000 ff12 	bl	8004c98 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e74:	2004      	movs	r0, #4
 8003e76:	f7ff ffd3 	bl	8003e20 <HAL_InitTick>
 8003e7a:	b110      	cbz	r0, 8003e82 <HAL_Init+0x16>
    status = HAL_ERROR;
 8003e7c:	2401      	movs	r4, #1
}
 8003e7e:	4620      	mov	r0, r4
 8003e80:	bd10      	pop	{r4, pc}
 8003e82:	4604      	mov	r4, r0
    HAL_MspInit();
 8003e84:	f7ff f92a 	bl	80030dc <HAL_MspInit>
}
 8003e88:	4620      	mov	r0, r4
 8003e8a:	bd10      	pop	{r4, pc}

08003e8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003e8c:	4a03      	ldr	r2, [pc, #12]	; (8003e9c <HAL_IncTick+0x10>)
 8003e8e:	4904      	ldr	r1, [pc, #16]	; (8003ea0 <HAL_IncTick+0x14>)
 8003e90:	6813      	ldr	r3, [r2, #0]
 8003e92:	6809      	ldr	r1, [r1, #0]
 8003e94:	440b      	add	r3, r1
 8003e96:	6013      	str	r3, [r2, #0]
}
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	20000b54 	.word	0x20000b54
 8003ea0:	2000057c 	.word	0x2000057c

08003ea4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003ea4:	4b01      	ldr	r3, [pc, #4]	; (8003eac <HAL_GetTick+0x8>)
 8003ea6:	6818      	ldr	r0, [r3, #0]
}
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000b54 	.word	0x20000b54

08003eb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	f000 80cb 	beq.w	8004054 <HAL_ADC_Init+0x1a4>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ebe:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	2d00      	cmp	r5, #0
 8003ec4:	f000 8094 	beq.w	8003ff0 <HAL_ADC_Init+0x140>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ec8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003eca:	6893      	ldr	r3, [r2, #8]
 8003ecc:	009d      	lsls	r5, r3, #2
 8003ece:	d505      	bpl.n	8003edc <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003ed0:	6893      	ldr	r3, [r2, #8]
 8003ed2:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003ed6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003eda:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003edc:	6893      	ldr	r3, [r2, #8]
 8003ede:	00d8      	lsls	r0, r3, #3
 8003ee0:	d419      	bmi.n	8003f16 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ee2:	4b71      	ldr	r3, [pc, #452]	; (80040a8 <HAL_ADC_Init+0x1f8>)
 8003ee4:	4871      	ldr	r0, [pc, #452]	; (80040ac <HAL_ADC_Init+0x1fc>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003ee8:	6891      	ldr	r1, [r2, #8]
 8003eea:	099b      	lsrs	r3, r3, #6
 8003eec:	fba0 0303 	umull	r0, r3, r0, r3
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003f02:	6091      	str	r1, [r2, #8]
 8003f04:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003f06:	9b01      	ldr	r3, [sp, #4]
 8003f08:	b12b      	cbz	r3, 8003f16 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8003f0a:	9b01      	ldr	r3, [sp, #4]
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003f10:	9b01      	ldr	r3, [sp, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f9      	bne.n	8003f0a <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f16:	6893      	ldr	r3, [r2, #8]
 8003f18:	00d9      	lsls	r1, r3, #3
 8003f1a:	d45b      	bmi.n	8003fd4 <HAL_ADC_Init+0x124>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f1e:	f043 0310 	orr.w	r3, r3, #16
 8003f22:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f24:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f2c:	6893      	ldr	r3, [r2, #8]
 8003f2e:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8003f32:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f36:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f38:	d153      	bne.n	8003fe2 <HAL_ADC_Init+0x132>
 8003f3a:	06db      	lsls	r3, r3, #27
 8003f3c:	d451      	bmi.n	8003fe2 <HAL_ADC_Init+0x132>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f3e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f40:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f44:	f043 0302 	orr.w	r3, r3, #2
 8003f48:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f4a:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f4c:	07de      	lsls	r6, r3, #31
 8003f4e:	d40e      	bmi.n	8003f6e <HAL_ADC_Init+0xbe>
 8003f50:	4b57      	ldr	r3, [pc, #348]	; (80040b0 <HAL_ADC_Init+0x200>)
 8003f52:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003f56:	6889      	ldr	r1, [r1, #8]
 8003f58:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f5a:	430b      	orrs	r3, r1
 8003f5c:	07dd      	lsls	r5, r3, #31
 8003f5e:	d406      	bmi.n	8003f6e <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003f60:	4954      	ldr	r1, [pc, #336]	; (80040b4 <HAL_ADC_Init+0x204>)
 8003f62:	6865      	ldr	r5, [r4, #4]
 8003f64:	688b      	ldr	r3, [r1, #8]
 8003f66:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003f6a:	432b      	orrs	r3, r5
 8003f6c:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8003f6e:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8003f72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003f74:	432b      	orrs	r3, r5
 8003f76:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f78:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f7a:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8003f7e:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f82:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f88:	d05f      	beq.n	800404a <HAL_ADC_Init+0x19a>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f8a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003f8c:	b121      	cbz	r1, 8003f98 <HAL_ADC_Init+0xe8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8003f8e:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f90:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f94:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f96:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f98:	68d6      	ldr	r6, [r2, #12]
 8003f9a:	4947      	ldr	r1, [pc, #284]	; (80040b8 <HAL_ADC_Init+0x208>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003f9c:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f9e:	4031      	ands	r1, r6
 8003fa0:	430b      	orrs	r3, r1
 8003fa2:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003fa4:	6913      	ldr	r3, [r2, #16]
 8003fa6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003faa:	432b      	orrs	r3, r5
 8003fac:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fae:	6893      	ldr	r3, [r2, #8]
 8003fb0:	0759      	lsls	r1, r3, #29
 8003fb2:	d523      	bpl.n	8003ffc <HAL_ADC_Init+0x14c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003fb4:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003fb6:	6963      	ldr	r3, [r4, #20]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d04e      	beq.n	800405a <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003fbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003fbe:	f023 030f 	bic.w	r3, r3, #15
 8003fc2:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003fc4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	f043 0301 	orr.w	r3, r3, #1
 8003fce:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003fd0:	b002      	add	sp, #8
 8003fd2:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fd4:	6893      	ldr	r3, [r2, #8]
 8003fd6:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fda:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003fde:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003fe0:	d0ab      	beq.n	8003f3a <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003fe4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe6:	f043 0310 	orr.w	r3, r3, #16
 8003fea:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003fec:	b002      	add	sp, #8
 8003fee:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8003ff0:	f7ff f894 	bl	800311c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003ff4:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003ff6:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8003ffa:	e765      	b.n	8003ec8 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ffc:	6893      	ldr	r3, [r2, #8]
 8003ffe:	071b      	lsls	r3, r3, #28
 8004000:	d4d9      	bmi.n	8003fb6 <HAL_ADC_Init+0x106>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004002:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004004:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004008:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 800400a:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800400c:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004010:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004012:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004016:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800401a:	430b      	orrs	r3, r1
 800401c:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800401e:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004020:	bb1d      	cbnz	r5, 800406a <HAL_ADC_Init+0x1ba>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004026:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004028:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800402c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004030:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004034:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004038:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800403c:	2b01      	cmp	r3, #1
 800403e:	d021      	beq.n	8004084 <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004040:	6913      	ldr	r3, [r2, #16]
 8004042:	f023 0301 	bic.w	r3, r3, #1
 8004046:	6113      	str	r3, [r2, #16]
 8004048:	e7b5      	b.n	8003fb6 <HAL_ADC_Init+0x106>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800404a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800404c:	3901      	subs	r1, #1
 800404e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004052:	e79a      	b.n	8003f8a <HAL_ADC_Init+0xda>
    return HAL_ERROR;
 8004054:	2001      	movs	r0, #1
}
 8004056:	b002      	add	sp, #8
 8004058:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800405a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800405c:	6a23      	ldr	r3, [r4, #32]
 800405e:	f021 010f 	bic.w	r1, r1, #15
 8004062:	3b01      	subs	r3, #1
 8004064:	430b      	orrs	r3, r1
 8004066:	6313      	str	r3, [r2, #48]	; 0x30
 8004068:	e7ac      	b.n	8003fc4 <HAL_ADC_Init+0x114>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800406a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406e:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004070:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004074:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004078:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800407c:	432b      	orrs	r3, r5
 800407e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004082:	e7d9      	b.n	8004038 <HAL_ADC_Init+0x188>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004084:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8004088:	6911      	ldr	r1, [r2, #16]
 800408a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800408c:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8004090:	f021 0104 	bic.w	r1, r1, #4
 8004094:	4333      	orrs	r3, r6
 8004096:	430b      	orrs	r3, r1
 8004098:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800409a:	432b      	orrs	r3, r5
 800409c:	430b      	orrs	r3, r1
 800409e:	f043 0301 	orr.w	r3, r3, #1
 80040a2:	6113      	str	r3, [r2, #16]
 80040a4:	e787      	b.n	8003fb6 <HAL_ADC_Init+0x106>
 80040a6:	bf00      	nop
 80040a8:	20000578 	.word	0x20000578
 80040ac:	053e2d63 	.word	0x053e2d63
 80040b0:	50000100 	.word	0x50000100
 80040b4:	50000300 	.word	0x50000300
 80040b8:	fff04007 	.word	0xfff04007

080040bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040be:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80040c2:	b083      	sub	sp, #12
 80040c4:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80040c6:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80040c8:	f04f 0000 	mov.w	r0, #0
 80040cc:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80040ce:	f000 8143 	beq.w	8004358 <HAL_ADC_ConfigChannel+0x29c>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040d2:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80040d4:	2001      	movs	r0, #1
 80040d6:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040da:	6894      	ldr	r4, [r2, #8]
 80040dc:	0766      	lsls	r6, r4, #29
 80040de:	d43d      	bmi.n	800415c <HAL_ADC_ConfigChannel+0xa0>
  MODIFY_REG(*preg,
 80040e0:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80040e4:	09a6      	lsrs	r6, r4, #6
 80040e6:	f102 0530 	add.w	r5, r2, #48	; 0x30
 80040ea:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80040ee:	f004 041f 	and.w	r4, r4, #31
 80040f2:	5977      	ldr	r7, [r6, r5]
 80040f4:	f04f 0c1f 	mov.w	ip, #31
 80040f8:	fa0c fc04 	lsl.w	ip, ip, r4
 80040fc:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004100:	ea27 070c 	bic.w	r7, r7, ip
 8004104:	40a0      	lsls	r0, r4
 8004106:	4338      	orrs	r0, r7
 8004108:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800410a:	6890      	ldr	r0, [r2, #8]
 800410c:	0745      	lsls	r5, r0, #29
 800410e:	f140 809a 	bpl.w	8004246 <HAL_ADC_ConfigChannel+0x18a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004112:	6890      	ldr	r0, [r2, #8]
 8004114:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004116:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004118:	07e4      	lsls	r4, r4, #31
 800411a:	d530      	bpl.n	800417e <HAL_ADC_ConfigChannel+0xc2>
 800411c:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800411e:	49c2      	ldr	r1, [pc, #776]	; (8004428 <HAL_ADC_ConfigChannel+0x36c>)
 8004120:	420c      	tst	r4, r1
 8004122:	d02a      	beq.n	800417a <HAL_ADC_ConfigChannel+0xbe>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004124:	49c1      	ldr	r1, [pc, #772]	; (800442c <HAL_ADC_ConfigChannel+0x370>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004126:	4dc2      	ldr	r5, [pc, #776]	; (8004430 <HAL_ADC_ConfigChannel+0x374>)
 8004128:	6888      	ldr	r0, [r1, #8]
 800412a:	42ac      	cmp	r4, r5
 800412c:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8004130:	d01d      	beq.n	800416e <HAL_ADC_ConfigChannel+0xb2>
 8004132:	4dc0      	ldr	r5, [pc, #768]	; (8004434 <HAL_ADC_ConfigChannel+0x378>)
 8004134:	42ac      	cmp	r4, r5
 8004136:	d01a      	beq.n	800416e <HAL_ADC_ConfigChannel+0xb2>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004138:	4dbf      	ldr	r5, [pc, #764]	; (8004438 <HAL_ADC_ConfigChannel+0x37c>)
 800413a:	42ac      	cmp	r4, r5
 800413c:	f040 813e 	bne.w	80043bc <HAL_ADC_ConfigChannel+0x300>
 8004140:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8004144:	d119      	bne.n	800417a <HAL_ADC_ConfigChannel+0xbe>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004146:	4cbd      	ldr	r4, [pc, #756]	; (800443c <HAL_ADC_ConfigChannel+0x380>)
 8004148:	42a2      	cmp	r2, r4
 800414a:	d016      	beq.n	800417a <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800414c:	688a      	ldr	r2, [r1, #8]
 800414e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004152:	4316      	orrs	r6, r2
 8004154:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 8004158:	608e      	str	r6, [r1, #8]
}
 800415a:	e003      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800415c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800415e:	f042 0220 	orr.w	r2, r2, #32
 8004162:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800416a:	b003      	add	sp, #12
 800416c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800416e:	0201      	lsls	r1, r0, #8
 8004170:	d403      	bmi.n	800417a <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004172:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004176:	f000 8102 	beq.w	800437e <HAL_ADC_ConfigChannel+0x2c2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417a:	2000      	movs	r0, #0
 800417c:	e7f2      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa8>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800417e:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004180:	4caf      	ldr	r4, [pc, #700]	; (8004440 <HAL_ADC_ConfigChannel+0x384>)
 8004182:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004186:	f8df c2c8 	ldr.w	ip, [pc, #712]	; 8004450 <HAL_ADC_ConfigChannel+0x394>
 800418a:	f006 0718 	and.w	r7, r6, #24
 800418e:	40fc      	lsrs	r4, r7
 8004190:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8004194:	4004      	ands	r4, r0
 8004196:	ea25 0507 	bic.w	r5, r5, r7
 800419a:	432c      	orrs	r4, r5
 800419c:	4566      	cmp	r6, ip
 800419e:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80041a2:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80041a4:	d1bb      	bne.n	800411e <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041a6:	2f00      	cmp	r7, #0
 80041a8:	f000 80d9 	beq.w	800435e <HAL_ADC_ConfigChannel+0x2a2>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ac:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80041b0:	2c00      	cmp	r4, #0
 80041b2:	f000 8181 	beq.w	80044b8 <HAL_ADC_ConfigChannel+0x3fc>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80041b6:	fab4 f484 	clz	r4, r4
 80041ba:	3401      	adds	r4, #1
 80041bc:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041c0:	2c09      	cmp	r4, #9
 80041c2:	f240 8179 	bls.w	80044b8 <HAL_ADC_ConfigChannel+0x3fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80041ca:	2d00      	cmp	r5, #0
 80041cc:	f000 81d7 	beq.w	800457e <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 80041d0:	fab5 f585 	clz	r5, r5
 80041d4:	3501      	adds	r5, #1
 80041d6:	06ad      	lsls	r5, r5, #26
 80041d8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041dc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80041e0:	2c00      	cmp	r4, #0
 80041e2:	f000 81d1 	beq.w	8004588 <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 80041e6:	fab4 f484 	clz	r4, r4
 80041ea:	3401      	adds	r4, #1
 80041ec:	f004 041f 	and.w	r4, r4, #31
 80041f0:	2601      	movs	r6, #1
 80041f2:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041f6:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80041fc:	2800      	cmp	r0, #0
 80041fe:	f000 81c1 	beq.w	8004584 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004202:	fab0 f480 	clz	r4, r0
 8004206:	3401      	adds	r4, #1
 8004208:	f004 041f 	and.w	r4, r4, #31
 800420c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004210:	f1a4 001e 	sub.w	r0, r4, #30
 8004214:	0500      	lsls	r0, r0, #20
 8004216:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800421a:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800421c:	0dc7      	lsrs	r7, r0, #23
 800421e:	f007 0704 	and.w	r7, r7, #4
 8004222:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8004226:	688e      	ldr	r6, [r1, #8]
 8004228:	597c      	ldr	r4, [r7, r5]
 800422a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800422e:	f04f 0c07 	mov.w	ip, #7
 8004232:	fa0c fc00 	lsl.w	ip, ip, r0
 8004236:	ea24 040c 	bic.w	r4, r4, ip
 800423a:	fa06 f000 	lsl.w	r0, r6, r0
 800423e:	4320      	orrs	r0, r4
 8004240:	5178      	str	r0, [r7, r5]
 8004242:	680c      	ldr	r4, [r1, #0]
}
 8004244:	e76b      	b.n	800411e <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004246:	6890      	ldr	r0, [r2, #8]
 8004248:	f010 0008 	ands.w	r0, r0, #8
 800424c:	f040 8082 	bne.w	8004354 <HAL_ADC_ConfigChannel+0x298>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004250:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004252:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004254:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 8004258:	f000 80c4 	beq.w	80043e4 <HAL_ADC_ConfigChannel+0x328>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800425c:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8004260:	f00c 0c04 	and.w	ip, ip, #4
 8004264:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 8004268:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800426c:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004270:	f04f 0e07 	mov.w	lr, #7
 8004274:	fa0e fe06 	lsl.w	lr, lr, r6
 8004278:	40b4      	lsls	r4, r6
 800427a:	ea25 050e 	bic.w	r5, r5, lr
 800427e:	432c      	orrs	r4, r5
 8004280:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004284:	6954      	ldr	r4, [r2, #20]
 8004286:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800428a:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800428c:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004290:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004292:	f1bc 0f04 	cmp.w	ip, #4
 8004296:	d02e      	beq.n	80042f6 <HAL_ADC_ConfigChannel+0x23a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004298:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 800429c:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 8004454 <HAL_ADC_ConfigChannel+0x398>
 80042a0:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 80042a4:	680f      	ldr	r7, [r1, #0]
 80042a6:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80042aa:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80042ae:	694d      	ldr	r5, [r1, #20]
 80042b0:	0076      	lsls	r6, r6, #1
 80042b2:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 80042b6:	40b5      	lsls	r5, r6
 80042b8:	ea47 070e 	orr.w	r7, r7, lr
 80042bc:	433d      	orrs	r5, r7
 80042be:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80042c2:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042c6:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80042c8:	698e      	ldr	r6, [r1, #24]
 80042ca:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 80042ce:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80042d2:	4335      	orrs	r5, r6
 80042d4:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80042d8:	690e      	ldr	r6, [r1, #16]
 80042da:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 80042dc:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 80042e0:	2f01      	cmp	r7, #1
 80042e2:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 80042e6:	bf08      	it	eq
 80042e8:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 80042ec:	4328      	orrs	r0, r5
 80042ee:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 80042f2:	6808      	ldr	r0, [r1, #0]
}
 80042f4:	e70f      	b.n	8004116 <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80042f6:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042f8:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80042fa:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80042fc:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004300:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004304:	2d00      	cmp	r5, #0
 8004306:	f040 80a7 	bne.w	8004458 <HAL_ADC_ConfigChannel+0x39c>
 800430a:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800430e:	42ac      	cmp	r4, r5
 8004310:	f000 8119 	beq.w	8004546 <HAL_ADC_ConfigChannel+0x48a>
 8004314:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8004316:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004318:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800431c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004320:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8004324:	42ae      	cmp	r6, r5
 8004326:	f000 80fc 	beq.w	8004522 <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800432a:	68a6      	ldr	r6, [r4, #8]
 800432c:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800432e:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004332:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004336:	42ae      	cmp	r6, r5
 8004338:	f000 80e2 	beq.w	8004500 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800433c:	68e6      	ldr	r6, [r4, #12]
 800433e:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004340:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004342:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004346:	42b5      	cmp	r5, r6
 8004348:	f47f aee5 	bne.w	8004116 <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 800434c:	6820      	ldr	r0, [r4, #0]
 800434e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004352:	6020      	str	r0, [r4, #0]
 8004354:	6808      	ldr	r0, [r1, #0]
}
 8004356:	e6de      	b.n	8004116 <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 8004358:	2002      	movs	r0, #2
}
 800435a:	b003      	add	sp, #12
 800435c:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800435e:	0e80      	lsrs	r0, r0, #26
 8004360:	1c44      	adds	r4, r0, #1
 8004362:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004366:	2e09      	cmp	r6, #9
 8004368:	d850      	bhi.n	800440c <HAL_ADC_ConfigChannel+0x350>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800436a:	06a5      	lsls	r5, r4, #26
 800436c:	2401      	movs	r4, #1
 800436e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004372:	40b4      	lsls	r4, r6
 8004374:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004378:	4325      	orrs	r5, r4
 800437a:	0500      	lsls	r0, r0, #20
 800437c:	e74d      	b.n	800421a <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800437e:	482b      	ldr	r0, [pc, #172]	; (800442c <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004380:	4a30      	ldr	r2, [pc, #192]	; (8004444 <HAL_ADC_ConfigChannel+0x388>)
 8004382:	6881      	ldr	r1, [r0, #8]
 8004384:	4c30      	ldr	r4, [pc, #192]	; (8004448 <HAL_ADC_ConfigChannel+0x38c>)
 8004386:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800438a:	430e      	orrs	r6, r1
 800438c:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 8004390:	6086      	str	r6, [r0, #8]
 8004392:	6812      	ldr	r2, [r2, #0]
 8004394:	0992      	lsrs	r2, r2, #6
 8004396:	fba4 1202 	umull	r1, r2, r4, r2
 800439a:	0992      	lsrs	r2, r2, #6
 800439c:	3201      	adds	r2, #1
 800439e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80043a2:	0092      	lsls	r2, r2, #2
 80043a4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80043a6:	9a01      	ldr	r2, [sp, #4]
 80043a8:	2a00      	cmp	r2, #0
 80043aa:	f43f aee6 	beq.w	800417a <HAL_ADC_ConfigChannel+0xbe>
            wait_loop_index--;
 80043ae:	9a01      	ldr	r2, [sp, #4]
 80043b0:	3a01      	subs	r2, #1
 80043b2:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80043b4:	9a01      	ldr	r2, [sp, #4]
 80043b6:	2a00      	cmp	r2, #0
 80043b8:	d1f9      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x2f2>
 80043ba:	e6de      	b.n	800417a <HAL_ADC_ConfigChannel+0xbe>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80043bc:	4d23      	ldr	r5, [pc, #140]	; (800444c <HAL_ADC_ConfigChannel+0x390>)
 80043be:	42ac      	cmp	r4, r5
 80043c0:	f47f aedb 	bne.w	800417a <HAL_ADC_ConfigChannel+0xbe>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043c4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80043c8:	f47f aed7 	bne.w	800417a <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_VREFINT_INSTANCE(hadc))
 80043cc:	4c1b      	ldr	r4, [pc, #108]	; (800443c <HAL_ADC_ConfigChannel+0x380>)
 80043ce:	42a2      	cmp	r2, r4
 80043d0:	f43f aed3 	beq.w	800417a <HAL_ADC_ConfigChannel+0xbe>
 80043d4:	688a      	ldr	r2, [r1, #8]
 80043d6:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80043da:	4332      	orrs	r2, r6
 80043dc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80043e0:	608a      	str	r2, [r1, #8]
}
 80043e2:	e6bf      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80043e4:	0df5      	lsrs	r5, r6, #23
 80043e6:	f102 0414 	add.w	r4, r2, #20
 80043ea:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80043ee:	f3c6 5604 	ubfx	r6, r6, #20, #5
 80043f2:	592f      	ldr	r7, [r5, r4]
 80043f4:	f04f 0c07 	mov.w	ip, #7
 80043f8:	fa0c f606 	lsl.w	r6, ip, r6
 80043fc:	ea27 0606 	bic.w	r6, r7, r6
 8004400:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004402:	6954      	ldr	r4, [r2, #20]
 8004404:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004408:	6154      	str	r4, [r2, #20]
}
 800440a:	e73f      	b.n	800428c <HAL_ADC_ConfigChannel+0x1d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800440c:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004410:	06a5      	lsls	r5, r4, #26
 8004412:	381e      	subs	r0, #30
 8004414:	2401      	movs	r4, #1
 8004416:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800441a:	fa04 f606 	lsl.w	r6, r4, r6
 800441e:	0500      	lsls	r0, r0, #20
 8004420:	4335      	orrs	r5, r6
 8004422:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004426:	e6f8      	b.n	800421a <HAL_ADC_ConfigChannel+0x15e>
 8004428:	80080000 	.word	0x80080000
 800442c:	50000300 	.word	0x50000300
 8004430:	c3210000 	.word	0xc3210000
 8004434:	90c00010 	.word	0x90c00010
 8004438:	c7520000 	.word	0xc7520000
 800443c:	50000100 	.word	0x50000100
 8004440:	0007ffff 	.word	0x0007ffff
 8004444:	20000578 	.word	0x20000578
 8004448:	053e2d63 	.word	0x053e2d63
 800444c:	cb840000 	.word	0xcb840000
 8004450:	407f0000 	.word	0x407f0000
 8004454:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004458:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800445c:	b11d      	cbz	r5, 8004466 <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 800445e:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004462:	42ac      	cmp	r4, r5
 8004464:	d06f      	beq.n	8004546 <HAL_ADC_ConfigChannel+0x48a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004466:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8004468:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800446a:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800446e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004472:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800447a:	b11d      	cbz	r5, 8004484 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 800447c:	fab5 f585 	clz	r5, r5
 8004480:	42ae      	cmp	r6, r5
 8004482:	d04e      	beq.n	8004522 <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004484:	68a5      	ldr	r5, [r4, #8]
 8004486:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004488:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800448c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004494:	b11d      	cbz	r5, 800449e <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8004496:	fab5 f585 	clz	r5, r5
 800449a:	42ae      	cmp	r6, r5
 800449c:	d030      	beq.n	8004500 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800449e:	68e5      	ldr	r5, [r4, #12]
 80044a0:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044a2:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044a4:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80044ac:	2d00      	cmp	r5, #0
 80044ae:	f43f ae32 	beq.w	8004116 <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 80044b2:	fab5 f585 	clz	r5, r5
 80044b6:	e746      	b.n	8004346 <HAL_ADC_ConfigChannel+0x28a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80044bc:	2d00      	cmp	r5, #0
 80044be:	d058      	beq.n	8004572 <HAL_ADC_ConfigChannel+0x4b6>
  return __builtin_clz(value);
 80044c0:	fab5 f585 	clz	r5, r5
 80044c4:	3501      	adds	r5, #1
 80044c6:	06ad      	lsls	r5, r5, #26
 80044c8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044cc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80044d0:	2c00      	cmp	r4, #0
 80044d2:	d04c      	beq.n	800456e <HAL_ADC_ConfigChannel+0x4b2>
  return __builtin_clz(value);
 80044d4:	fab4 f484 	clz	r4, r4
 80044d8:	3401      	adds	r4, #1
 80044da:	f004 041f 	and.w	r4, r4, #31
 80044de:	2601      	movs	r6, #1
 80044e0:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044e4:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d044      	beq.n	8004578 <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 80044ee:	fab0 f480 	clz	r4, r0
 80044f2:	3401      	adds	r4, #1
 80044f4:	f004 041f 	and.w	r4, r4, #31
 80044f8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80044fc:	0520      	lsls	r0, r4, #20
 80044fe:	e68c      	b.n	800421a <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(*preg,
 8004500:	6838      	ldr	r0, [r7, #0]
 8004502:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004506:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004508:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800450a:	68e5      	ldr	r5, [r4, #12]
 800450c:	68e6      	ldr	r6, [r4, #12]
 800450e:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004512:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004516:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004518:	2d00      	cmp	r5, #0
 800451a:	d1c5      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x3ec>
 800451c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004520:	e711      	b.n	8004346 <HAL_ADC_ConfigChannel+0x28a>
  MODIFY_REG(*preg,
 8004522:	6838      	ldr	r0, [r7, #0]
 8004524:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004528:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800452a:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800452c:	68a5      	ldr	r5, [r4, #8]
 800452e:	68a6      	ldr	r6, [r4, #8]
 8004530:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004534:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004538:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800453c:	2d00      	cmp	r5, #0
 800453e:	d1a7      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x3d4>
 8004540:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004544:	e6f7      	b.n	8004336 <HAL_ADC_ConfigChannel+0x27a>
  MODIFY_REG(*preg,
 8004546:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004548:	4614      	mov	r4, r2
 800454a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800454e:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004552:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004554:	6e55      	ldr	r5, [r2, #100]	; 0x64
 8004556:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8004558:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800455c:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004560:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004564:	2d00      	cmp	r5, #0
 8004566:	d186      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x3ba>
 8004568:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800456c:	e6da      	b.n	8004324 <HAL_ADC_ConfigChannel+0x268>
 800456e:	2402      	movs	r4, #2
 8004570:	e7b8      	b.n	80044e4 <HAL_ADC_ConfigChannel+0x428>
 8004572:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004576:	e7a9      	b.n	80044cc <HAL_ADC_ConfigChannel+0x410>
 8004578:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800457c:	e64d      	b.n	800421a <HAL_ADC_ConfigChannel+0x15e>
 800457e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004582:	e62b      	b.n	80041dc <HAL_ADC_ConfigChannel+0x120>
 8004584:	4801      	ldr	r0, [pc, #4]	; (800458c <HAL_ADC_ConfigChannel+0x4d0>)
 8004586:	e648      	b.n	800421a <HAL_ADC_ConfigChannel+0x15e>
 8004588:	2402      	movs	r4, #2
 800458a:	e634      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x13a>
 800458c:	fe500000 	.word	0xfe500000

08004590 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004594:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004598:	6944      	ldr	r4, [r0, #20]
{
 800459a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 800459c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800459e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 80045a0:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80045a2:	f000 8187 	beq.w	80048b4 <HAL_ADCEx_InjectedConfigChannel+0x324>
 80045a6:	2301      	movs	r3, #1
 80045a8:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80045ac:	b1e4      	cbz	r4, 80045e8 <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80045ae:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d019      	beq.n	80045e8 <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80045b4:	6e84      	ldr	r4, [r0, #104]	; 0x68
 80045b6:	2c00      	cmp	r4, #0
 80045b8:	f040 8126 	bne.w	8004808 <HAL_ADCEx_InjectedConfigChannel+0x278>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80045bc:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80045be:	2a00      	cmp	r2, #0
 80045c0:	f000 8248 	beq.w	8004a54 <HAL_ADCEx_InjectedConfigChannel+0x4c4>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80045c4:	1e5c      	subs	r4, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80045c6:	f002 027c 	and.w	r2, r2, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80045ca:	6acb      	ldr	r3, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80045cc:	4322      	orrs	r2, r4
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80045ce:	4313      	orrs	r3, r2
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 80045d0:	e9d1 2500 	ldrd	r2, r5, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80045d4:	6684      	str	r4, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 80045d6:	f005 051f 	and.w	r5, r5, #31
 80045da:	f3c2 6484 	ubfx	r4, r2, #26, #5
 80045de:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 80045e0:	4323      	orrs	r3, r4
 80045e2:	6643      	str	r3, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80045e4:	6803      	ldr	r3, [r0, #0]
 80045e6:	e005      	b.n	80045f4 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80045e8:	684b      	ldr	r3, [r1, #4]
 80045ea:	2b09      	cmp	r3, #9
 80045ec:	f000 80f8 	beq.w	80047e0 <HAL_ADCEx_InjectedConfigChannel+0x250>
 80045f0:	680a      	ldr	r2, [r1, #0]
 80045f2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045f4:	689c      	ldr	r4, [r3, #8]
 80045f6:	0724      	lsls	r4, r4, #28
 80045f8:	d410      	bmi.n	800461c <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80045fa:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 80045fe:	2c00      	cmp	r4, #0
 8004600:	f040 80e5 	bne.w	80047ce <HAL_ADCEx_InjectedConfigChannel+0x23e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004604:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8004608:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 800460c:	68dd      	ldr	r5, [r3, #12]
 800460e:	0524      	lsls	r4, r4, #20
 8004610:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8004614:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004618:	432c      	orrs	r4, r5
 800461a:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800461c:	689c      	ldr	r4, [r3, #8]
 800461e:	f014 0404 	ands.w	r4, r4, #4
 8004622:	d060      	beq.n	80046e6 <HAL_ADCEx_InjectedConfigChannel+0x156>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004624:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004626:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004628:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800462a:	07ef      	lsls	r7, r5, #31
 800462c:	d414      	bmi.n	8004658 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800462e:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004630:	4dbe      	ldr	r5, [pc, #760]	; (800492c <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 8004632:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004636:	f8df e320 	ldr.w	lr, [pc, #800]	; 8004958 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
 800463a:	f007 0c18 	and.w	ip, r7, #24
 800463e:	fa25 f50c 	lsr.w	r5, r5, ip
 8004642:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8004646:	4015      	ands	r5, r2
 8004648:	ea26 060c 	bic.w	r6, r6, ip
 800464c:	4335      	orrs	r5, r6
 800464e:	4577      	cmp	r7, lr
 8004650:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
 8004654:	f000 80fd 	beq.w	8004852 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004658:	49b5      	ldr	r1, [pc, #724]	; (8004930 <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
 800465a:	420a      	tst	r2, r1
 800465c:	d019      	beq.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800465e:	4db5      	ldr	r5, [pc, #724]	; (8004934 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004660:	4eb5      	ldr	r6, [pc, #724]	; (8004938 <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 8004662:	68a9      	ldr	r1, [r5, #8]
 8004664:	42b2      	cmp	r2, r6
 8004666:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 800466a:	d019      	beq.n	80046a0 <HAL_ADCEx_InjectedConfigChannel+0x110>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800466c:	4eb3      	ldr	r6, [pc, #716]	; (800493c <HAL_ADCEx_InjectedConfigChannel+0x3ac>)
 800466e:	42b2      	cmp	r2, r6
 8004670:	d016      	beq.n	80046a0 <HAL_ADCEx_InjectedConfigChannel+0x110>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004672:	4eb3      	ldr	r6, [pc, #716]	; (8004940 <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 8004674:	42b2      	cmp	r2, r6
 8004676:	f040 8126 	bne.w	80048c6 <HAL_ADCEx_InjectedConfigChannel+0x336>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800467a:	01ce      	lsls	r6, r1, #7
 800467c:	d409      	bmi.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800467e:	4ab1      	ldr	r2, [pc, #708]	; (8004944 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d006      	beq.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004684:	68ab      	ldr	r3, [r5, #8]
 8004686:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 800468a:	431f      	orrs	r7, r3
 800468c:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8004690:	60af      	str	r7, [r5, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004692:	2300      	movs	r3, #0
 8004694:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004698:	4620      	mov	r0, r4
 800469a:	b002      	add	sp, #8
 800469c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046a0:	020a      	lsls	r2, r1, #8
 80046a2:	d4f6      	bmi.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046a8:	d1f3      	bne.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
 80046aa:	4aa2      	ldr	r2, [pc, #648]	; (8004934 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80046ac:	49a6      	ldr	r1, [pc, #664]	; (8004948 <HAL_ADCEx_InjectedConfigChannel+0x3b8>)
 80046ae:	6893      	ldr	r3, [r2, #8]
 80046b0:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80046b4:	431f      	orrs	r7, r3
 80046b6:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
 80046ba:	6097      	str	r7, [r2, #8]
 80046bc:	680b      	ldr	r3, [r1, #0]
 80046be:	4aa3      	ldr	r2, [pc, #652]	; (800494c <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 80046c0:	099b      	lsrs	r3, r3, #6
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	099b      	lsrs	r3, r3, #6
 80046c8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	3318      	adds	r3, #24
 80046d0:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80046d2:	9b01      	ldr	r3, [sp, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0dc      	beq.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
          wait_loop_index--;
 80046d8:	9b01      	ldr	r3, [sp, #4]
 80046da:	3b01      	subs	r3, #1
 80046dc:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80046de:	9b01      	ldr	r3, [sp, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f9      	bne.n	80046d8 <HAL_ADCEx_InjectedConfigChannel+0x148>
 80046e4:	e7d5      	b.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046e6:	689d      	ldr	r5, [r3, #8]
 80046e8:	f015 0508 	ands.w	r5, r5, #8
 80046ec:	d19c      	bne.n	8004628 <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80046ee:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80046f0:	2c00      	cmp	r4, #0
 80046f2:	f040 809f 	bne.w	8004834 <HAL_ADCEx_InjectedConfigChannel+0x2a4>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80046f6:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 80046fa:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80046fc:	68dc      	ldr	r4, [r3, #12]
 80046fe:	bf0c      	ite	eq
 8004700:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004704:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8004708:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800470a:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 800470c:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8004710:	2e01      	cmp	r6, #1
 8004712:	f000 80ff 	beq.w	8004914 <HAL_ADCEx_InjectedConfigChannel+0x384>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004716:	691e      	ldr	r6, [r3, #16]
 8004718:	f026 0602 	bic.w	r6, r6, #2
 800471c:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800471e:	688e      	ldr	r6, [r1, #8]
 8004720:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004724:	f000 80e2 	beq.w	80048ec <HAL_ADCEx_InjectedConfigChannel+0x35c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004728:	ea4f 5ed2 	mov.w	lr, r2, lsr #23
 800472c:	f00e 0e04 	and.w	lr, lr, #4
 8004730:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004734:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004738:	f85e 700c 	ldr.w	r7, [lr, ip]
 800473c:	f04f 0807 	mov.w	r8, #7
 8004740:	fa08 f802 	lsl.w	r8, r8, r2
 8004744:	4096      	lsls	r6, r2
 8004746:	ea27 0208 	bic.w	r2, r7, r8
 800474a:	4316      	orrs	r6, r2
 800474c:	f84e 600c 	str.w	r6, [lr, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004750:	695a      	ldr	r2, [r3, #20]
 8004752:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004756:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004758:	f8d1 e010 	ldr.w	lr, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800475c:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800475e:	f1be 0f04 	cmp.w	lr, #4
 8004762:	f000 80fd 	beq.w	8004960 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004766:	f103 0260 	add.w	r2, r3, #96	; 0x60
  MODIFY_REG(*preg,
 800476a:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 800495c <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 800476e:	f852 602e 	ldr.w	r6, [r2, lr, lsl #2]
 8004772:	ea06 0808 	and.w	r8, r6, r8
 8004776:	680e      	ldr	r6, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004778:	f3c7 0cc1 	ubfx	ip, r7, #3, #2
 800477c:	f006 47f8 	and.w	r7, r6, #2080374784	; 0x7c000000
 8004780:	694e      	ldr	r6, [r1, #20]
 8004782:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8004786:	fa06 f60c 	lsl.w	r6, r6, ip
 800478a:	ea47 0708 	orr.w	r7, r7, r8
 800478e:	433e      	orrs	r6, r7
 8004790:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8004794:	f842 602e 	str.w	r6, [r2, lr, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004798:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 800479c:	698f      	ldr	r7, [r1, #24]
 800479e:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 80047a2:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 80047a6:	433e      	orrs	r6, r7
 80047a8:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 80047ac:	690f      	ldr	r7, [r1, #16]
 80047ae:	f891 c01c 	ldrb.w	ip, [r1, #28]
  MODIFY_REG(*preg,
 80047b2:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 80047b6:	f1bc 0f01 	cmp.w	ip, #1
 80047ba:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 80047be:	bf08      	it	eq
 80047c0:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 80047c4:	4335      	orrs	r5, r6
 80047c6:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
 80047ca:	680a      	ldr	r2, [r1, #0]
}
 80047cc:	e72c      	b.n	8004628 <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 80047ce:	68dc      	ldr	r4, [r3, #12]
 80047d0:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 80047d4:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 80047d8:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 80047dc:	60dc      	str	r4, [r3, #12]
 80047de:	e71d      	b.n	800461c <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80047e0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80047e2:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d06a      	beq.n	80048be <HAL_ADCEx_InjectedConfigChannel+0x32e>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80047e8:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80047ea:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80047ee:	0c55      	lsrs	r5, r2, #17
 80047f0:	4323      	orrs	r3, r4
 80047f2:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 80047f6:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 80047f8:	6803      	ldr	r3, [r0, #0]
 80047fa:	4e55      	ldr	r6, [pc, #340]	; (8004950 <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 80047fc:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80047fe:	4034      	ands	r4, r6
 8004800:	432c      	orrs	r4, r5
 8004802:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004804:	6645      	str	r5, [r0, #100]	; 0x64
 8004806:	e6f5      	b.n	80045f4 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004808:	e9d1 2600 	ldrd	r2, r6, [r1]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800480c:	6e43      	ldr	r3, [r0, #100]	; 0x64
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800480e:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8004812:	f006 061f 	and.w	r6, r6, #31
 8004816:	40b5      	lsls	r5, r6
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004818:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 800481a:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800481c:	e9c0 5419 	strd	r5, r4, [r0, #100]	; 0x64
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004820:	6803      	ldr	r3, [r0, #0]
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004822:	2c00      	cmp	r4, #0
 8004824:	f47f aee6 	bne.w	80045f4 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004828:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800482a:	4e49      	ldr	r6, [pc, #292]	; (8004950 <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 800482c:	4034      	ands	r4, r6
 800482e:	4325      	orrs	r5, r4
 8004830:	64dd      	str	r5, [r3, #76]	; 0x4c
 8004832:	e6df      	b.n	80045f4 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004834:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8004836:	2c00      	cmp	r4, #0
 8004838:	f43f af5d 	beq.w	80046f6 <HAL_ADCEx_InjectedConfigChannel+0x166>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800483c:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004840:	2c01      	cmp	r4, #1
 8004842:	f000 8154 	beq.w	8004aee <HAL_ADCEx_InjectedConfigChannel+0x55e>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004846:	68dc      	ldr	r4, [r3, #12]
 8004848:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 800484c:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800484e:	462c      	mov	r4, r5
 8004850:	e75c      	b.n	800470c <HAL_ADCEx_InjectedConfigChannel+0x17c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004852:	f1bc 0f00 	cmp.w	ip, #0
 8004856:	f040 80c7 	bne.w	80049e8 <HAL_ADCEx_InjectedConfigChannel+0x458>
 800485a:	0e92      	lsrs	r2, r2, #26
 800485c:	1c55      	adds	r5, r2, #1
 800485e:	f005 071f 	and.w	r7, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004862:	2f09      	cmp	r7, #9
 8004864:	f240 80f9 	bls.w	8004a5a <HAL_ADCEx_InjectedConfigChannel+0x4ca>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004868:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 800486c:	06ae      	lsls	r6, r5, #26
 800486e:	3a1e      	subs	r2, #30
 8004870:	2501      	movs	r5, #1
 8004872:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8004876:	fa05 f707 	lsl.w	r7, r5, r7
 800487a:	0512      	lsls	r2, r2, #20
 800487c:	433e      	orrs	r6, r7
 800487e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004882:	4332      	orrs	r2, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004884:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8004888:	f00c 0c04 	and.w	ip, ip, #4
 800488c:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004890:	688e      	ldr	r6, [r1, #8]
 8004892:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004896:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800489a:	f04f 0e07 	mov.w	lr, #7
 800489e:	fa0e fe02 	lsl.w	lr, lr, r2
 80048a2:	ea25 050e 	bic.w	r5, r5, lr
 80048a6:	fa06 f202 	lsl.w	r2, r6, r2
 80048aa:	432a      	orrs	r2, r5
 80048ac:	f84c 2007 	str.w	r2, [ip, r7]
 80048b0:	680a      	ldr	r2, [r1, #0]
}
 80048b2:	e6d1      	b.n	8004658 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 80048b4:	2402      	movs	r4, #2
}
 80048b6:	4620      	mov	r0, r4
 80048b8:	b002      	add	sp, #8
 80048ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80048be:	0c55      	lsrs	r5, r2, #17
 80048c0:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 80048c4:	e798      	b.n	80047f8 <HAL_ADCEx_InjectedConfigChannel+0x268>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80048c6:	4e23      	ldr	r6, [pc, #140]	; (8004954 <HAL_ADCEx_InjectedConfigChannel+0x3c4>)
 80048c8:	42b2      	cmp	r2, r6
 80048ca:	f47f aee2 	bne.w	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048ce:	0249      	lsls	r1, r1, #9
 80048d0:	f53f aedf 	bmi.w	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_VREFINT_INSTANCE(hadc))
 80048d4:	4a1b      	ldr	r2, [pc, #108]	; (8004944 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	f43f aedb 	beq.w	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80048dc:	68ab      	ldr	r3, [r5, #8]
 80048de:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80048e2:	431f      	orrs	r7, r3
 80048e4:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 80048e8:	60af      	str	r7, [r5, #8]
}
 80048ea:	e6d2      	b.n	8004692 <HAL_ADCEx_InjectedConfigChannel+0x102>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80048ec:	0dd7      	lsrs	r7, r2, #23
 80048ee:	f007 0704 	and.w	r7, r7, #4
 80048f2:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 80048f6:	f3c2 5e04 	ubfx	lr, r2, #20, #5
 80048fa:	f04f 0c07 	mov.w	ip, #7
 80048fe:	59ba      	ldr	r2, [r7, r6]
 8004900:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004904:	ea22 020c 	bic.w	r2, r2, ip
 8004908:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800490a:	695a      	ldr	r2, [r3, #20]
 800490c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004910:	615a      	str	r2, [r3, #20]
}
 8004912:	e721      	b.n	8004758 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004914:	691f      	ldr	r7, [r3, #16]
 8004916:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8004918:	f427 7cff 	bic.w	ip, r7, #510	; 0x1fe
 800491c:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 800491e:	433e      	orrs	r6, r7
 8004920:	ea46 060c 	orr.w	r6, r6, ip
 8004924:	f046 0602 	orr.w	r6, r6, #2
 8004928:	611e      	str	r6, [r3, #16]
 800492a:	e6f8      	b.n	800471e <HAL_ADCEx_InjectedConfigChannel+0x18e>
 800492c:	0007ffff 	.word	0x0007ffff
 8004930:	80080000 	.word	0x80080000
 8004934:	50000300 	.word	0x50000300
 8004938:	c3210000 	.word	0xc3210000
 800493c:	90c00010 	.word	0x90c00010
 8004940:	c7520000 	.word	0xc7520000
 8004944:	50000100 	.word	0x50000100
 8004948:	20000578 	.word	0x20000578
 800494c:	053e2d63 	.word	0x053e2d63
 8004950:	04104000 	.word	0x04104000
 8004954:	cb840000 	.word	0xcb840000
 8004958:	407f0000 	.word	0x407f0000
 800495c:	03fff000 	.word	0x03fff000
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004960:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004962:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8004964:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8004966:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800496a:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800496e:	2e00      	cmp	r6, #0
 8004970:	d07d      	beq.n	8004a6e <HAL_ADCEx_InjectedConfigChannel+0x4de>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004972:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004976:	b126      	cbz	r6, 8004982 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
  return __builtin_clz(value);
 8004978:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800497c:	42b5      	cmp	r5, r6
 800497e:	f000 80bb 	beq.w	8004af8 <HAL_ADCEx_InjectedConfigChannel+0x568>
 8004982:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004984:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004986:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800498a:	f3c7 6784 	ubfx	r7, r7, #26, #5
 800498e:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004992:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004996:	b126      	cbz	r6, 80049a2 <HAL_ADCEx_InjectedConfigChannel+0x412>
  return __builtin_clz(value);
 8004998:	fab6 f686 	clz	r6, r6
 800499c:	42b7      	cmp	r7, r6
 800499e:	f000 80c0 	beq.w	8004b22 <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049a2:	68ae      	ldr	r6, [r5, #8]
 80049a4:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049a6:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049aa:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ae:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80049b2:	b126      	cbz	r6, 80049be <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 80049b4:	fab6 f686 	clz	r6, r6
 80049b8:	42b7      	cmp	r7, r6
 80049ba:	f000 80c7 	beq.w	8004b4c <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049be:	68ee      	ldr	r6, [r5, #12]
 80049c0:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049c2:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049c4:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80049cc:	2e00      	cmp	r6, #0
 80049ce:	f43f ae2b 	beq.w	8004628 <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 80049d2:	fab6 f686 	clz	r6, r6
 80049d6:	42be      	cmp	r6, r7
 80049d8:	f47f ae26 	bne.w	8004628 <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 80049dc:	682a      	ldr	r2, [r5, #0]
 80049de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80049e2:	602a      	str	r2, [r5, #0]
 80049e4:	680a      	ldr	r2, [r1, #0]
}
 80049e6:	e61f      	b.n	8004628 <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e8:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80049ec:	2d00      	cmp	r5, #0
 80049ee:	d05a      	beq.n	8004aa6 <HAL_ADCEx_InjectedConfigChannel+0x516>
  return __builtin_clz(value);
 80049f0:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80049f4:	3501      	adds	r5, #1
 80049f6:	f005 051f 	and.w	r5, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049fa:	2d09      	cmp	r5, #9
 80049fc:	d953      	bls.n	8004aa6 <HAL_ADCEx_InjectedConfigChannel+0x516>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fe:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004a02:	2e00      	cmp	r6, #0
 8004a04:	f000 80c2 	beq.w	8004b8c <HAL_ADCEx_InjectedConfigChannel+0x5fc>
  return __builtin_clz(value);
 8004a08:	fab6 f686 	clz	r6, r6
 8004a0c:	3601      	adds	r6, #1
 8004a0e:	06b6      	lsls	r6, r6, #26
 8004a10:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a14:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004a18:	2d00      	cmp	r5, #0
 8004a1a:	f000 80b5 	beq.w	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
  return __builtin_clz(value);
 8004a1e:	fab5 f585 	clz	r5, r5
 8004a22:	3501      	adds	r5, #1
 8004a24:	f005 051f 	and.w	r5, r5, #31
 8004a28:	2701      	movs	r7, #1
 8004a2a:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004a2e:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a30:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004a34:	2a00      	cmp	r2, #0
 8004a36:	f000 80a5 	beq.w	8004b84 <HAL_ADCEx_InjectedConfigChannel+0x5f4>
  return __builtin_clz(value);
 8004a3a:	fab2 f582 	clz	r5, r2
 8004a3e:	3501      	adds	r5, #1
 8004a40:	f005 051f 	and.w	r5, r5, #31
 8004a44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a48:	f1a5 021e 	sub.w	r2, r5, #30
 8004a4c:	0512      	lsls	r2, r2, #20
 8004a4e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004a52:	e716      	b.n	8004882 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004a54:	3b01      	subs	r3, #1
 8004a56:	461c      	mov	r4, r3
 8004a58:	e5ba      	b.n	80045d0 <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004a5a:	06ae      	lsls	r6, r5, #26
 8004a5c:	2501      	movs	r5, #1
 8004a5e:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8004a62:	40bd      	lsls	r5, r7
 8004a64:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8004a68:	432e      	orrs	r6, r5
 8004a6a:	0512      	lsls	r2, r2, #20
 8004a6c:	e709      	b.n	8004882 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a6e:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a72:	42b5      	cmp	r5, r6
 8004a74:	d040      	beq.n	8004af8 <HAL_ADCEx_InjectedConfigChannel+0x568>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a76:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004a78:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a7a:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a7e:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004a82:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 8004a86:	42b7      	cmp	r7, r6
 8004a88:	d04b      	beq.n	8004b22 <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a8a:	68af      	ldr	r7, [r5, #8]
 8004a8c:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a8e:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a92:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004a96:	42b7      	cmp	r7, r6
 8004a98:	d058      	beq.n	8004b4c <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a9a:	68ef      	ldr	r7, [r5, #12]
 8004a9c:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a9e:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004aa0:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004aa4:	e797      	b.n	80049d6 <HAL_ADCEx_InjectedConfigChannel+0x446>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004aaa:	2e00      	cmp	r6, #0
 8004aac:	d064      	beq.n	8004b78 <HAL_ADCEx_InjectedConfigChannel+0x5e8>
  return __builtin_clz(value);
 8004aae:	fab6 f686 	clz	r6, r6
 8004ab2:	3601      	adds	r6, #1
 8004ab4:	06b6      	lsls	r6, r6, #26
 8004ab6:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aba:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004abe:	2d00      	cmp	r5, #0
 8004ac0:	d058      	beq.n	8004b74 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
  return __builtin_clz(value);
 8004ac2:	fab5 f585 	clz	r5, r5
 8004ac6:	3501      	adds	r5, #1
 8004ac8:	f005 051f 	and.w	r5, r5, #31
 8004acc:	2701      	movs	r7, #1
 8004ace:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004ad2:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004ad8:	2a00      	cmp	r2, #0
 8004ada:	d050      	beq.n	8004b7e <HAL_ADCEx_InjectedConfigChannel+0x5ee>
  return __builtin_clz(value);
 8004adc:	fab2 f582 	clz	r5, r2
 8004ae0:	3501      	adds	r5, #1
 8004ae2:	f005 051f 	and.w	r5, r5, #31
 8004ae6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aea:	052a      	lsls	r2, r5, #20
 8004aec:	e6c9      	b.n	8004882 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aee:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8004af0:	f046 0620 	orr.w	r6, r6, #32
 8004af4:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8004af6:	e609      	b.n	800470c <HAL_ADCEx_InjectedConfigChannel+0x17c>
  MODIFY_REG(*preg,
 8004af8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004afa:	461d      	mov	r5, r3
 8004afc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004b00:	f845 2f60 	str.w	r2, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b04:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b06:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8004b08:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8004b0a:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b0e:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b12:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b16:	2e00      	cmp	r6, #0
 8004b18:	f47f af3b 	bne.w	8004992 <HAL_ADCEx_InjectedConfigChannel+0x402>
 8004b1c:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004b20:	e7b1      	b.n	8004a86 <HAL_ADCEx_InjectedConfigChannel+0x4f6>
  MODIFY_REG(*preg,
 8004b22:	f8dc 2000 	ldr.w	r2, [ip]
 8004b26:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004b2a:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b2e:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b30:	68ae      	ldr	r6, [r5, #8]
 8004b32:	68af      	ldr	r7, [r5, #8]
 8004b34:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b38:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b3c:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b40:	2e00      	cmp	r6, #0
 8004b42:	f47f af34 	bne.w	80049ae <HAL_ADCEx_InjectedConfigChannel+0x41e>
 8004b46:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004b4a:	e7a4      	b.n	8004a96 <HAL_ADCEx_InjectedConfigChannel+0x506>
  MODIFY_REG(*preg,
 8004b4c:	f8dc 2000 	ldr.w	r2, [ip]
 8004b50:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004b54:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b58:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b5a:	68ee      	ldr	r6, [r5, #12]
 8004b5c:	68ef      	ldr	r7, [r5, #12]
 8004b5e:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b62:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b66:	350c      	adds	r5, #12
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b68:	2e00      	cmp	r6, #0
 8004b6a:	f47f af2d 	bne.w	80049c8 <HAL_ADCEx_InjectedConfigChannel+0x438>
 8004b6e:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004b72:	e730      	b.n	80049d6 <HAL_ADCEx_InjectedConfigChannel+0x446>
 8004b74:	2502      	movs	r5, #2
 8004b76:	e7ac      	b.n	8004ad2 <HAL_ADCEx_InjectedConfigChannel+0x542>
 8004b78:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004b7c:	e79d      	b.n	8004aba <HAL_ADCEx_InjectedConfigChannel+0x52a>
 8004b7e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004b82:	e67e      	b.n	8004882 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 8004b84:	4a03      	ldr	r2, [pc, #12]	; (8004b94 <HAL_ADCEx_InjectedConfigChannel+0x604>)
 8004b86:	e67c      	b.n	8004882 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 8004b88:	2502      	movs	r5, #2
 8004b8a:	e750      	b.n	8004a2e <HAL_ADCEx_InjectedConfigChannel+0x49e>
 8004b8c:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004b90:	e740      	b.n	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x484>
 8004b92:	bf00      	nop
 8004b94:	fe500000 	.word	0xfe500000

08004b98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b98:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b9a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b9e:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8004ba0:	2a01      	cmp	r2, #1
{
 8004ba2:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8004ba4:	d04f      	beq.n	8004c46 <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004ba6:	6804      	ldr	r4, [r0, #0]
 8004ba8:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004baa:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004bac:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004bae:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004bb2:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8004bb4:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004bb8:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004bba:	d008      	beq.n	8004bce <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bbc:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004bbe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bc2:	f041 0120 	orr.w	r1, r1, #32
 8004bc6:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004bc8:	b01c      	add	sp, #112	; 0x70
 8004bca:	bcf0      	pop	{r4, r5, r6, r7}
 8004bcc:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bce:	4a23      	ldr	r2, [pc, #140]	; (8004c5c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004bd0:	6890      	ldr	r0, [r2, #8]
 8004bd2:	0740      	lsls	r0, r0, #29
 8004bd4:	d50b      	bpl.n	8004bee <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004bd6:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bda:	f042 0220 	orr.w	r2, r2, #32
 8004bde:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004be0:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8004be8:	b01c      	add	sp, #112	; 0x70
 8004bea:	bcf0      	pop	{r4, r5, r6, r7}
 8004bec:	4770      	bx	lr
 8004bee:	68a0      	ldr	r0, [r4, #8]
 8004bf0:	0746      	lsls	r6, r0, #29
 8004bf2:	d4f1      	bmi.n	8004bd8 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bf4:	b1d5      	cbz	r5, 8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004bf6:	4e1a      	ldr	r6, [pc, #104]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004bf8:	684f      	ldr	r7, [r1, #4]
 8004bfa:	68b0      	ldr	r0, [r6, #8]
 8004bfc:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8004c00:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8004c04:	4338      	orrs	r0, r7
 8004c06:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004c0a:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c0c:	68a4      	ldr	r4, [r4, #8]
 8004c0e:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c10:	4320      	orrs	r0, r4
 8004c12:	f010 0001 	ands.w	r0, r0, #1
 8004c16:	d114      	bne.n	8004c42 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8004c18:	68b4      	ldr	r4, [r6, #8]
 8004c1a:	688a      	ldr	r2, [r1, #8]
 8004c1c:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8004c20:	4315      	orrs	r5, r2
 8004c22:	f021 010f 	bic.w	r1, r1, #15
 8004c26:	430d      	orrs	r5, r1
 8004c28:	60b5      	str	r5, [r6, #8]
 8004c2a:	e7da      	b.n	8004be2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c2c:	4d0c      	ldr	r5, [pc, #48]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004c2e:	68a9      	ldr	r1, [r5, #8]
 8004c30:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004c34:	60a9      	str	r1, [r5, #8]
 8004c36:	68a1      	ldr	r1, [r4, #8]
 8004c38:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c3a:	4308      	orrs	r0, r1
 8004c3c:	f010 0001 	ands.w	r0, r0, #1
 8004c40:	d005      	beq.n	8004c4e <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c42:	2000      	movs	r0, #0
 8004c44:	e7cd      	b.n	8004be2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004c46:	2002      	movs	r0, #2
}
 8004c48:	b01c      	add	sp, #112	; 0x70
 8004c4a:	bcf0      	pop	{r4, r5, r6, r7}
 8004c4c:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c4e:	68aa      	ldr	r2, [r5, #8]
 8004c50:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8004c54:	f022 020f 	bic.w	r2, r2, #15
 8004c58:	60aa      	str	r2, [r5, #8]
 8004c5a:	e7c2      	b.n	8004be2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004c5c:	50000100 	.word	0x50000100
 8004c60:	50000300 	.word	0x50000300

08004c64 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004c64:	b1b0      	cbz	r0, 8004c94 <HAL_CORDIC_Init+0x30>
{
 8004c66:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004c68:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004c72:	b153      	cbz	r3, 8004c8a <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004c74:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004c76:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004c78:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004c7a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8004c7e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8004c82:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004c86:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004c88:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004c8a:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8004c8e:	f7fe fac5 	bl	800321c <HAL_CORDIC_MspInit>
 8004c92:	e7ef      	b.n	8004c74 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004c94:	2001      	movs	r0, #1
}
 8004c96:	4770      	bx	lr

08004c98 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c98:	4908      	ldr	r1, [pc, #32]	; (8004cbc <HAL_NVIC_SetPriorityGrouping+0x24>)
 8004c9a:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c9c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c9e:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ca0:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004ca4:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ca6:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004cb4:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8004cb8:	60cb      	str	r3, [r1, #12]
 8004cba:	4770      	bx	lr
 8004cbc:	e000ed00 	.word	0xe000ed00

08004cc0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cc0:	4b19      	ldr	r3, [pc, #100]	; (8004d28 <HAL_NVIC_SetPriority+0x68>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cc8:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cca:	f1c3 0507 	rsb	r5, r3, #7
 8004cce:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cd0:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cd4:	bf28      	it	cs
 8004cd6:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cd8:	2c06      	cmp	r4, #6
 8004cda:	d919      	bls.n	8004d10 <HAL_NVIC_SetPriority+0x50>
 8004cdc:	3b03      	subs	r3, #3
 8004cde:	f04f 34ff 	mov.w	r4, #4294967295
 8004ce2:	409c      	lsls	r4, r3
 8004ce4:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ce8:	f04f 34ff 	mov.w	r4, #4294967295
 8004cec:	40ac      	lsls	r4, r5
 8004cee:	ea21 0104 	bic.w	r1, r1, r4
 8004cf2:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004cf4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cf6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004cfa:	db0c      	blt.n	8004d16 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cfc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004d00:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004d04:	0109      	lsls	r1, r1, #4
 8004d06:	b2c9      	uxtb	r1, r1
 8004d08:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004d0c:	bc30      	pop	{r4, r5}
 8004d0e:	4770      	bx	lr
 8004d10:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d12:	4613      	mov	r3, r2
 8004d14:	e7e8      	b.n	8004ce8 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d16:	4b05      	ldr	r3, [pc, #20]	; (8004d2c <HAL_NVIC_SetPriority+0x6c>)
 8004d18:	f000 000f 	and.w	r0, r0, #15
 8004d1c:	0109      	lsls	r1, r1, #4
 8004d1e:	4403      	add	r3, r0
 8004d20:	b2c9      	uxtb	r1, r1
 8004d22:	7619      	strb	r1, [r3, #24]
 8004d24:	bc30      	pop	{r4, r5}
 8004d26:	4770      	bx	lr
 8004d28:	e000ed00 	.word	0xe000ed00
 8004d2c:	e000ecfc 	.word	0xe000ecfc

08004d30 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004d30:	2800      	cmp	r0, #0
 8004d32:	db07      	blt.n	8004d44 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d34:	4a04      	ldr	r2, [pc, #16]	; (8004d48 <HAL_NVIC_EnableIRQ+0x18>)
 8004d36:	f000 011f 	and.w	r1, r0, #31
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	0940      	lsrs	r0, r0, #5
 8004d3e:	408b      	lsls	r3, r1
 8004d40:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	e000e100 	.word	0xe000e100

08004d4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d4c:	3801      	subs	r0, #1
 8004d4e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004d52:	d20e      	bcs.n	8004d72 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d54:	4b08      	ldr	r3, [pc, #32]	; (8004d78 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d56:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d58:	4c08      	ldr	r4, [pc, #32]	; (8004d7c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d5a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d5c:	20f0      	movs	r0, #240	; 0xf0
 8004d5e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d62:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d64:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d66:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d68:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8004d6a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d6e:	6019      	str	r1, [r3, #0]
 8004d70:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004d72:	2001      	movs	r0, #1
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	e000e010 	.word	0xe000e010
 8004d7c:	e000ed00 	.word	0xe000ed00

08004d80 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop

08004d84 <HAL_SYSTICK_IRQHandler>:
{
 8004d84:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004d86:	f7ff fffb 	bl	8004d80 <HAL_SYSTICK_Callback>
}
 8004d8a:	bd08      	pop	{r3, pc}

08004d8c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004d8c:	2800      	cmp	r0, #0
 8004d8e:	d07d      	beq.n	8004e8c <HAL_DMA_Init+0x100>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d90:	4a3f      	ldr	r2, [pc, #252]	; (8004e90 <HAL_DMA_Init+0x104>)
 8004d92:	4603      	mov	r3, r0
 8004d94:	6800      	ldr	r0, [r0, #0]
 8004d96:	4290      	cmp	r0, r2
{
 8004d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d9c:	d962      	bls.n	8004e64 <HAL_DMA_Init+0xd8>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004d9e:	493d      	ldr	r1, [pc, #244]	; (8004e94 <HAL_DMA_Init+0x108>)
 8004da0:	4a3d      	ldr	r2, [pc, #244]	; (8004e98 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA2;
 8004da2:	4c3e      	ldr	r4, [pc, #248]	; (8004e9c <HAL_DMA_Init+0x110>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004da4:	4401      	add	r1, r0
 8004da6:	fba2 2101 	umull	r2, r1, r2, r1
 8004daa:	0909      	lsrs	r1, r1, #4
 8004dac:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004dae:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004db2:	691e      	ldr	r6, [r3, #16]
 8004db4:	641c      	str	r4, [r3, #64]	; 0x40
  tmp |=  hdma->Init.Direction        |
 8004db6:	433a      	orrs	r2, r7
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004db8:	695c      	ldr	r4, [r3, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dba:	699d      	ldr	r5, [r3, #24]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004dbc:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 8004eb4 <HAL_DMA_Init+0x128>
 8004dc0:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8004e90 <HAL_DMA_Init+0x104>
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dc4:	4332      	orrs	r2, r6
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dc6:	f04f 0c02 	mov.w	ip, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dca:	4322      	orrs	r2, r4
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dcc:	f883 c025 	strb.w	ip, [r3, #37]	; 0x25
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004dd0:	4c31      	ldr	r4, [pc, #196]	; (8004e98 <HAL_DMA_Init+0x10c>)
  tmp = hdma->Instance->CCR;
 8004dd2:	f8d0 c000 	ldr.w	ip, [r0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dd6:	69de      	ldr	r6, [r3, #28]
 8004dd8:	6459      	str	r1, [r3, #68]	; 0x44
 8004dda:	432a      	orrs	r2, r5
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ddc:	b2c5      	uxtb	r5, r0
 8004dde:	3d08      	subs	r5, #8
 8004de0:	fba4 4505 	umull	r4, r5, r4, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8004de4:	6a1c      	ldr	r4, [r3, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004de6:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004de8:	f42c 4cff 	bic.w	ip, ip, #32640	; 0x7f80
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004dec:	4e2c      	ldr	r6, [pc, #176]	; (8004ea0 <HAL_DMA_Init+0x114>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dee:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004df0:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004df4:	f3c5 1404 	ubfx	r4, r5, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004df8:	4540      	cmp	r0, r8
 8004dfa:	bf88      	it	hi
 8004dfc:	4676      	movhi	r6, lr
  tmp |=  hdma->Init.Direction        |
 8004dfe:	ea42 020c 	orr.w	r2, r2, ip
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e02:	2501      	movs	r5, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e04:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 8004eb8 <HAL_DMA_Init+0x12c>
  hdma->Instance->CCR = tmp;
 8004e08:	6002      	str	r2, [r0, #0]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e0a:	eb01 0e06 	add.w	lr, r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e0e:	fa05 f404 	lsl.w	r4, r5, r4
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e12:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e16:	e9c3 ec12 	strd	lr, ip, [r3, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e1a:	ea4f 0191 	mov.w	r1, r1, lsr #2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e1e:	651c      	str	r4, [r3, #80]	; 0x50
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e20:	d029      	beq.n	8004e76 <HAL_DMA_Init+0xea>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e22:	6858      	ldr	r0, [r3, #4]
 8004e24:	b2c2      	uxtb	r2, r0
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e26:	3801      	subs	r0, #1
 8004e28:	2803      	cmp	r0, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e2a:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e2e:	f8cc 4004 	str.w	r4, [ip, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e32:	d826      	bhi.n	8004e82 <HAL_DMA_Init+0xf6>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e34:	491b      	ldr	r1, [pc, #108]	; (8004ea4 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e36:	481c      	ldr	r0, [pc, #112]	; (8004ea8 <HAL_DMA_Init+0x11c>)
 8004e38:	6598      	str	r0, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e3a:	4411      	add	r1, r2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e3c:	3a01      	subs	r2, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e3e:	0089      	lsls	r1, r1, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e40:	f002 021f 	and.w	r2, r2, #31
 8004e44:	fa05 f202 	lsl.w	r2, r5, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e48:	2400      	movs	r4, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e4a:	6559      	str	r1, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e4c:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e4e:	600c      	str	r4, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e50:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e52:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8004e54:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e56:	63d8      	str	r0, [r3, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8004e58:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8004e5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8004e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e64:	4911      	ldr	r1, [pc, #68]	; (8004eac <HAL_DMA_Init+0x120>)
 8004e66:	4a0c      	ldr	r2, [pc, #48]	; (8004e98 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA1;
 8004e68:	4c11      	ldr	r4, [pc, #68]	; (8004eb0 <HAL_DMA_Init+0x124>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e6a:	4401      	add	r1, r0
 8004e6c:	fba2 2101 	umull	r2, r1, r2, r1
 8004e70:	0909      	lsrs	r1, r1, #4
 8004e72:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8004e74:	e79b      	b.n	8004dae <HAL_DMA_Init+0x22>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e76:	2200      	movs	r2, #0
 8004e78:	605a      	str	r2, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e7a:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e7e:	f8cc 4004 	str.w	r4, [ip, #4]
    hdma->DMAmuxRequestGen = 0U;
 8004e82:	2200      	movs	r2, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8004e84:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e88:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e8a:	e7e2      	b.n	8004e52 <HAL_DMA_Init+0xc6>
    return HAL_ERROR;
 8004e8c:	2001      	movs	r0, #1
}
 8004e8e:	4770      	bx	lr
 8004e90:	40020407 	.word	0x40020407
 8004e94:	bffdfbf8 	.word	0xbffdfbf8
 8004e98:	cccccccd 	.word	0xcccccccd
 8004e9c:	40020400 	.word	0x40020400
 8004ea0:	40020800 	.word	0x40020800
 8004ea4:	1000823f 	.word	0x1000823f
 8004ea8:	40020940 	.word	0x40020940
 8004eac:	bffdfff8 	.word	0xbffdfff8
 8004eb0:	40020000 	.word	0x40020000
 8004eb4:	40020820 	.word	0x40020820
 8004eb8:	40020880 	.word	0x40020880

08004ebc <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004ebc:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8004ec0:	2a02      	cmp	r2, #2
{
 8004ec2:	4603      	mov	r3, r0
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004ec4:	d009      	beq.n	8004eda <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8004ec6:	2201      	movs	r2, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ec8:	2004      	movs	r0, #4
    __HAL_UNLOCK(hdma);
 8004eca:	2100      	movs	r1, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ecc:	63d8      	str	r0, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004ece:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
    status = HAL_ERROR;
 8004ed2:	4610      	mov	r0, r2
    hdma->State = HAL_DMA_STATE_READY;
 8004ed4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8004ed8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eda:	6802      	ldr	r2, [r0, #0]
{
 8004edc:	b570      	push	{r4, r5, r6, lr}
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ede:	6c85      	ldr	r5, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee0:	6810      	ldr	r0, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ee2:	6cde      	ldr	r6, [r3, #76]	; 0x4c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee4:	f020 000e 	bic.w	r0, r0, #14
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ee8:	e9d3 4110 	ldrd	r4, r1, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eec:	6010      	str	r0, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004eee:	6810      	ldr	r0, [r2, #0]
 8004ef0:	f020 0001 	bic.w	r0, r0, #1
 8004ef4:	6010      	str	r0, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ef6:	682a      	ldr	r2, [r5, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8004ef8:	6d58      	ldr	r0, [r3, #84]	; 0x54
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004efa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004efe:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f00:	f001 011f 	and.w	r1, r1, #31
 8004f04:	2201      	movs	r2, #1
 8004f06:	408a      	lsls	r2, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f08:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f0a:	6062      	str	r2, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f0c:	6071      	str	r1, [r6, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8004f0e:	b130      	cbz	r0, 8004f1e <HAL_DMA_Abort_IT+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f10:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f12:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f1a:	6002      	str	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f1c:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8004f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004f20:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8004f22:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8004f24:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004f28:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8004f2c:	b11a      	cbz	r2, 8004f36 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8004f2e:	4618      	mov	r0, r3
 8004f30:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8004f32:	4620      	mov	r0, r4
}
 8004f34:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8004f36:	4610      	mov	r0, r2
}
 8004f38:	bd70      	pop	{r4, r5, r6, pc}
 8004f3a:	bf00      	nop

08004f3c <HAL_DMA_IRQHandler>:
{
 8004f3c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f3e:	e9d0 6310 	ldrd	r6, r3, [r0, #64]	; 0x40
 8004f42:	2204      	movs	r2, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004f44:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004f46:	6805      	ldr	r5, [r0, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	409a      	lsls	r2, r3
 8004f4e:	420a      	tst	r2, r1
  uint32_t source_it = hdma->Instance->CCR;
 8004f50:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004f52:	d00e      	beq.n	8004f72 <HAL_DMA_IRQHandler+0x36>
 8004f54:	f014 0f04 	tst.w	r4, #4
 8004f58:	d00b      	beq.n	8004f72 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f5a:	682b      	ldr	r3, [r5, #0]
 8004f5c:	069b      	lsls	r3, r3, #26
 8004f5e:	d403      	bmi.n	8004f68 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f60:	682b      	ldr	r3, [r5, #0]
 8004f62:	f023 0304 	bic.w	r3, r3, #4
 8004f66:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8004f68:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f6a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004f6c:	b1cb      	cbz	r3, 8004fa2 <HAL_DMA_IRQHandler+0x66>
}
 8004f6e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8004f70:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004f72:	2202      	movs	r2, #2
 8004f74:	409a      	lsls	r2, r3
 8004f76:	420a      	tst	r2, r1
 8004f78:	d015      	beq.n	8004fa6 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8004f7a:	f014 0f02 	tst.w	r4, #2
 8004f7e:	d012      	beq.n	8004fa6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	0699      	lsls	r1, r3, #26
 8004f84:	d406      	bmi.n	8004f94 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f86:	682b      	ldr	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004f88:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f8a:	f023 030a 	bic.w	r3, r3, #10
 8004f8e:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004f90:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 8004f94:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f96:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1e5      	bne.n	8004f6e <HAL_DMA_IRQHandler+0x32>
}
 8004fa2:	bc70      	pop	{r4, r5, r6}
 8004fa4:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004fa6:	2208      	movs	r2, #8
 8004fa8:	409a      	lsls	r2, r3
 8004faa:	420a      	tst	r2, r1
 8004fac:	d0f9      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8004fae:	0722      	lsls	r2, r4, #28
 8004fb0:	d5f7      	bpl.n	8004fa2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fb2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8004fb4:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fb6:	f022 020e 	bic.w	r2, r2, #14
 8004fba:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8004fc2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004fc4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fc6:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004fc8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8004fcc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8004fd0:	2900      	cmp	r1, #0
 8004fd2:	d0e6      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x66>
}
 8004fd4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8004fd6:	4708      	bx	r1

08004fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004fdc:	680e      	ldr	r6, [r1, #0]
{
 8004fde:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004fe0:	2e00      	cmp	r6, #0
 8004fe2:	f000 808b 	beq.w	80050fc <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004fe6:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 80051bc <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 8004fea:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004fec:	2201      	movs	r2, #1
 8004fee:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 8004ff2:	ea14 0c06 	ands.w	ip, r4, r6
 8004ff6:	d07c      	beq.n	80050f2 <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ff8:	684d      	ldr	r5, [r1, #4]
 8004ffa:	f025 0a10 	bic.w	sl, r5, #16
 8004ffe:	f10a 32ff 	add.w	r2, sl, #4294967295
 8005002:	2a01      	cmp	r2, #1
 8005004:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005008:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800500c:	d979      	bls.n	8005102 <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 800500e:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005010:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005012:	fa02 f208 	lsl.w	r2, r2, r8
 8005016:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800501a:	fa04 f408 	lsl.w	r4, r4, r8
 800501e:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 8005020:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005022:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 8005024:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005026:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800502a:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800502c:	fa02 f208 	lsl.w	r2, r2, r8
 8005030:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005032:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 8005034:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005036:	d55c      	bpl.n	80050f2 <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005038:	4c5a      	ldr	r4, [pc, #360]	; (80051a4 <HAL_GPIO_Init+0x1cc>)
 800503a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800503c:	f042 0201 	orr.w	r2, r2, #1
 8005040:	6622      	str	r2, [r4, #96]	; 0x60
 8005042:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005044:	f023 0403 	bic.w	r4, r3, #3
 8005048:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800504c:	f002 0201 	and.w	r2, r2, #1
 8005050:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8005054:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005056:	f003 0203 	and.w	r2, r3, #3
 800505a:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800505e:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005060:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005062:	220f      	movs	r2, #15
 8005064:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005068:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800506c:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005070:	d018      	beq.n	80050a4 <HAL_GPIO_Init+0xcc>
 8005072:	4a4d      	ldr	r2, [pc, #308]	; (80051a8 <HAL_GPIO_Init+0x1d0>)
 8005074:	4290      	cmp	r0, r2
 8005076:	f000 8084 	beq.w	8005182 <HAL_GPIO_Init+0x1aa>
 800507a:	4a4c      	ldr	r2, [pc, #304]	; (80051ac <HAL_GPIO_Init+0x1d4>)
 800507c:	4290      	cmp	r0, r2
 800507e:	f000 8085 	beq.w	800518c <HAL_GPIO_Init+0x1b4>
 8005082:	4a4b      	ldr	r2, [pc, #300]	; (80051b0 <HAL_GPIO_Init+0x1d8>)
 8005084:	4290      	cmp	r0, r2
 8005086:	d076      	beq.n	8005176 <HAL_GPIO_Init+0x19e>
 8005088:	4a4a      	ldr	r2, [pc, #296]	; (80051b4 <HAL_GPIO_Init+0x1dc>)
 800508a:	4290      	cmp	r0, r2
 800508c:	f000 8084 	beq.w	8005198 <HAL_GPIO_Init+0x1c0>
 8005090:	4a49      	ldr	r2, [pc, #292]	; (80051b8 <HAL_GPIO_Init+0x1e0>)
 8005092:	4290      	cmp	r0, r2
 8005094:	bf0c      	ite	eq
 8005096:	f04f 0805 	moveq.w	r8, #5
 800509a:	f04f 0806 	movne.w	r8, #6
 800509e:	fa08 f209 	lsl.w	r2, r8, r9
 80050a2:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050a4:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 80050a6:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 80050aa:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050ae:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 80050b0:	bf54      	ite	pl
 80050b2:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80050b4:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 80050b8:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 80050bc:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050c0:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 80050c2:	bf54      	ite	pl
 80050c4:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80050c6:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 80050ca:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050ce:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050d2:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 80050d4:	bf54      	ite	pl
 80050d6:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 80050d8:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 80050dc:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 80050e0:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050e4:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 80050e6:	bf54      	ite	pl
 80050e8:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 80050ea:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 80050ee:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 80050f2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050f4:	fa36 f203 	lsrs.w	r2, r6, r3
 80050f8:	f47f af78 	bne.w	8004fec <HAL_GPIO_Init+0x14>
  }
}
 80050fc:	b003      	add	sp, #12
 80050fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005102:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005104:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005108:	fa02 f208 	lsl.w	r2, r2, r8
 800510c:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005110:	68cf      	ldr	r7, [r1, #12]
 8005112:	fa07 f708 	lsl.w	r7, r7, r8
 8005116:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 800511a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800511c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800511e:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005122:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005126:	465c      	mov	r4, fp
 8005128:	409c      	lsls	r4, r3
 800512a:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 800512c:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 800512e:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005130:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005134:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005138:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800513c:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005140:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 8005144:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005146:	f47f af6d 	bne.w	8005024 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 800514a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800514e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005152:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8005156:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800515a:	0092      	lsls	r2, r2, #2
 800515c:	f04f 0a0f 	mov.w	sl, #15
 8005160:	fa0a fb02 	lsl.w	fp, sl, r2
 8005164:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005168:	690c      	ldr	r4, [r1, #16]
 800516a:	4094      	lsls	r4, r2
 800516c:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8005170:	f8c9 4020 	str.w	r4, [r9, #32]
 8005174:	e756      	b.n	8005024 <HAL_GPIO_Init+0x4c>
 8005176:	f04f 0803 	mov.w	r8, #3
 800517a:	fa08 f209 	lsl.w	r2, r8, r9
 800517e:	4317      	orrs	r7, r2
 8005180:	e790      	b.n	80050a4 <HAL_GPIO_Init+0xcc>
 8005182:	2201      	movs	r2, #1
 8005184:	fa02 f209 	lsl.w	r2, r2, r9
 8005188:	4317      	orrs	r7, r2
 800518a:	e78b      	b.n	80050a4 <HAL_GPIO_Init+0xcc>
 800518c:	f04f 0802 	mov.w	r8, #2
 8005190:	fa08 f209 	lsl.w	r2, r8, r9
 8005194:	4317      	orrs	r7, r2
 8005196:	e785      	b.n	80050a4 <HAL_GPIO_Init+0xcc>
 8005198:	f04f 0804 	mov.w	r8, #4
 800519c:	fa08 f209 	lsl.w	r2, r8, r9
 80051a0:	4317      	orrs	r7, r2
 80051a2:	e77f      	b.n	80050a4 <HAL_GPIO_Init+0xcc>
 80051a4:	40021000 	.word	0x40021000
 80051a8:	48000400 	.word	0x48000400
 80051ac:	48000800 	.word	0x48000800
 80051b0:	48000c00 	.word	0x48000c00
 80051b4:	48001000 	.word	0x48001000
 80051b8:	48001400 	.word	0x48001400
 80051bc:	40010400 	.word	0x40010400

080051c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051c0:	b10a      	cbz	r2, 80051c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051c2:	6181      	str	r1, [r0, #24]
 80051c4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051c6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop

080051cc <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051cc:	4a3b      	ldr	r2, [pc, #236]	; (80052bc <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 80051ce:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051d0:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80051d2:	b968      	cbnz	r0, 80051f0 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051dc:	d014      	beq.n	8005208 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051de:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80051e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051e6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 80051ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ee:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051f0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80051f4:	d02f      	beq.n	8005256 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80051f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051fe:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005200:	2000      	movs	r0, #0
}
 8005202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005206:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005208:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800520c:	4b2c      	ldr	r3, [pc, #176]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800520e:	482d      	ldr	r0, [pc, #180]	; (80052c4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005210:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005214:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005218:	6811      	ldr	r1, [r2, #0]
 800521a:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 800521e:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005222:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005224:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005226:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005228:	2332      	movs	r3, #50	; 0x32
 800522a:	fb03 f304 	mul.w	r3, r3, r4
 800522e:	fba0 0303 	umull	r0, r3, r0, r3
 8005232:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005234:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005236:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800523a:	d506      	bpl.n	800524a <HAL_PWREx_ControlVoltageScaling+0x7e>
 800523c:	e000      	b.n	8005240 <HAL_PWREx_ControlVoltageScaling+0x74>
 800523e:	b123      	cbz	r3, 800524a <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005240:	6951      	ldr	r1, [r2, #20]
 8005242:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005244:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005248:	d4f9      	bmi.n	800523e <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800524a:	4b1c      	ldr	r3, [pc, #112]	; (80052bc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	055c      	lsls	r4, r3, #21
 8005250:	d5d6      	bpl.n	8005200 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8005252:	2003      	movs	r0, #3
 8005254:	e7c9      	b.n	80051ea <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005256:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800525a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800525e:	d009      	beq.n	8005274 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005260:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 8005264:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 800526c:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800526e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005272:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005274:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005278:	4b11      	ldr	r3, [pc, #68]	; (80052c0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800527a:	4812      	ldr	r0, [pc, #72]	; (80052c4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800527c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8005280:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005284:	6811      	ldr	r1, [r2, #0]
 8005286:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 800528a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800528e:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005290:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005292:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005294:	2332      	movs	r3, #50	; 0x32
 8005296:	fb03 f304 	mul.w	r3, r3, r4
 800529a:	fba0 0303 	umull	r0, r3, r0, r3
 800529e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052a0:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052a2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052a6:	d5d0      	bpl.n	800524a <HAL_PWREx_ControlVoltageScaling+0x7e>
 80052a8:	e001      	b.n	80052ae <HAL_PWREx_ControlVoltageScaling+0xe2>
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0cd      	beq.n	800524a <HAL_PWREx_ControlVoltageScaling+0x7e>
 80052ae:	6951      	ldr	r1, [r2, #20]
 80052b0:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80052b2:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052b6:	d5c8      	bpl.n	800524a <HAL_PWREx_ControlVoltageScaling+0x7e>
 80052b8:	e7f7      	b.n	80052aa <HAL_PWREx_ControlVoltageScaling+0xde>
 80052ba:	bf00      	nop
 80052bc:	40007000 	.word	0x40007000
 80052c0:	20000578 	.word	0x20000578
 80052c4:	431bde83 	.word	0x431bde83

080052c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80052c8:	4a02      	ldr	r2, [pc, #8]	; (80052d4 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80052ca:	6893      	ldr	r3, [r2, #8]
 80052cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052d0:	6093      	str	r3, [r2, #8]
}
 80052d2:	4770      	bx	lr
 80052d4:	40007000 	.word	0x40007000

080052d8 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052d8:	2800      	cmp	r0, #0
 80052da:	f000 81c3 	beq.w	8005664 <HAL_RCC_OscConfig+0x38c>
{
 80052de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052e2:	6803      	ldr	r3, [r0, #0]
 80052e4:	07d9      	lsls	r1, r3, #31
{
 80052e6:	b082      	sub	sp, #8
 80052e8:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ea:	d52d      	bpl.n	8005348 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052ec:	49b5      	ldr	r1, [pc, #724]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 80052ee:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052f0:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052f2:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80052f6:	2a0c      	cmp	r2, #12
 80052f8:	f000 810a 	beq.w	8005510 <HAL_RCC_OscConfig+0x238>
 80052fc:	2a08      	cmp	r2, #8
 80052fe:	f000 810c 	beq.w	800551a <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005302:	6863      	ldr	r3, [r4, #4]
 8005304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005308:	f000 8133 	beq.w	8005572 <HAL_RCC_OscConfig+0x29a>
 800530c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005310:	f000 819b 	beq.w	800564a <HAL_RCC_OscConfig+0x372>
 8005314:	4dab      	ldr	r5, [pc, #684]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 8005316:	682a      	ldr	r2, [r5, #0]
 8005318:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800531c:	602a      	str	r2, [r5, #0]
 800531e:	682a      	ldr	r2, [r5, #0]
 8005320:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005324:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005326:	2b00      	cmp	r3, #0
 8005328:	f040 8128 	bne.w	800557c <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fe fdba 	bl	8003ea4 <HAL_GetTick>
 8005330:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005332:	e005      	b.n	8005340 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005334:	f7fe fdb6 	bl	8003ea4 <HAL_GetTick>
 8005338:	1b80      	subs	r0, r0, r6
 800533a:	2864      	cmp	r0, #100	; 0x64
 800533c:	f200 813b 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	039f      	lsls	r7, r3, #14
 8005344:	d4f6      	bmi.n	8005334 <HAL_RCC_OscConfig+0x5c>
 8005346:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005348:	079e      	lsls	r6, r3, #30
 800534a:	d528      	bpl.n	800539e <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800534c:	4a9d      	ldr	r2, [pc, #628]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 800534e:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005350:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005352:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005356:	2b0c      	cmp	r3, #12
 8005358:	f000 80ec 	beq.w	8005534 <HAL_RCC_OscConfig+0x25c>
 800535c:	2b04      	cmp	r3, #4
 800535e:	f000 80ee 	beq.w	800553e <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005362:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005364:	4d97      	ldr	r5, [pc, #604]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 8116 	beq.w	8005598 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005372:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005374:	f7fe fd96 	bl	8003ea4 <HAL_GetTick>
 8005378:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800537a:	e005      	b.n	8005388 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800537c:	f7fe fd92 	bl	8003ea4 <HAL_GetTick>
 8005380:	1b80      	subs	r0, r0, r6
 8005382:	2802      	cmp	r0, #2
 8005384:	f200 8117 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	0558      	lsls	r0, r3, #21
 800538c:	d5f6      	bpl.n	800537c <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538e:	686b      	ldr	r3, [r5, #4]
 8005390:	6922      	ldr	r2, [r4, #16]
 8005392:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005396:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800539a:	606b      	str	r3, [r5, #4]
 800539c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800539e:	071a      	lsls	r2, r3, #28
 80053a0:	d519      	bpl.n	80053d6 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053a2:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053a4:	4d87      	ldr	r5, [pc, #540]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f000 809e 	beq.w	80054e8 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 80053ac:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80053b0:	f043 0301 	orr.w	r3, r3, #1
 80053b4:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b8:	f7fe fd74 	bl	8003ea4 <HAL_GetTick>
 80053bc:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053be:	e005      	b.n	80053cc <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053c0:	f7fe fd70 	bl	8003ea4 <HAL_GetTick>
 80053c4:	1b80      	subs	r0, r0, r6
 80053c6:	2802      	cmp	r0, #2
 80053c8:	f200 80f5 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053cc:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80053d0:	079f      	lsls	r7, r3, #30
 80053d2:	d5f5      	bpl.n	80053c0 <HAL_RCC_OscConfig+0xe8>
 80053d4:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053d6:	0759      	lsls	r1, r3, #29
 80053d8:	d541      	bpl.n	800545e <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053da:	4b7a      	ldr	r3, [pc, #488]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 80053dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053de:	00d2      	lsls	r2, r2, #3
 80053e0:	f100 80ed 	bmi.w	80055be <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80053ea:	659a      	str	r2, [r3, #88]	; 0x58
 80053ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f2:	9301      	str	r3, [sp, #4]
 80053f4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80053f6:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053f8:	4e73      	ldr	r6, [pc, #460]	; (80055c8 <HAL_RCC_OscConfig+0x2f0>)
 80053fa:	6833      	ldr	r3, [r6, #0]
 80053fc:	05df      	lsls	r7, r3, #23
 80053fe:	f140 8113 	bpl.w	8005628 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005402:	68a3      	ldr	r3, [r4, #8]
 8005404:	2b01      	cmp	r3, #1
 8005406:	f000 80e3 	beq.w	80055d0 <HAL_RCC_OscConfig+0x2f8>
 800540a:	2b05      	cmp	r3, #5
 800540c:	f000 8169 	beq.w	80056e2 <HAL_RCC_OscConfig+0x40a>
 8005410:	4e6c      	ldr	r6, [pc, #432]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 8005412:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8005416:	f022 0201 	bic.w	r2, r2, #1
 800541a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 800541e:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8005422:	f022 0204 	bic.w	r2, r2, #4
 8005426:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800542a:	2b00      	cmp	r3, #0
 800542c:	f040 80d7 	bne.w	80055de <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005430:	f7fe fd38 	bl	8003ea4 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005434:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8005438:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800543a:	e005      	b.n	8005448 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800543c:	f7fe fd32 	bl	8003ea4 <HAL_GetTick>
 8005440:	1bc0      	subs	r0, r0, r7
 8005442:	4540      	cmp	r0, r8
 8005444:	f200 80b7 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005448:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800544c:	079a      	lsls	r2, r3, #30
 800544e:	d4f5      	bmi.n	800543c <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005450:	b125      	cbz	r5, 800545c <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005452:	4a5c      	ldr	r2, [pc, #368]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 8005454:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005456:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800545a:	6593      	str	r3, [r2, #88]	; 0x58
 800545c:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800545e:	069b      	lsls	r3, r3, #26
 8005460:	d518      	bpl.n	8005494 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005462:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005464:	4d57      	ldr	r5, [pc, #348]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 80ca 	beq.w	8005600 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 800546c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005470:	f043 0301 	orr.w	r3, r3, #1
 8005474:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005478:	f7fe fd14 	bl	8003ea4 <HAL_GetTick>
 800547c:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800547e:	e005      	b.n	800548c <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005480:	f7fe fd10 	bl	8003ea4 <HAL_GetTick>
 8005484:	1b80      	subs	r0, r0, r6
 8005486:	2802      	cmp	r0, #2
 8005488:	f200 8095 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800548c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005490:	079f      	lsls	r7, r3, #30
 8005492:	d5f5      	bpl.n	8005480 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005494:	69e0      	ldr	r0, [r4, #28]
 8005496:	b318      	cbz	r0, 80054e0 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005498:	4d4a      	ldr	r5, [pc, #296]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 800549a:	68ab      	ldr	r3, [r5, #8]
 800549c:	f003 030c 	and.w	r3, r3, #12
 80054a0:	2b0c      	cmp	r3, #12
 80054a2:	f000 812c 	beq.w	80056fe <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a6:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054a8:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80054aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054ae:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054b0:	f000 80da 	beq.w	8005668 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80054b4:	68eb      	ldr	r3, [r5, #12]
 80054b6:	f023 0303 	bic.w	r3, r3, #3
 80054ba:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80054bc:	68eb      	ldr	r3, [r5, #12]
 80054be:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80054c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c6:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c8:	f7fe fcec 	bl	8003ea4 <HAL_GetTick>
 80054cc:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ce:	e004      	b.n	80054da <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d0:	f7fe fce8 	bl	8003ea4 <HAL_GetTick>
 80054d4:	1b00      	subs	r0, r0, r4
 80054d6:	2802      	cmp	r0, #2
 80054d8:	d86d      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054da:	682b      	ldr	r3, [r5, #0]
 80054dc:	019b      	lsls	r3, r3, #6
 80054de:	d4f7      	bmi.n	80054d0 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 80054e0:	2000      	movs	r0, #0
}
 80054e2:	b002      	add	sp, #8
 80054e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80054e8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80054ec:	f023 0301 	bic.w	r3, r3, #1
 80054f0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 80054f4:	f7fe fcd6 	bl	8003ea4 <HAL_GetTick>
 80054f8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054fa:	e004      	b.n	8005506 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054fc:	f7fe fcd2 	bl	8003ea4 <HAL_GetTick>
 8005500:	1b80      	subs	r0, r0, r6
 8005502:	2802      	cmp	r0, #2
 8005504:	d857      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005506:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800550a:	0798      	lsls	r0, r3, #30
 800550c:	d4f6      	bmi.n	80054fc <HAL_RCC_OscConfig+0x224>
 800550e:	e761      	b.n	80053d4 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005510:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005514:	2903      	cmp	r1, #3
 8005516:	f47f aef4 	bne.w	8005302 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800551a:	4a2a      	ldr	r2, [pc, #168]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 800551c:	6812      	ldr	r2, [r2, #0]
 800551e:	0392      	lsls	r2, r2, #14
 8005520:	f57f af12 	bpl.w	8005348 <HAL_RCC_OscConfig+0x70>
 8005524:	6862      	ldr	r2, [r4, #4]
 8005526:	2a00      	cmp	r2, #0
 8005528:	f47f af0e 	bne.w	8005348 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 800552c:	2001      	movs	r0, #1
}
 800552e:	b002      	add	sp, #8
 8005530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005534:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005538:	2a02      	cmp	r2, #2
 800553a:	f47f af12 	bne.w	8005362 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800553e:	4b21      	ldr	r3, [pc, #132]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	055d      	lsls	r5, r3, #21
 8005544:	d502      	bpl.n	800554c <HAL_RCC_OscConfig+0x274>
 8005546:	68e3      	ldr	r3, [r4, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d0ef      	beq.n	800552c <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800554c:	4a1d      	ldr	r2, [pc, #116]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 800554e:	6920      	ldr	r0, [r4, #16]
 8005550:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005552:	491e      	ldr	r1, [pc, #120]	; (80055cc <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005554:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005558:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800555c:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800555e:	6808      	ldr	r0, [r1, #0]
 8005560:	f7fe fc5e 	bl	8003e20 <HAL_InitTick>
 8005564:	2800      	cmp	r0, #0
 8005566:	d1e1      	bne.n	800552c <HAL_RCC_OscConfig+0x254>
 8005568:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800556a:	071a      	lsls	r2, r3, #28
 800556c:	f57f af33 	bpl.w	80053d6 <HAL_RCC_OscConfig+0xfe>
 8005570:	e717      	b.n	80053a2 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005572:	4a14      	ldr	r2, [pc, #80]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
 8005574:	6813      	ldr	r3, [r2, #0]
 8005576:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800557a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800557c:	f7fe fc92 	bl	8003ea4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005580:	4e10      	ldr	r6, [pc, #64]	; (80055c4 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 8005582:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005584:	e004      	b.n	8005590 <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005586:	f7fe fc8d 	bl	8003ea4 <HAL_GetTick>
 800558a:	1b40      	subs	r0, r0, r5
 800558c:	2864      	cmp	r0, #100	; 0x64
 800558e:	d812      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005590:	6833      	ldr	r3, [r6, #0]
 8005592:	039b      	lsls	r3, r3, #14
 8005594:	d5f7      	bpl.n	8005586 <HAL_RCC_OscConfig+0x2ae>
 8005596:	e6d6      	b.n	8005346 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8005598:	682b      	ldr	r3, [r5, #0]
 800559a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800559e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055a0:	f7fe fc80 	bl	8003ea4 <HAL_GetTick>
 80055a4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055a6:	682b      	ldr	r3, [r5, #0]
 80055a8:	0559      	lsls	r1, r3, #21
 80055aa:	d5dd      	bpl.n	8005568 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ac:	f7fe fc7a 	bl	8003ea4 <HAL_GetTick>
 80055b0:	1b80      	subs	r0, r0, r6
 80055b2:	2802      	cmp	r0, #2
 80055b4:	d9f7      	bls.n	80055a6 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 80055b6:	2003      	movs	r0, #3
}
 80055b8:	b002      	add	sp, #8
 80055ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 80055be:	2500      	movs	r5, #0
 80055c0:	e71a      	b.n	80053f8 <HAL_RCC_OscConfig+0x120>
 80055c2:	bf00      	nop
 80055c4:	40021000 	.word	0x40021000
 80055c8:	40007000 	.word	0x40007000
 80055cc:	20000580 	.word	0x20000580
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055d0:	4a65      	ldr	r2, [pc, #404]	; (8005768 <HAL_RCC_OscConfig+0x490>)
 80055d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80055d6:	f043 0301 	orr.w	r3, r3, #1
 80055da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80055de:	f7fe fc61 	bl	8003ea4 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055e2:	4f61      	ldr	r7, [pc, #388]	; (8005768 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 80055e4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e6:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ea:	e004      	b.n	80055f6 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ec:	f7fe fc5a 	bl	8003ea4 <HAL_GetTick>
 80055f0:	1b80      	subs	r0, r0, r6
 80055f2:	4540      	cmp	r0, r8
 80055f4:	d8df      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80055fa:	0799      	lsls	r1, r3, #30
 80055fc:	d5f6      	bpl.n	80055ec <HAL_RCC_OscConfig+0x314>
 80055fe:	e727      	b.n	8005450 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8005600:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005604:	f023 0301 	bic.w	r3, r3, #1
 8005608:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 800560c:	f7fe fc4a 	bl	8003ea4 <HAL_GetTick>
 8005610:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005612:	e004      	b.n	800561e <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005614:	f7fe fc46 	bl	8003ea4 <HAL_GetTick>
 8005618:	1b80      	subs	r0, r0, r6
 800561a:	2802      	cmp	r0, #2
 800561c:	d8cb      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800561e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005622:	0798      	lsls	r0, r3, #30
 8005624:	d4f6      	bmi.n	8005614 <HAL_RCC_OscConfig+0x33c>
 8005626:	e735      	b.n	8005494 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005628:	6833      	ldr	r3, [r6, #0]
 800562a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800562e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005630:	f7fe fc38 	bl	8003ea4 <HAL_GetTick>
 8005634:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005636:	6833      	ldr	r3, [r6, #0]
 8005638:	05d8      	lsls	r0, r3, #23
 800563a:	f53f aee2 	bmi.w	8005402 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563e:	f7fe fc31 	bl	8003ea4 <HAL_GetTick>
 8005642:	1bc0      	subs	r0, r0, r7
 8005644:	2802      	cmp	r0, #2
 8005646:	d9f6      	bls.n	8005636 <HAL_RCC_OscConfig+0x35e>
 8005648:	e7b5      	b.n	80055b6 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800564a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800564e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005660:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005662:	e78b      	b.n	800557c <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8005664:	2001      	movs	r0, #1
}
 8005666:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8005668:	f7fe fc1c 	bl	8003ea4 <HAL_GetTick>
 800566c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800566e:	e004      	b.n	800567a <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005670:	f7fe fc18 	bl	8003ea4 <HAL_GetTick>
 8005674:	1b80      	subs	r0, r0, r6
 8005676:	2802      	cmp	r0, #2
 8005678:	d89d      	bhi.n	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	0199      	lsls	r1, r3, #6
 800567e:	d4f7      	bmi.n	8005670 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005680:	68e9      	ldr	r1, [r5, #12]
 8005682:	4b3a      	ldr	r3, [pc, #232]	; (800576c <HAL_RCC_OscConfig+0x494>)
 8005684:	6a22      	ldr	r2, [r4, #32]
 8005686:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8005688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800568a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800568c:	400b      	ands	r3, r1
 800568e:	4313      	orrs	r3, r2
 8005690:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8005694:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005698:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 800569c:	3801      	subs	r0, #1
 800569e:	0849      	lsrs	r1, r1, #1
 80056a0:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80056a4:	3901      	subs	r1, #1
 80056a6:	0852      	lsrs	r2, r2, #1
 80056a8:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80056ac:	3a01      	subs	r2, #1
 80056ae:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80056b2:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80056b4:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056b6:	4e2c      	ldr	r6, [pc, #176]	; (8005768 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 80056b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056bc:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056be:	68eb      	ldr	r3, [r5, #12]
 80056c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056c4:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80056c6:	f7fe fbed 	bl	8003ea4 <HAL_GetTick>
 80056ca:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056cc:	e005      	b.n	80056da <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ce:	f7fe fbe9 	bl	8003ea4 <HAL_GetTick>
 80056d2:	1b00      	subs	r0, r0, r4
 80056d4:	2802      	cmp	r0, #2
 80056d6:	f63f af6e 	bhi.w	80055b6 <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056da:	6833      	ldr	r3, [r6, #0]
 80056dc:	019a      	lsls	r2, r3, #6
 80056de:	d5f6      	bpl.n	80056ce <HAL_RCC_OscConfig+0x3f6>
 80056e0:	e6fe      	b.n	80054e0 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056e2:	4b21      	ldr	r3, [pc, #132]	; (8005768 <HAL_RCC_OscConfig+0x490>)
 80056e4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80056e8:	f042 0204 	orr.w	r2, r2, #4
 80056ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80056f0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80056f4:	f042 0201 	orr.w	r2, r2, #1
 80056f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056fc:	e76f      	b.n	80055de <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056fe:	2801      	cmp	r0, #1
 8005700:	f43f aeef 	beq.w	80054e2 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8005704:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	6a22      	ldr	r2, [r4, #32]
 8005708:	f003 0103 	and.w	r1, r3, #3
 800570c:	4291      	cmp	r1, r2
 800570e:	f47f af0d 	bne.w	800552c <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005712:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005714:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005718:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571a:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800571e:	f47f af05 	bne.w	800552c <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005722:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005724:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005728:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800572c:	f47f aefe 	bne.w	800552c <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005730:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005732:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005736:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800573a:	f47f aef7 	bne.w	800552c <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800573e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005740:	0852      	lsrs	r2, r2, #1
 8005742:	3a01      	subs	r2, #1
 8005744:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005748:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800574c:	f47f aeee 	bne.w	800552c <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005750:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005752:	0852      	lsrs	r2, r2, #1
 8005754:	3a01      	subs	r2, #1
 8005756:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800575a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 800575e:	bf14      	ite	ne
 8005760:	2001      	movne	r0, #1
 8005762:	2000      	moveq	r0, #0
 8005764:	e6bd      	b.n	80054e2 <HAL_RCC_OscConfig+0x20a>
 8005766:	bf00      	nop
 8005768:	40021000 	.word	0x40021000
 800576c:	019f800c 	.word	0x019f800c

08005770 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005770:	4b14      	ldr	r3, [pc, #80]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x54>)
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	f002 020c 	and.w	r2, r2, #12
 8005778:	2a04      	cmp	r2, #4
 800577a:	d021      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	f002 020c 	and.w	r2, r2, #12
 8005782:	2a08      	cmp	r2, #8
 8005784:	d01c      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	f002 020c 	and.w	r2, r2, #12
 800578c:	2a0c      	cmp	r2, #12
 800578e:	d001      	beq.n	8005794 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005790:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005792:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005794:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005796:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005798:	68db      	ldr	r3, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800579a:	f3c0 1003 	ubfx	r0, r0, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800579e:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057a2:	1c42      	adds	r2, r0, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057a4:	4808      	ldr	r0, [pc, #32]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x58>)
 80057a6:	fbb0 f0f2 	udiv	r0, r0, r2
 80057aa:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x54>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80057b6:	3301      	adds	r3, #1
 80057b8:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80057ba:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80057be:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80057c0:	4801      	ldr	r0, [pc, #4]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x58>)
 80057c2:	4770      	bx	lr
 80057c4:	40021000 	.word	0x40021000
 80057c8:	00f42400 	.word	0x00f42400

080057cc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f000 80e9 	beq.w	80059a4 <HAL_RCC_ClockConfig+0x1d8>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057d2:	4a7c      	ldr	r2, [pc, #496]	; (80059c4 <HAL_RCC_ClockConfig+0x1f8>)
{
 80057d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057d8:	6813      	ldr	r3, [r2, #0]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	428b      	cmp	r3, r1
 80057e0:	460d      	mov	r5, r1
 80057e2:	4604      	mov	r4, r0
 80057e4:	d20c      	bcs.n	8005800 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057e6:	6813      	ldr	r3, [r2, #0]
 80057e8:	f023 030f 	bic.w	r3, r3, #15
 80057ec:	430b      	orrs	r3, r1
 80057ee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f0:	6813      	ldr	r3, [r2, #0]
 80057f2:	f003 030f 	and.w	r3, r3, #15
 80057f6:	428b      	cmp	r3, r1
 80057f8:	d002      	beq.n	8005800 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80057fa:	2001      	movs	r0, #1
}
 80057fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	07de      	lsls	r6, r3, #31
 8005804:	d563      	bpl.n	80058ce <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005806:	6862      	ldr	r2, [r4, #4]
 8005808:	2a03      	cmp	r2, #3
 800580a:	f000 809a 	beq.w	8005942 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800580e:	4b6e      	ldr	r3, [pc, #440]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005810:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005812:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005814:	f000 8091 	beq.w	800593a <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005818:	055b      	lsls	r3, r3, #21
 800581a:	d5ee      	bpl.n	80057fa <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800581c:	f7ff ffa8 	bl	8005770 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005820:	4b6a      	ldr	r3, [pc, #424]	; (80059cc <HAL_RCC_ClockConfig+0x200>)
 8005822:	4298      	cmp	r0, r3
 8005824:	f200 80c0 	bhi.w	80059a8 <HAL_RCC_ClockConfig+0x1dc>
 8005828:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800582a:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800582e:	4e66      	ldr	r6, [pc, #408]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 8005830:	68b3      	ldr	r3, [r6, #8]
 8005832:	f023 0303 	bic.w	r3, r3, #3
 8005836:	431a      	orrs	r2, r3
 8005838:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 800583a:	f7fe fb33 	bl	8003ea4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800583e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005842:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005844:	e004      	b.n	8005850 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005846:	f7fe fb2d 	bl	8003ea4 <HAL_GetTick>
 800584a:	1bc0      	subs	r0, r0, r7
 800584c:	4540      	cmp	r0, r8
 800584e:	d871      	bhi.n	8005934 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005850:	68b3      	ldr	r3, [r6, #8]
 8005852:	6862      	ldr	r2, [r4, #4]
 8005854:	f003 030c 	and.w	r3, r3, #12
 8005858:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800585c:	d1f3      	bne.n	8005846 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	079f      	lsls	r7, r3, #30
 8005862:	d436      	bmi.n	80058d2 <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8005864:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8005868:	d103      	bne.n	8005872 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800586a:	68b3      	ldr	r3, [r6, #8]
 800586c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005870:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005872:	4e54      	ldr	r6, [pc, #336]	; (80059c4 <HAL_RCC_ClockConfig+0x1f8>)
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	f003 030f 	and.w	r3, r3, #15
 800587a:	42ab      	cmp	r3, r5
 800587c:	d846      	bhi.n	800590c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800587e:	6823      	ldr	r3, [r4, #0]
 8005880:	075a      	lsls	r2, r3, #29
 8005882:	d506      	bpl.n	8005892 <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005884:	4950      	ldr	r1, [pc, #320]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 8005886:	68e0      	ldr	r0, [r4, #12]
 8005888:	688a      	ldr	r2, [r1, #8]
 800588a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800588e:	4302      	orrs	r2, r0
 8005890:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005892:	071b      	lsls	r3, r3, #28
 8005894:	d507      	bpl.n	80058a6 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005896:	4a4c      	ldr	r2, [pc, #304]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 8005898:	6921      	ldr	r1, [r4, #16]
 800589a:	6893      	ldr	r3, [r2, #8]
 800589c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80058a0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80058a4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058a6:	f7ff ff63 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 80058aa:	4a47      	ldr	r2, [pc, #284]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80058ac:	4c48      	ldr	r4, [pc, #288]	; (80059d0 <HAL_RCC_ClockConfig+0x204>)
 80058ae:	6892      	ldr	r2, [r2, #8]
 80058b0:	4948      	ldr	r1, [pc, #288]	; (80059d4 <HAL_RCC_ClockConfig+0x208>)
 80058b2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80058b6:	4603      	mov	r3, r0
 80058b8:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80058ba:	4847      	ldr	r0, [pc, #284]	; (80059d8 <HAL_RCC_ClockConfig+0x20c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058bc:	f002 021f 	and.w	r2, r2, #31
 80058c0:	40d3      	lsrs	r3, r2
 80058c2:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80058c4:	6800      	ldr	r0, [r0, #0]
}
 80058c6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80058ca:	f7fe baa9 	b.w	8003e20 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058ce:	0798      	lsls	r0, r3, #30
 80058d0:	d5cf      	bpl.n	8005872 <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d2:	0758      	lsls	r0, r3, #29
 80058d4:	d504      	bpl.n	80058e0 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058d6:	493c      	ldr	r1, [pc, #240]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80058d8:	688a      	ldr	r2, [r1, #8]
 80058da:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80058de:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058e0:	0719      	lsls	r1, r3, #28
 80058e2:	d506      	bpl.n	80058f2 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80058e4:	4a38      	ldr	r2, [pc, #224]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80058e6:	6893      	ldr	r3, [r2, #8]
 80058e8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80058ec:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80058f0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058f2:	4a35      	ldr	r2, [pc, #212]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80058f4:	68a1      	ldr	r1, [r4, #8]
 80058f6:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058f8:	4e32      	ldr	r6, [pc, #200]	; (80059c4 <HAL_RCC_ClockConfig+0x1f8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058fe:	430b      	orrs	r3, r1
 8005900:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005902:	6833      	ldr	r3, [r6, #0]
 8005904:	f003 030f 	and.w	r3, r3, #15
 8005908:	42ab      	cmp	r3, r5
 800590a:	d9b8      	bls.n	800587e <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800590c:	6833      	ldr	r3, [r6, #0]
 800590e:	f023 030f 	bic.w	r3, r3, #15
 8005912:	432b      	orrs	r3, r5
 8005914:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005916:	f7fe fac5 	bl	8003ea4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800591a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800591e:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005920:	6833      	ldr	r3, [r6, #0]
 8005922:	f003 030f 	and.w	r3, r3, #15
 8005926:	42ab      	cmp	r3, r5
 8005928:	d0a9      	beq.n	800587e <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800592a:	f7fe fabb 	bl	8003ea4 <HAL_GetTick>
 800592e:	1bc0      	subs	r0, r0, r7
 8005930:	4540      	cmp	r0, r8
 8005932:	d9f5      	bls.n	8005920 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8005934:	2003      	movs	r0, #3
}
 8005936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800593a:	039a      	lsls	r2, r3, #14
 800593c:	f53f af6e 	bmi.w	800581c <HAL_RCC_ClockConfig+0x50>
 8005940:	e75b      	b.n	80057fa <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005942:	4821      	ldr	r0, [pc, #132]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 8005944:	6801      	ldr	r1, [r0, #0]
 8005946:	0189      	lsls	r1, r1, #6
 8005948:	f57f af57 	bpl.w	80057fa <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800594c:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800594e:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005950:	68c0      	ldr	r0, [r0, #12]
      if(pllfreq > 80000000U)
 8005952:	4f1e      	ldr	r7, [pc, #120]	; (80059cc <HAL_RCC_ClockConfig+0x200>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005954:	f3c1 1103 	ubfx	r1, r1, #4, #4
 8005958:	1c4e      	adds	r6, r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800595a:	4920      	ldr	r1, [pc, #128]	; (80059dc <HAL_RCC_ClockConfig+0x210>)
 800595c:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005960:	4e19      	ldr	r6, [pc, #100]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005962:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005966:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800596a:	68f0      	ldr	r0, [r6, #12]
 800596c:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8005970:	3001      	adds	r0, #1
 8005972:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8005974:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8005978:	42b9      	cmp	r1, r7
 800597a:	d920      	bls.n	80059be <HAL_RCC_ClockConfig+0x1f2>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800597c:	68b1      	ldr	r1, [r6, #8]
 800597e:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8005982:	d005      	beq.n	8005990 <HAL_RCC_ClockConfig+0x1c4>
 8005984:	f013 0902 	ands.w	r9, r3, #2
 8005988:	f43f af51 	beq.w	800582e <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800598c:	68a3      	ldr	r3, [r4, #8]
 800598e:	b9b3      	cbnz	r3, 80059be <HAL_RCC_ClockConfig+0x1f2>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005990:	490d      	ldr	r1, [pc, #52]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 8005992:	688b      	ldr	r3, [r1, #8]
 8005994:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800599c:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 800599e:	f04f 0980 	mov.w	r9, #128	; 0x80
 80059a2:	e744      	b.n	800582e <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 80059a4:	2001      	movs	r0, #1
}
 80059a6:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80059a8:	4a07      	ldr	r2, [pc, #28]	; (80059c8 <HAL_RCC_ClockConfig+0x1fc>)
 80059aa:	6893      	ldr	r3, [r2, #8]
 80059ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80059b6:	6862      	ldr	r2, [r4, #4]
 80059b8:	f04f 0980 	mov.w	r9, #128	; 0x80
 80059bc:	e737      	b.n	800582e <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059be:	f04f 0900 	mov.w	r9, #0
 80059c2:	e734      	b.n	800582e <HAL_RCC_ClockConfig+0x62>
 80059c4:	40022000 	.word	0x40022000
 80059c8:	40021000 	.word	0x40021000
 80059cc:	04c4b400 	.word	0x04c4b400
 80059d0:	0800958c 	.word	0x0800958c
 80059d4:	20000578 	.word	0x20000578
 80059d8:	20000580 	.word	0x20000580
 80059dc:	00f42400 	.word	0x00f42400

080059e0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80059e0:	4b01      	ldr	r3, [pc, #4]	; (80059e8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80059e2:	6818      	ldr	r0, [r3, #0]
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000578 	.word	0x20000578

080059ec <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80059ec:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <HAL_RCC_GetPCLK1Freq+0x18>)
 80059ee:	4a06      	ldr	r2, [pc, #24]	; (8005a08 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80059f0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80059f2:	4906      	ldr	r1, [pc, #24]	; (8005a0c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80059f4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80059f8:	6808      	ldr	r0, [r1, #0]
 80059fa:	5cd3      	ldrb	r3, [r2, r3]
 80059fc:	f003 031f 	and.w	r3, r3, #31
}
 8005a00:	40d8      	lsrs	r0, r3
 8005a02:	4770      	bx	lr
 8005a04:	40021000 	.word	0x40021000
 8005a08:	0800959c 	.word	0x0800959c
 8005a0c:	20000578 	.word	0x20000578

08005a10 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a10:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005a12:	4a06      	ldr	r2, [pc, #24]	; (8005a2c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005a14:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005a16:	4906      	ldr	r1, [pc, #24]	; (8005a30 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a18:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005a1c:	6808      	ldr	r0, [r1, #0]
 8005a1e:	5cd3      	ldrb	r3, [r2, r3]
 8005a20:	f003 031f 	and.w	r3, r3, #31
}
 8005a24:	40d8      	lsrs	r0, r3
 8005a26:	4770      	bx	lr
 8005a28:	40021000 	.word	0x40021000
 8005a2c:	0800959c 	.word	0x0800959c
 8005a30:	20000578 	.word	0x20000578

08005a34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a38:	6803      	ldr	r3, [r0, #0]
{
 8005a3a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a3c:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8005a40:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a42:	d056      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a44:	4b9f      	ldr	r3, [pc, #636]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005a46:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a48:	00d5      	lsls	r5, r2, #3
 8005a4a:	f140 810c 	bpl.w	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8005a4e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a50:	4d9d      	ldr	r5, [pc, #628]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005a52:	682b      	ldr	r3, [r5, #0]
 8005a54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a58:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a5a:	f7fe fa23 	bl	8003ea4 <HAL_GetTick>
 8005a5e:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a60:	e005      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a62:	f7fe fa1f 	bl	8003ea4 <HAL_GetTick>
 8005a66:	1b83      	subs	r3, r0, r6
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	f200 8107 	bhi.w	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a6e:	682b      	ldr	r3, [r5, #0]
 8005a70:	05d8      	lsls	r0, r3, #23
 8005a72:	d5f6      	bpl.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a74:	4d93      	ldr	r5, [pc, #588]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005a76:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a7a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005a7e:	d027      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005a80:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d025      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a86:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a8a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a92:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a96:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a9a:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005aa2:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aa4:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8005aa8:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005aac:	f140 8108 	bpl.w	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab0:	f7fe f9f8 	bl	8003ea4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab4:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005ab8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aba:	e005      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005abc:	f7fe f9f2 	bl	8003ea4 <HAL_GetTick>
 8005ac0:	1b80      	subs	r0, r0, r6
 8005ac2:	4540      	cmp	r0, r8
 8005ac4:	f200 80da 	bhi.w	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ac8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005acc:	079b      	lsls	r3, r3, #30
 8005ace:	d5f5      	bpl.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x88>
 8005ad0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad2:	497c      	ldr	r1, [pc, #496]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ad4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005ad8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ae2:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ae4:	b127      	cbz	r7, 8005af0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ae6:	4a77      	ldr	r2, [pc, #476]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ae8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005aea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aee:	6593      	str	r3, [r2, #88]	; 0x58
 8005af0:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005af2:	07de      	lsls	r6, r3, #31
 8005af4:	d508      	bpl.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005af6:	4973      	ldr	r1, [pc, #460]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005af8:	6865      	ldr	r5, [r4, #4]
 8005afa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005afe:	f022 0203 	bic.w	r2, r2, #3
 8005b02:	432a      	orrs	r2, r5
 8005b04:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b08:	079d      	lsls	r5, r3, #30
 8005b0a:	d508      	bpl.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b0c:	496d      	ldr	r1, [pc, #436]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b0e:	68a5      	ldr	r5, [r4, #8]
 8005b10:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b14:	f022 020c 	bic.w	r2, r2, #12
 8005b18:	432a      	orrs	r2, r5
 8005b1a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b1e:	0759      	lsls	r1, r3, #29
 8005b20:	d508      	bpl.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b22:	4968      	ldr	r1, [pc, #416]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b24:	68e5      	ldr	r5, [r4, #12]
 8005b26:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b2a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005b2e:	432a      	orrs	r2, r5
 8005b30:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b34:	071a      	lsls	r2, r3, #28
 8005b36:	d508      	bpl.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b38:	4962      	ldr	r1, [pc, #392]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b3a:	6925      	ldr	r5, [r4, #16]
 8005b3c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b40:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005b44:	432a      	orrs	r2, r5
 8005b46:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b4a:	069f      	lsls	r7, r3, #26
 8005b4c:	d508      	bpl.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b4e:	495d      	ldr	r1, [pc, #372]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b50:	6965      	ldr	r5, [r4, #20]
 8005b52:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b56:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005b5a:	432a      	orrs	r2, r5
 8005b5c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b60:	065e      	lsls	r6, r3, #25
 8005b62:	d508      	bpl.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b64:	4957      	ldr	r1, [pc, #348]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b66:	69a5      	ldr	r5, [r4, #24]
 8005b68:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b6c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005b70:	432a      	orrs	r2, r5
 8005b72:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b76:	061d      	lsls	r5, r3, #24
 8005b78:	d508      	bpl.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b7a:	4952      	ldr	r1, [pc, #328]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b7c:	69e5      	ldr	r5, [r4, #28]
 8005b7e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b82:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005b86:	432a      	orrs	r2, r5
 8005b88:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b8c:	05d9      	lsls	r1, r3, #23
 8005b8e:	d508      	bpl.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b90:	494c      	ldr	r1, [pc, #304]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005b92:	6a25      	ldr	r5, [r4, #32]
 8005b94:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b98:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005b9c:	432a      	orrs	r2, r5
 8005b9e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005ba2:	059a      	lsls	r2, r3, #22
 8005ba4:	d508      	bpl.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ba6:	4947      	ldr	r1, [pc, #284]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ba8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005baa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005bae:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005bb2:	432a      	orrs	r2, r5
 8005bb4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bb8:	055f      	lsls	r7, r3, #21
 8005bba:	d50b      	bpl.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bbc:	4941      	ldr	r1, [pc, #260]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005bbe:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005bc0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005bc4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005bc8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005bca:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005bd2:	d055      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005bd4:	051e      	lsls	r6, r3, #20
 8005bd6:	d50b      	bpl.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bd8:	493a      	ldr	r1, [pc, #232]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005bda:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005bdc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005be0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005be4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005be6:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005bee:	d04c      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005bf0:	04dd      	lsls	r5, r3, #19
 8005bf2:	d50b      	bpl.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005bf4:	4933      	ldr	r1, [pc, #204]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005bf6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8005bf8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005bfc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005c00:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c02:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c06:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c0a:	d043      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c0c:	0499      	lsls	r1, r3, #18
 8005c0e:	d50b      	bpl.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c10:	492c      	ldr	r1, [pc, #176]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c12:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005c14:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c18:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005c1c:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c1e:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c22:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c26:	d03a      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c28:	045a      	lsls	r2, r3, #17
 8005c2a:	d50b      	bpl.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c2c:	4925      	ldr	r1, [pc, #148]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c2e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005c30:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c34:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005c38:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c3a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c3e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c42:	d031      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c44:	041b      	lsls	r3, r3, #16
 8005c46:	d50b      	bpl.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c48:	4a1e      	ldr	r2, [pc, #120]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c4a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005c4c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005c50:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005c54:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c56:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c5a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c5e:	d028      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8005c60:	b002      	add	sp, #8
 8005c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c66:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005c6c:	659a      	str	r2, [r3, #88]	; 0x58
 8005c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005c78:	2701      	movs	r7, #1
 8005c7a:	e6e9      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8005c7c:	2003      	movs	r0, #3
 8005c7e:	e731      	b.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c80:	68ca      	ldr	r2, [r1, #12]
 8005c82:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c86:	60ca      	str	r2, [r1, #12]
 8005c88:	e7a4      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c8a:	68ca      	ldr	r2, [r1, #12]
 8005c8c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c90:	60ca      	str	r2, [r1, #12]
 8005c92:	e7ad      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c94:	68ca      	ldr	r2, [r1, #12]
 8005c96:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c9a:	60ca      	str	r2, [r1, #12]
 8005c9c:	e7b6      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c9e:	68ca      	ldr	r2, [r1, #12]
 8005ca0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005ca4:	60ca      	str	r2, [r1, #12]
 8005ca6:	e7bf      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ca8:	68ca      	ldr	r2, [r1, #12]
 8005caa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005cae:	60ca      	str	r2, [r1, #12]
 8005cb0:	e7c8      	b.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cb2:	68d3      	ldr	r3, [r2, #12]
 8005cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cb8:	60d3      	str	r3, [r2, #12]
}
 8005cba:	b002      	add	sp, #8
 8005cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	e706      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	40007000 	.word	0x40007000

08005ccc <SPI_WaitFifoStateUntilTimeout.constprop.1>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	460c      	mov	r4, r1
 8005cd2:	4617      	mov	r7, r2
 8005cd4:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005cd6:	f7fe f8e5 	bl	8003ea4 <HAL_GetTick>
 8005cda:	4427      	add	r7, r4
 8005cdc:	1a3e      	subs	r6, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005cde:	f7fe f8e1 	bl	8003ea4 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ce2:	4b2e      	ldr	r3, [pc, #184]	; (8005d9c <SPI_WaitFifoStateUntilTimeout.constprop.1+0xd0>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005cea:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005cee:	0d1b      	lsrs	r3, r3, #20
 8005cf0:	fb06 f303 	mul.w	r3, r6, r3
  tmp_tickstart = HAL_GetTick();
 8005cf4:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005cf6:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005cf8:	682a      	ldr	r2, [r5, #0]
 8005cfa:	1c61      	adds	r1, r4, #1
 8005cfc:	6893      	ldr	r3, [r2, #8]
 8005cfe:	d10d      	bne.n	8005d1c <SPI_WaitFifoStateUntilTimeout.constprop.1+0x50>
 8005d00:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8005d04:	d007      	beq.n	8005d16 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005d06:	7b13      	ldrb	r3, [r2, #12]
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	9300      	str	r3, [sp, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005d0c:	9b00      	ldr	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d0e:	6893      	ldr	r3, [r2, #8]
 8005d10:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8005d14:	d1f7      	bne.n	8005d06 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x3a>
      }      
      count--;
    }
  }

  return HAL_OK;
 8005d16:	2000      	movs	r0, #0
}
 8005d18:	b003      	add	sp, #12
 8005d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8005d1c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8005d20:	d0f9      	beq.n	8005d16 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4a>
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005d22:	7b13      	ldrb	r3, [r2, #12]
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	9300      	str	r3, [sp, #0]
      UNUSED(tmpreg);
 8005d28:	9b00      	ldr	r3, [sp, #0]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d2a:	f7fe f8bb 	bl	8003ea4 <HAL_GetTick>
 8005d2e:	1bc0      	subs	r0, r0, r7
 8005d30:	42b0      	cmp	r0, r6
 8005d32:	d208      	bcs.n	8005d46 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x7a>
      if(count == 0U)
 8005d34:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005d36:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005d38:	2a00      	cmp	r2, #0
      count--;
 8005d3a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005d3e:	bf08      	it	eq
 8005d40:	2600      	moveq	r6, #0
      count--;
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	e7d8      	b.n	8005cf8 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d46:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d4a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d4c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d54:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d56:	d014      	beq.n	8005d82 <SPI_WaitFifoStateUntilTimeout.constprop.1+0xb6>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d58:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005d5a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005d5e:	d007      	beq.n	8005d70 <SPI_WaitFifoStateUntilTimeout.constprop.1+0xa4>
        hspi->State = HAL_SPI_STATE_READY;
 8005d60:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005d62:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005d64:	f885 205d 	strb.w	r2, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8005d68:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8005d6c:	2003      	movs	r0, #3
 8005d6e:	e7d3      	b.n	8005d18 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x4c>
          SPI_RESET_CRC(hspi);
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	e7ee      	b.n	8005d60 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x94>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d82:	68aa      	ldr	r2, [r5, #8]
 8005d84:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005d88:	d002      	beq.n	8005d90 <SPI_WaitFifoStateUntilTimeout.constprop.1+0xc4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d8a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005d8e:	d1e3      	bne.n	8005d58 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
          __HAL_SPI_DISABLE(hspi);
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	e7de      	b.n	8005d58 <SPI_WaitFifoStateUntilTimeout.constprop.1+0x8c>
 8005d9a:	bf00      	nop
 8005d9c:	20000578 	.word	0x20000578

08005da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	eb01 0802 	add.w	r8, r1, r2
 8005daa:	460d      	mov	r5, r1
 8005dac:	4616      	mov	r6, r2
 8005dae:	4604      	mov	r4, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005db0:	f7fe f878 	bl	8003ea4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005db4:	4f46      	ldr	r7, [pc, #280]	; (8005ed0 <SPI_EndRxTxTransaction+0x130>)
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005db6:	eba8 0900 	sub.w	r9, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005dba:	f7fe f873 	bl	8003ea4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005dc4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005dc8:	0d1b      	lsrs	r3, r3, #20
 8005dca:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 8005dce:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005dd0:	9300      	str	r3, [sp, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005dd2:	1c68      	adds	r0, r5, #1
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	d11f      	bne.n	8005e18 <SPI_EndRxTxTransaction+0x78>
 8005dd8:	689a      	ldr	r2, [r3, #8]
 8005dda:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 8005dde:	d1fb      	bne.n	8005dd8 <SPI_EndRxTxTransaction+0x38>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005de0:	f7fe f860 	bl	8003ea4 <HAL_GetTick>
 8005de4:	eba8 0800 	sub.w	r8, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005de8:	f7fe f85c 	bl	8003ea4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005df2:	fb08 f303 	mul.w	r3, r8, r3
 8005df6:	9301      	str	r3, [sp, #4]
  tmp_tickstart = HAL_GetTick();
 8005df8:	4607      	mov	r7, r0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dfa:	1c69      	adds	r1, r5, #1
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	d11f      	bne.n	8005e40 <SPI_EndRxTxTransaction+0xa0>
 8005e00:	689a      	ldr	r2, [r3, #8]
 8005e02:	0612      	lsls	r2, r2, #24
 8005e04:	d4fc      	bmi.n	8005e00 <SPI_EndRxTxTransaction+0x60>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e06:	4632      	mov	r2, r6
 8005e08:	4629      	mov	r1, r5
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f7ff ff5e 	bl	8005ccc <SPI_WaitFifoStateUntilTimeout.constprop.1>
 8005e10:	bb40      	cbnz	r0, 8005e64 <SPI_EndRxTxTransaction+0xc4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8005e12:	b002      	add	sp, #8
 8005e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8005e1e:	d0df      	beq.n	8005de0 <SPI_EndRxTxTransaction+0x40>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e20:	f7fe f840 	bl	8003ea4 <HAL_GetTick>
 8005e24:	eba0 000a 	sub.w	r0, r0, sl
 8005e28:	4548      	cmp	r0, r9
 8005e2a:	d221      	bcs.n	8005e70 <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 8005e2c:	9a00      	ldr	r2, [sp, #0]
      count--;
 8005e2e:	9b00      	ldr	r3, [sp, #0]
        tmp_timeout = 0U;
 8005e30:	2a00      	cmp	r2, #0
      count--;
 8005e32:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005e36:	bf08      	it	eq
 8005e38:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	e7c8      	b.n	8005dd2 <SPI_EndRxTxTransaction+0x32>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	061b      	lsls	r3, r3, #24
 8005e44:	d5df      	bpl.n	8005e06 <SPI_EndRxTxTransaction+0x66>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e46:	f7fe f82d 	bl	8003ea4 <HAL_GetTick>
 8005e4a:	1bc3      	subs	r3, r0, r7
 8005e4c:	4543      	cmp	r3, r8
 8005e4e:	d20f      	bcs.n	8005e70 <SPI_EndRxTxTransaction+0xd0>
      if(count == 0U)
 8005e50:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005e52:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005e54:	2a00      	cmp	r2, #0
      count--;
 8005e56:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005e5a:	bf08      	it	eq
 8005e5c:	f04f 0800 	moveq.w	r8, #0
      count--;
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	e7ca      	b.n	8005dfa <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e64:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005e66:	f043 0320 	orr.w	r3, r3, #32
 8005e6a:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e6c:	2003      	movs	r0, #3
 8005e6e:	e7d0      	b.n	8005e12 <SPI_EndRxTxTransaction+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e70:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e74:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e76:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e7a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e7e:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e80:	d019      	beq.n	8005eb6 <SPI_EndRxTxTransaction+0x116>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e82:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005e84:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005e88:	d107      	bne.n	8005e9a <SPI_EndRxTxTransaction+0xfa>
          SPI_RESET_CRC(hspi);
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e90:	601a      	str	r2, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e98:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ea0:	6e23      	ldr	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8005ea2:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ea4:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8005ea8:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eaa:	6623      	str	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8005eac:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 8005eb0:	b002      	add	sp, #8
 8005eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eb6:	68a2      	ldr	r2, [r4, #8]
 8005eb8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005ebc:	d002      	beq.n	8005ec4 <SPI_EndRxTxTransaction+0x124>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ebe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005ec2:	d1de      	bne.n	8005e82 <SPI_EndRxTxTransaction+0xe2>
          __HAL_SPI_DISABLE(hspi);
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	e7d9      	b.n	8005e82 <SPI_EndRxTxTransaction+0xe2>
 8005ece:	bf00      	nop
 8005ed0:	20000578 	.word	0x20000578

08005ed4 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	d07f      	beq.n	8005fd8 <HAL_SPI_Init+0x104>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ed8:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
{
 8005edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ee0:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ee2:	f1bc 0f00 	cmp.w	ip, #0
 8005ee6:	d05c      	beq.n	8005fa2 <HAL_SPI_Init+0xce>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ee8:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005eea:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005eee:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ef2:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ef4:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ef8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d05e      	beq.n	8005fbc <HAL_SPI_Init+0xe8>
  __HAL_SPI_DISABLE(hspi);
 8005efe:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f00:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005f02:	2302      	movs	r3, #2
 8005f04:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005f08:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f0a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8005f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f12:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f14:	d94c      	bls.n	8005fb0 <HAL_SPI_Init+0xdc>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f16:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8005f1a:	d15f      	bne.n	8005fdc <HAL_SPI_Init+0x108>
 8005f1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f1e:	2700      	movs	r7, #0
 8005f20:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f24:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8005f28:	6925      	ldr	r5, [r4, #16]
 8005f2a:	f8d4 e018 	ldr.w	lr, [r4, #24]
 8005f2e:	f406 4604 	and.w	r6, r6, #33792	; 0x8400
 8005f32:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8005f36:	4333      	orrs	r3, r6
 8005f38:	f005 0502 	and.w	r5, r5, #2
 8005f3c:	432b      	orrs	r3, r5
 8005f3e:	6965      	ldr	r5, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f40:	f402 6870 	and.w	r8, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f44:	f005 0501 	and.w	r5, r5, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f48:	6b62      	ldr	r2, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f4a:	432b      	orrs	r3, r5
 8005f4c:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f50:	f002 0208 	and.w	r2, r2, #8
 8005f54:	ea42 0208 	orr.w	r2, r2, r8
 8005f58:	ea4f 481e 	mov.w	r8, lr, lsr #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f5c:	f40e 7e00 	and.w	lr, lr, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f60:	f008 0804 	and.w	r8, r8, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f64:	ea43 030e 	orr.w	r3, r3, lr
 8005f68:	f006 0638 	and.w	r6, r6, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f6c:	ea42 0208 	orr.w	r2, r2, r8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f70:	4333      	orrs	r3, r6
 8005f72:	f005 0580 	and.w	r5, r5, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f76:	f00c 0c10 	and.w	ip, ip, #16
 8005f7a:	ea42 0c0c 	orr.w	ip, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f7e:	432b      	orrs	r3, r5
 8005f80:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f82:	ea4c 0707 	orr.w	r7, ip, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f86:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f88:	604f      	str	r7, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f8a:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f8c:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8005f92:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f94:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f96:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f98:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
  return HAL_OK;
 8005f9c:	4610      	mov	r0, r2
}
 8005f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fa2:	6843      	ldr	r3, [r0, #4]
 8005fa4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fa8:	d0a1      	beq.n	8005eee <HAL_SPI_Init+0x1a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005faa:	f8c0 c01c 	str.w	ip, [r0, #28]
 8005fae:	e79e      	b.n	8005eee <HAL_SPI_Init+0x1a>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005fb0:	d00c      	beq.n	8005fcc <HAL_SPI_Init+0xf8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fb2:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	62a0      	str	r0, [r4, #40]	; 0x28
 8005fba:	e7b3      	b.n	8005f24 <HAL_SPI_Init+0x50>
    hspi->Lock = HAL_UNLOCKED;
 8005fbc:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f7fd f943 	bl	800324c <HAL_SPI_MspInit>
 8005fc6:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8005fca:	e798      	b.n	8005efe <HAL_SPI_Init+0x2a>
 8005fcc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fce:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8005fd2:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8005fd6:	e7a5      	b.n	8005f24 <HAL_SPI_Init+0x50>
    return HAL_ERROR;
 8005fd8:	2001      	movs	r0, #1
}
 8005fda:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005fdc:	2700      	movs	r7, #0
 8005fde:	e7ea      	b.n	8005fb6 <HAL_SPI_Init+0xe2>

08005fe0 <HAL_SPI_TransmitReceive>:
{
 8005fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe4:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005fe6:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8005fea:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8005fec:	2801      	cmp	r0, #1
 8005fee:	f000 809d 	beq.w	800612c <HAL_SPI_TransmitReceive+0x14c>
 8005ff2:	4698      	mov	r8, r3
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8005ffa:	468a      	mov	sl, r1
 8005ffc:	4691      	mov	r9, r2
 8005ffe:	f7fd ff51 	bl	8003ea4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8006002:	f894 705d 	ldrb.w	r7, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8006006:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006008:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 800600a:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 800600c:	b2f9      	uxtb	r1, r7
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800600e:	d010      	beq.n	8006032 <HAL_SPI_TransmitReceive+0x52>
 8006010:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006014:	d008      	beq.n	8006028 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8006016:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8006018:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800601a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800601c:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006020:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8006024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006028:	68a2      	ldr	r2, [r4, #8]
 800602a:	2a00      	cmp	r2, #0
 800602c:	d1f3      	bne.n	8006016 <HAL_SPI_TransmitReceive+0x36>
 800602e:	2904      	cmp	r1, #4
 8006030:	d1f1      	bne.n	8006016 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006032:	f1ba 0f00 	cmp.w	sl, #0
 8006036:	d07c      	beq.n	8006132 <HAL_SPI_TransmitReceive+0x152>
 8006038:	f1b9 0f00 	cmp.w	r9, #0
 800603c:	d079      	beq.n	8006132 <HAL_SPI_TransmitReceive+0x152>
 800603e:	f1b8 0f00 	cmp.w	r8, #0
 8006042:	d076      	beq.n	8006132 <HAL_SPI_TransmitReceive+0x152>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006044:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006048:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800604c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800604e:	bf1c      	itt	ne
 8006050:	2205      	movne	r2, #5
 8006052:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006056:	68e2      	ldr	r2, [r4, #12]
  hspi->RxXferSize  = Size;
 8006058:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800605c:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800605e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006062:	6822      	ldr	r2, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006064:	6621      	str	r1, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8006066:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 800606a:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800606e:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006072:	f8c4 a038 	str.w	sl, [r4, #56]	; 0x38
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006076:	6851      	ldr	r1, [r2, #4]
  hspi->TxXferSize  = Size;
 8006078:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800607c:	d85b      	bhi.n	8006136 <HAL_SPI_TransmitReceive+0x156>
 800607e:	f1b8 0f01 	cmp.w	r8, #1
 8006082:	f240 80ea 	bls.w	800625a <HAL_SPI_TransmitReceive+0x27a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006086:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800608a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800608c:	6811      	ldr	r1, [r2, #0]
 800608e:	0649      	lsls	r1, r1, #25
 8006090:	f140 80ea 	bpl.w	8006268 <HAL_SPI_TransmitReceive+0x288>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006094:	b96b      	cbnz	r3, 80060b2 <HAL_SPI_TransmitReceive+0xd2>
      if (hspi->TxXferCount > 1U)
 8006096:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006098:	b29b      	uxth	r3, r3
 800609a:	2b01      	cmp	r3, #1
 800609c:	f240 8120 	bls.w	80062e0 <HAL_SPI_TransmitReceive+0x300>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060a0:	4651      	mov	r1, sl
 80060a2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80060a6:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 80060a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060aa:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80060ac:	3b02      	subs	r3, #2
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80060b2:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	b92b      	cbnz	r3, 80060c6 <HAL_SPI_TransmitReceive+0xe6>
 80060ba:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 8084 	beq.w	80061ce <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	6893      	ldr	r3, [r2, #8]
 80060ca:	0799      	lsls	r1, r3, #30
 80060cc:	d505      	bpl.n	80060da <HAL_SPI_TransmitReceive+0xfa>
 80060ce:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	b113      	cbz	r3, 80060da <HAL_SPI_TransmitReceive+0xfa>
 80060d4:	2f00      	cmp	r7, #0
 80060d6:	f040 80e1 	bne.w	800629c <HAL_SPI_TransmitReceive+0x2bc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060da:	6893      	ldr	r3, [r2, #8]
 80060dc:	f013 0301 	ands.w	r3, r3, #1
 80060e0:	d01b      	beq.n	800611a <HAL_SPI_TransmitReceive+0x13a>
 80060e2:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80060e6:	b289      	uxth	r1, r1
 80060e8:	b1b9      	cbz	r1, 800611a <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->RxXferCount > 1U)
 80060ea:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80060ee:	b289      	uxth	r1, r1
 80060f0:	2901      	cmp	r1, #1
 80060f2:	f240 80c5 	bls.w	8006280 <HAL_SPI_TransmitReceive+0x2a0>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060f6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80060f8:	68d1      	ldr	r1, [r2, #12]
 80060fa:	f820 1b02 	strh.w	r1, [r0], #2
          hspi->RxXferCount -= 2U;
 80060fe:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006102:	6420      	str	r0, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006104:	3902      	subs	r1, #2
 8006106:	b289      	uxth	r1, r1
 8006108:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800610c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8006110:	b289      	uxth	r1, r1
 8006112:	2901      	cmp	r1, #1
 8006114:	f240 80d1 	bls.w	80062ba <HAL_SPI_TransmitReceive+0x2da>
        txallowed = 1U;
 8006118:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800611a:	f7fd fec3 	bl	8003ea4 <HAL_GetTick>
 800611e:	1b40      	subs	r0, r0, r5
 8006120:	42b0      	cmp	r0, r6
 8006122:	d3c7      	bcc.n	80060b4 <HAL_SPI_TransmitReceive+0xd4>
 8006124:	1c73      	adds	r3, r6, #1
 8006126:	d0c5      	beq.n	80060b4 <HAL_SPI_TransmitReceive+0xd4>
        errorcode = HAL_TIMEOUT;
 8006128:	2003      	movs	r0, #3
 800612a:	e775      	b.n	8006018 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 800612c:	2002      	movs	r0, #2
}
 800612e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    errorcode = HAL_ERROR;
 8006132:	2001      	movs	r0, #1
 8006134:	e770      	b.n	8006018 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006136:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800613a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800613c:	6811      	ldr	r1, [r2, #0]
 800613e:	0648      	lsls	r0, r1, #25
 8006140:	d403      	bmi.n	800614a <HAL_SPI_TransmitReceive+0x16a>
    __HAL_SPI_ENABLE(hspi);
 8006142:	6811      	ldr	r1, [r2, #0]
 8006144:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006148:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800614a:	2b00      	cmp	r3, #0
 800614c:	f040 8081 	bne.w	8006252 <HAL_SPI_TransmitReceive+0x272>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006150:	4651      	mov	r1, sl
 8006152:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006156:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8006158:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800615a:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800615c:	3b01      	subs	r3, #1
 800615e:	b29b      	uxth	r3, r3
 8006160:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8006162:	1c72      	adds	r2, r6, #1
{
 8006164:	f04f 0701 	mov.w	r7, #1
 8006168:	d028      	beq.n	80061bc <HAL_SPI_TransmitReceive+0x1dc>
 800616a:	e06d      	b.n	8006248 <HAL_SPI_TransmitReceive+0x268>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800616c:	6822      	ldr	r2, [r4, #0]
 800616e:	6893      	ldr	r3, [r2, #8]
 8006170:	079b      	lsls	r3, r3, #30
 8006172:	d50d      	bpl.n	8006190 <HAL_SPI_TransmitReceive+0x1b0>
 8006174:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006176:	b29b      	uxth	r3, r3
 8006178:	b153      	cbz	r3, 8006190 <HAL_SPI_TransmitReceive+0x1b0>
 800617a:	b14f      	cbz	r7, 8006190 <HAL_SPI_TransmitReceive+0x1b0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800617c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800617e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006182:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8006184:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006186:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8006188:	3b01      	subs	r3, #1
 800618a:	b29b      	uxth	r3, r3
 800618c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800618e:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006190:	6893      	ldr	r3, [r2, #8]
 8006192:	f013 0301 	ands.w	r3, r3, #1
 8006196:	d00f      	beq.n	80061b8 <HAL_SPI_TransmitReceive+0x1d8>
 8006198:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800619c:	b289      	uxth	r1, r1
 800619e:	b159      	cbz	r1, 80061b8 <HAL_SPI_TransmitReceive+0x1d8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061a0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80061a2:	68d2      	ldr	r2, [r2, #12]
 80061a4:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 80061a8:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061ac:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80061ae:	3a01      	subs	r2, #1
 80061b0:	b292      	uxth	r2, r2
        txallowed = 1U;
 80061b2:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 80061b4:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061b8:	f7fd fe74 	bl	8003ea4 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061bc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80061be:	b29b      	uxth	r3, r3
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1d3      	bne.n	800616c <HAL_SPI_TransmitReceive+0x18c>
 80061c4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1ce      	bne.n	800616c <HAL_SPI_TransmitReceive+0x18c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061ce:	462a      	mov	r2, r5
 80061d0:	4631      	mov	r1, r6
 80061d2:	4620      	mov	r0, r4
 80061d4:	f7ff fde4 	bl	8005da0 <SPI_EndRxTxTransaction>
 80061d8:	2800      	cmp	r0, #0
 80061da:	f43f af1d 	beq.w	8006018 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061de:	2320      	movs	r3, #32
 80061e0:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80061e2:	2001      	movs	r0, #1
 80061e4:	e718      	b.n	8006018 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061e6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d0ee      	beq.n	80061ce <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061f0:	6822      	ldr	r2, [r4, #0]
 80061f2:	6893      	ldr	r3, [r2, #8]
 80061f4:	0798      	lsls	r0, r3, #30
 80061f6:	d50d      	bpl.n	8006214 <HAL_SPI_TransmitReceive+0x234>
 80061f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	b153      	cbz	r3, 8006214 <HAL_SPI_TransmitReceive+0x234>
 80061fe:	b14f      	cbz	r7, 8006214 <HAL_SPI_TransmitReceive+0x234>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006200:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006202:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006206:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8006208:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800620a:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800620c:	3b01      	subs	r3, #1
 800620e:	b29b      	uxth	r3, r3
 8006210:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8006212:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006214:	6893      	ldr	r3, [r2, #8]
 8006216:	f013 0301 	ands.w	r3, r3, #1
 800621a:	d00f      	beq.n	800623c <HAL_SPI_TransmitReceive+0x25c>
 800621c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8006220:	b289      	uxth	r1, r1
 8006222:	b159      	cbz	r1, 800623c <HAL_SPI_TransmitReceive+0x25c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006224:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006226:	68d2      	ldr	r2, [r2, #12]
 8006228:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 800622c:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006230:	6421      	str	r1, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8006232:	3a01      	subs	r2, #1
 8006234:	b292      	uxth	r2, r2
        txallowed = 1U;
 8006236:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8006238:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800623c:	f7fd fe32 	bl	8003ea4 <HAL_GetTick>
 8006240:	1b40      	subs	r0, r0, r5
 8006242:	42b0      	cmp	r0, r6
 8006244:	f4bf af70 	bcs.w	8006128 <HAL_SPI_TransmitReceive+0x148>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006248:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800624a:	b29b      	uxth	r3, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1cf      	bne.n	80061f0 <HAL_SPI_TransmitReceive+0x210>
 8006250:	e7c9      	b.n	80061e6 <HAL_SPI_TransmitReceive+0x206>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006252:	f1b8 0f01 	cmp.w	r8, #1
 8006256:	d184      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x182>
 8006258:	e77a      	b.n	8006150 <HAL_SPI_TransmitReceive+0x170>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800625a:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800625e:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006260:	6811      	ldr	r1, [r2, #0]
 8006262:	0649      	lsls	r1, r1, #25
 8006264:	f53f af17 	bmi.w	8006096 <HAL_SPI_TransmitReceive+0xb6>
    __HAL_SPI_ENABLE(hspi);
 8006268:	6811      	ldr	r1, [r2, #0]
 800626a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800626e:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006270:	2b00      	cmp	r3, #0
 8006272:	f43f af10 	beq.w	8006096 <HAL_SPI_TransmitReceive+0xb6>
 8006276:	f1b8 0f01 	cmp.w	r8, #1
 800627a:	f47f af1a 	bne.w	80060b2 <HAL_SPI_TransmitReceive+0xd2>
 800627e:	e70a      	b.n	8006096 <HAL_SPI_TransmitReceive+0xb6>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006280:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006282:	7b12      	ldrb	r2, [r2, #12]
 8006284:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8006286:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 800628a:	6c21      	ldr	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 800628c:	3a01      	subs	r2, #1
 800628e:	b292      	uxth	r2, r2
          hspi->pRxBuffPtr++;
 8006290:	3101      	adds	r1, #1
        txallowed = 1U;
 8006292:	461f      	mov	r7, r3
          hspi->RxXferCount--;
 8006294:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          hspi->pRxBuffPtr++;
 8006298:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 800629a:	e73e      	b.n	800611a <HAL_SPI_TransmitReceive+0x13a>
        if (hspi->TxXferCount > 1U)
 800629c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800629e:	b29b      	uxth	r3, r3
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d910      	bls.n	80062c6 <HAL_SPI_TransmitReceive+0x2e6>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062a4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80062a6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80062aa:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 80062ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062ae:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80062b0:	3b02      	subs	r3, #2
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80062b6:	2700      	movs	r7, #0
 80062b8:	e70f      	b.n	80060da <HAL_SPI_TransmitReceive+0xfa>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062ba:	6851      	ldr	r1, [r2, #4]
 80062bc:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
        txallowed = 1U;
 80062c0:	461f      	mov	r7, r3
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062c2:	6051      	str	r1, [r2, #4]
 80062c4:	e729      	b.n	800611a <HAL_SPI_TransmitReceive+0x13a>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 80062cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 80062ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80062d0:	6822      	ldr	r2, [r4, #0]
          hspi->TxXferCount--;
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 80062d6:	3101      	adds	r1, #1
          hspi->TxXferCount--;
 80062d8:	87e3      	strh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 80062da:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 0U;
 80062dc:	2700      	movs	r7, #0
 80062de:	e6fc      	b.n	80060da <HAL_SPI_TransmitReceive+0xfa>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062e0:	f89a 3000 	ldrb.w	r3, [sl]
 80062e4:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 80062e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 80062e8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80062ea:	3b01      	subs	r3, #1
 80062ec:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80062ee:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80062f0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 80062f2:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80062f4:	e6dd      	b.n	80060b2 <HAL_SPI_TransmitReceive+0xd2>
 80062f6:	bf00      	nop

080062f8 <HAL_SPI_ErrorCallback>:
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop

080062fc <HAL_SPI_IRQHandler>:
{
 80062fc:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80062fe:	6802      	ldr	r2, [r0, #0]
 8006300:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8006302:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006304:	f013 0f40 	tst.w	r3, #64	; 0x40
{
 8006308:	b085      	sub	sp, #20
 800630a:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800630c:	f3c3 1580 	ubfx	r5, r3, #6, #1
 8006310:	d105      	bne.n	800631e <HAL_SPI_IRQHandler+0x22>
 8006312:	f013 0f01 	tst.w	r3, #1
 8006316:	d002      	beq.n	800631e <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006318:	f011 0f40 	tst.w	r1, #64	; 0x40
 800631c:	d17a      	bne.n	8006414 <HAL_SPI_IRQHandler+0x118>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800631e:	0798      	lsls	r0, r3, #30
 8006320:	d501      	bpl.n	8006326 <HAL_SPI_IRQHandler+0x2a>
 8006322:	0608      	lsls	r0, r1, #24
 8006324:	d470      	bmi.n	8006408 <HAL_SPI_IRQHandler+0x10c>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006326:	f013 0f20 	tst.w	r3, #32
 800632a:	f3c3 1040 	ubfx	r0, r3, #5, #1
 800632e:	d049      	beq.n	80063c4 <HAL_SPI_IRQHandler+0xc8>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006330:	0688      	lsls	r0, r1, #26
 8006332:	d545      	bpl.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006334:	b175      	cbz	r5, 8006354 <HAL_SPI_IRQHandler+0x58>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006336:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800633a:	2803      	cmp	r0, #3
 800633c:	d06c      	beq.n	8006418 <HAL_SPI_IRQHandler+0x11c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800633e:	6e20      	ldr	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006340:	2500      	movs	r5, #0
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006342:	f040 0004 	orr.w	r0, r0, #4
 8006346:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006348:	9500      	str	r5, [sp, #0]
 800634a:	68d0      	ldr	r0, [r2, #12]
 800634c:	9000      	str	r0, [sp, #0]
 800634e:	6890      	ldr	r0, [r2, #8]
 8006350:	9000      	str	r0, [sp, #0]
 8006352:	9800      	ldr	r0, [sp, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006354:	6e20      	ldr	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006356:	2500      	movs	r5, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006358:	f040 0001 	orr.w	r0, r0, #1
 800635c:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800635e:	9502      	str	r5, [sp, #8]
 8006360:	6890      	ldr	r0, [r2, #8]
 8006362:	9002      	str	r0, [sp, #8]
 8006364:	6810      	ldr	r0, [r2, #0]
 8006366:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800636a:	6010      	str	r0, [r2, #0]
 800636c:	9802      	ldr	r0, [sp, #8]
 800636e:	f3c3 2300 	ubfx	r3, r3, #8, #1
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006372:	2b00      	cmp	r3, #0
 8006374:	d13e      	bne.n	80063f4 <HAL_SPI_IRQHandler+0xf8>
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006376:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006378:	b313      	cbz	r3, 80063c0 <HAL_SPI_IRQHandler+0xc4>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800637a:	6853      	ldr	r3, [r2, #4]
 800637c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8006380:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8006382:	2001      	movs	r0, #1
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006384:	078b      	lsls	r3, r1, #30
      hspi->State = HAL_SPI_STATE_READY;
 8006386:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800638a:	d04d      	beq.n	8006428 <HAL_SPI_IRQHandler+0x12c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800638c:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 800638e:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006390:	f023 0303 	bic.w	r3, r3, #3
 8006394:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8006396:	b140      	cbz	r0, 80063aa <HAL_SPI_IRQHandler+0xae>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006398:	4b25      	ldr	r3, [pc, #148]	; (8006430 <HAL_SPI_IRQHandler+0x134>)
 800639a:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800639c:	f7fe fd8e 	bl	8004ebc <HAL_DMA_Abort_IT>
 80063a0:	b118      	cbz	r0, 80063aa <HAL_SPI_IRQHandler+0xae>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063a2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063a8:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80063aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063ac:	b140      	cbz	r0, 80063c0 <HAL_SPI_IRQHandler+0xc4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80063ae:	4b20      	ldr	r3, [pc, #128]	; (8006430 <HAL_SPI_IRQHandler+0x134>)
 80063b0:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80063b2:	f7fe fd83 	bl	8004ebc <HAL_DMA_Abort_IT>
 80063b6:	b118      	cbz	r0, 80063c0 <HAL_SPI_IRQHandler+0xc4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063b8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80063ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063be:	6623      	str	r3, [r4, #96]	; 0x60
}
 80063c0:	b005      	add	sp, #20
 80063c2:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80063c4:	b195      	cbz	r5, 80063ec <HAL_SPI_IRQHandler+0xf0>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80063c6:	068d      	lsls	r5, r1, #26
 80063c8:	d5fa      	bpl.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80063ca:	f894 505d 	ldrb.w	r5, [r4, #93]	; 0x5d
 80063ce:	2d03      	cmp	r5, #3
 80063d0:	d022      	beq.n	8006418 <HAL_SPI_IRQHandler+0x11c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80063d2:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80063d4:	f045 0504 	orr.w	r5, r5, #4
 80063d8:	6625      	str	r5, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063da:	9000      	str	r0, [sp, #0]
 80063dc:	68d0      	ldr	r0, [r2, #12]
 80063de:	9000      	str	r0, [sp, #0]
 80063e0:	6890      	ldr	r0, [r2, #8]
 80063e2:	9000      	str	r0, [sp, #0]
 80063e4:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80063e6:	f3c3 2300 	ubfx	r3, r3, #8, #1
 80063ea:	e7c2      	b.n	8006372 <HAL_SPI_IRQHandler+0x76>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80063ec:	05dd      	lsls	r5, r3, #23
 80063ee:	d5e7      	bpl.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
 80063f0:	068b      	lsls	r3, r1, #26
 80063f2:	d5e5      	bpl.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80063f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80063f6:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80063f8:	f043 0308 	orr.w	r3, r3, #8
 80063fc:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80063fe:	9003      	str	r0, [sp, #12]
 8006400:	6893      	ldr	r3, [r2, #8]
 8006402:	9303      	str	r3, [sp, #12]
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	e7b6      	b.n	8006376 <HAL_SPI_IRQHandler+0x7a>
    hspi->TxISR(hspi);
 8006408:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800640a:	4620      	mov	r0, r4
}
 800640c:	b005      	add	sp, #20
 800640e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 8006412:	4718      	bx	r3
    hspi->RxISR(hspi);
 8006414:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006416:	e7f9      	b.n	800640c <HAL_SPI_IRQHandler+0x110>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006418:	2300      	movs	r3, #0
 800641a:	9301      	str	r3, [sp, #4]
 800641c:	68d3      	ldr	r3, [r2, #12]
 800641e:	9301      	str	r3, [sp, #4]
 8006420:	6893      	ldr	r3, [r2, #8]
 8006422:	9301      	str	r3, [sp, #4]
 8006424:	9b01      	ldr	r3, [sp, #4]
        return;
 8006426:	e7cb      	b.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
        HAL_SPI_ErrorCallback(hspi);
 8006428:	4620      	mov	r0, r4
 800642a:	f7ff ff65 	bl	80062f8 <HAL_SPI_ErrorCallback>
 800642e:	e7c7      	b.n	80063c0 <HAL_SPI_IRQHandler+0xc4>
 8006430:	08006435 	.word	0x08006435

08006434 <SPI_DMAAbortOnError>:
{
 8006434:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006436:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800643e:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8006440:	f7ff ff5a 	bl	80062f8 <HAL_SPI_ErrorCallback>
}
 8006444:	bd08      	pop	{r3, pc}
 8006446:	bf00      	nop

08006448 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006448:	6a03      	ldr	r3, [r0, #32]
 800644a:	f023 0301 	bic.w	r3, r3, #1
 800644e:	6203      	str	r3, [r0, #32]
{
 8006450:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006452:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006456:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006458:	4f18      	ldr	r7, [pc, #96]	; (80064bc <TIM_OC1_SetConfig+0x74>)
  tmpccer |= OC_Config->OCPolarity;
 800645a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800645c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800645e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8006462:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006466:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800646a:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 800646c:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8006470:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006474:	d00e      	beq.n	8006494 <TIM_OC1_SetConfig+0x4c>
 8006476:	4c12      	ldr	r4, [pc, #72]	; (80064c0 <TIM_OC1_SetConfig+0x78>)
 8006478:	42a0      	cmp	r0, r4
 800647a:	d00b      	beq.n	8006494 <TIM_OC1_SetConfig+0x4c>
 800647c:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006480:	42a0      	cmp	r0, r4
 8006482:	d007      	beq.n	8006494 <TIM_OC1_SetConfig+0x4c>
 8006484:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006488:	42a0      	cmp	r0, r4
 800648a:	d003      	beq.n	8006494 <TIM_OC1_SetConfig+0x4c>
 800648c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006490:	42a0      	cmp	r0, r4
 8006492:	d10b      	bne.n	80064ac <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006494:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006496:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800649a:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800649c:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064a0:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80064a4:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80064a6:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80064aa:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064ac:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80064ae:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80064b0:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80064b2:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 80064b4:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80064b6:	6203      	str	r3, [r0, #32]
}
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	40012c00 	.word	0x40012c00
 80064c0:	40013400 	.word	0x40013400

080064c4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064c4:	6a03      	ldr	r3, [r0, #32]
 80064c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064ca:	6203      	str	r3, [r0, #32]
{
 80064cc:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ce:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d0:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064d2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064d4:	4f19      	ldr	r7, [pc, #100]	; (800653c <TIM_OC3_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064d6:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80064d8:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 80064de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064e2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064e6:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064e8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80064ec:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064f0:	d00f      	beq.n	8006512 <TIM_OC3_SetConfig+0x4e>
 80064f2:	4c13      	ldr	r4, [pc, #76]	; (8006540 <TIM_OC3_SetConfig+0x7c>)
 80064f4:	42a0      	cmp	r0, r4
 80064f6:	d00c      	beq.n	8006512 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80064fc:	42a0      	cmp	r0, r4
 80064fe:	d00f      	beq.n	8006520 <TIM_OC3_SetConfig+0x5c>
 8006500:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006504:	42a0      	cmp	r0, r4
 8006506:	d00b      	beq.n	8006520 <TIM_OC3_SetConfig+0x5c>
 8006508:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800650c:	42a0      	cmp	r0, r4
 800650e:	d10e      	bne.n	800652e <TIM_OC3_SetConfig+0x6a>
 8006510:	e006      	b.n	8006520 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006512:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006514:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006518:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800651c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006520:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006524:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006528:	432c      	orrs	r4, r5
 800652a:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800652e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006530:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006532:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006534:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8006536:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006538:	6203      	str	r3, [r0, #32]
}
 800653a:	4770      	bx	lr
 800653c:	40012c00 	.word	0x40012c00
 8006540:	40013400 	.word	0x40013400

08006544 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006544:	6a03      	ldr	r3, [r0, #32]
 8006546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800654a:	6203      	str	r3, [r0, #32]
{
 800654c:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800654e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006552:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006554:	4f19      	ldr	r7, [pc, #100]	; (80065bc <TIM_OC4_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006556:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006558:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800655a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800655e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006562:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006566:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006568:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800656c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006570:	d00f      	beq.n	8006592 <TIM_OC4_SetConfig+0x4e>
 8006572:	4c13      	ldr	r4, [pc, #76]	; (80065c0 <TIM_OC4_SetConfig+0x7c>)
 8006574:	42a0      	cmp	r0, r4
 8006576:	d00c      	beq.n	8006592 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006578:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800657c:	42a0      	cmp	r0, r4
 800657e:	d00f      	beq.n	80065a0 <TIM_OC4_SetConfig+0x5c>
 8006580:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006584:	42a0      	cmp	r0, r4
 8006586:	d00b      	beq.n	80065a0 <TIM_OC4_SetConfig+0x5c>
 8006588:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800658c:	42a0      	cmp	r0, r4
 800658e:	d10e      	bne.n	80065ae <TIM_OC4_SetConfig+0x6a>
 8006590:	e006      	b.n	80065a0 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006592:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006594:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006598:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 800659c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80065a0:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80065a4:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80065a8:	432c      	orrs	r4, r5
 80065aa:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80065b0:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80065b2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80065b4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 80065b6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80065b8:	6203      	str	r3, [r0, #32]
}
 80065ba:	4770      	bx	lr
 80065bc:	40012c00 	.word	0x40012c00
 80065c0:	40013400 	.word	0x40013400

080065c4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80065c4:	2800      	cmp	r0, #0
 80065c6:	d07d      	beq.n	80066c4 <HAL_TIM_Base_Init+0x100>
{
 80065c8:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80065ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80065ce:	4604      	mov	r4, r0
 80065d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d06d      	beq.n	80066b4 <HAL_TIM_Base_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065d8:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065da:	4a3b      	ldr	r2, [pc, #236]	; (80066c8 <HAL_TIM_Base_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 80065dc:	2302      	movs	r3, #2
 80065de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065e2:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 80065e4:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065e6:	d051      	beq.n	800668c <HAL_TIM_Base_Init+0xc8>
 80065e8:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80065ec:	d021      	beq.n	8006632 <HAL_TIM_Base_Init+0x6e>
 80065ee:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80065f2:	4291      	cmp	r1, r2
 80065f4:	d01d      	beq.n	8006632 <HAL_TIM_Base_Init+0x6e>
 80065f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065fa:	4291      	cmp	r1, r2
 80065fc:	d019      	beq.n	8006632 <HAL_TIM_Base_Init+0x6e>
 80065fe:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006602:	4291      	cmp	r1, r2
 8006604:	d042      	beq.n	800668c <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006606:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800660a:	4291      	cmp	r1, r2
 800660c:	d057      	beq.n	80066be <HAL_TIM_Base_Init+0xfa>
 800660e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006612:	4291      	cmp	r1, r2
 8006614:	d053      	beq.n	80066be <HAL_TIM_Base_Init+0xfa>
 8006616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800661a:	4291      	cmp	r1, r2
 800661c:	d04f      	beq.n	80066be <HAL_TIM_Base_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800661e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006620:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006622:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006624:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006628:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800662a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800662c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800662e:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006630:	e010      	b.n	8006654 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8006632:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006634:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006636:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800663c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800663e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006642:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006644:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006646:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800664a:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800664c:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800664e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006650:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006652:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006654:	2301      	movs	r3, #1
 8006656:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006658:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800665c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006660:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006664:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006668:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800666c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006674:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006678:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800667c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006680:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006684:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006688:	2000      	movs	r0, #0
}
 800668a:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 800668c:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800668e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006690:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006696:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800669c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800669e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066a2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80066a4:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066a6:	68e3      	ldr	r3, [r4, #12]
 80066a8:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80066aa:	6863      	ldr	r3, [r4, #4]
 80066ac:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80066ae:	6963      	ldr	r3, [r4, #20]
 80066b0:	630b      	str	r3, [r1, #48]	; 0x30
 80066b2:	e7cf      	b.n	8006654 <HAL_TIM_Base_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80066b4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80066b8:	f7fc fe26 	bl	8003308 <HAL_TIM_Base_MspInit>
 80066bc:	e78c      	b.n	80065d8 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066be:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066c0:	69a2      	ldr	r2, [r4, #24]
 80066c2:	e7e9      	b.n	8006698 <HAL_TIM_Base_Init+0xd4>
    return HAL_ERROR;
 80066c4:	2001      	movs	r0, #1
}
 80066c6:	4770      	bx	lr
 80066c8:	40012c00 	.word	0x40012c00

080066cc <HAL_TIM_PWM_MspInit>:
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop

080066d0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80066d0:	2800      	cmp	r0, #0
 80066d2:	d07d      	beq.n	80067d0 <HAL_TIM_PWM_Init+0x100>
{
 80066d4:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80066d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80066da:	4604      	mov	r4, r0
 80066dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d06d      	beq.n	80067c0 <HAL_TIM_PWM_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066e4:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066e6:	4a3b      	ldr	r2, [pc, #236]	; (80067d4 <HAL_TIM_PWM_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 80066e8:	2302      	movs	r3, #2
 80066ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066ee:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 80066f0:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066f2:	d051      	beq.n	8006798 <HAL_TIM_PWM_Init+0xc8>
 80066f4:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80066f8:	d021      	beq.n	800673e <HAL_TIM_PWM_Init+0x6e>
 80066fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80066fe:	4291      	cmp	r1, r2
 8006700:	d01d      	beq.n	800673e <HAL_TIM_PWM_Init+0x6e>
 8006702:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006706:	4291      	cmp	r1, r2
 8006708:	d019      	beq.n	800673e <HAL_TIM_PWM_Init+0x6e>
 800670a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800670e:	4291      	cmp	r1, r2
 8006710:	d042      	beq.n	8006798 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006712:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006716:	4291      	cmp	r1, r2
 8006718:	d057      	beq.n	80067ca <HAL_TIM_PWM_Init+0xfa>
 800671a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800671e:	4291      	cmp	r1, r2
 8006720:	d053      	beq.n	80067ca <HAL_TIM_PWM_Init+0xfa>
 8006722:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006726:	4291      	cmp	r1, r2
 8006728:	d04f      	beq.n	80067ca <HAL_TIM_PWM_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800672a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800672c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800672e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006730:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006734:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006736:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006738:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800673a:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800673c:	e010      	b.n	8006760 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800673e:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006740:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006742:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006748:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800674a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800674e:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006750:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006756:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006758:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800675a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800675c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800675e:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006760:	2301      	movs	r3, #1
 8006762:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006764:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006768:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800676c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006770:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006774:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006778:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800677c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006780:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006784:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006788:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800678c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006790:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006794:	2000      	movs	r0, #0
}
 8006796:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006798:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800679a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800679c:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800679e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80067a2:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80067a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067a8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067ae:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80067b0:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067b2:	68e3      	ldr	r3, [r4, #12]
 80067b4:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80067b6:	6863      	ldr	r3, [r4, #4]
 80067b8:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80067ba:	6963      	ldr	r3, [r4, #20]
 80067bc:	630b      	str	r3, [r1, #48]	; 0x30
 80067be:	e7cf      	b.n	8006760 <HAL_TIM_PWM_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80067c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80067c4:	f7ff ff82 	bl	80066cc <HAL_TIM_PWM_MspInit>
 80067c8:	e78c      	b.n	80066e4 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ca:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067cc:	69a2      	ldr	r2, [r4, #24]
 80067ce:	e7e9      	b.n	80067a4 <HAL_TIM_PWM_Init+0xd4>
    return HAL_ERROR;
 80067d0:	2001      	movs	r0, #1
}
 80067d2:	4770      	bx	lr
 80067d4:	40012c00 	.word	0x40012c00

080067d8 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80067d8:	2800      	cmp	r0, #0
 80067da:	f000 80ab 	beq.w	8006934 <HAL_TIM_Encoder_Init+0x15c>
{
 80067de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80067e2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80067e6:	460d      	mov	r5, r1
 80067e8:	4604      	mov	r4, r0
 80067ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 8095 	beq.w	800691e <HAL_TIM_Encoder_Init+0x146>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067f4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067f6:	4950      	ldr	r1, [pc, #320]	; (8006938 <HAL_TIM_Encoder_Init+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 80067f8:	2202      	movs	r2, #2
 80067fa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	f422 32a0 	bic.w	r2, r2, #81920	; 0x14000
 8006804:	f022 0207 	bic.w	r2, r2, #7
 8006808:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800680a:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800680c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800680e:	d072      	beq.n	80068f6 <HAL_TIM_Encoder_Init+0x11e>
 8006810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006814:	d021      	beq.n	800685a <HAL_TIM_Encoder_Init+0x82>
 8006816:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800681a:	428b      	cmp	r3, r1
 800681c:	d01d      	beq.n	800685a <HAL_TIM_Encoder_Init+0x82>
 800681e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006822:	428b      	cmp	r3, r1
 8006824:	d019      	beq.n	800685a <HAL_TIM_Encoder_Init+0x82>
 8006826:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 800682a:	428b      	cmp	r3, r1
 800682c:	d063      	beq.n	80068f6 <HAL_TIM_Encoder_Init+0x11e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800682e:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006832:	428b      	cmp	r3, r1
 8006834:	d078      	beq.n	8006928 <HAL_TIM_Encoder_Init+0x150>
 8006836:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800683a:	428b      	cmp	r3, r1
 800683c:	d074      	beq.n	8006928 <HAL_TIM_Encoder_Init+0x150>
 800683e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006842:	428b      	cmp	r3, r1
 8006844:	d070      	beq.n	8006928 <HAL_TIM_Encoder_Init+0x150>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006846:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006848:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800684a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800684e:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006850:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006852:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006854:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006856:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006858:	e010      	b.n	800687c <HAL_TIM_Encoder_Init+0xa4>
    tmpcr1 |= Structure->CounterMode;
 800685a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800685c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800685e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006862:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006864:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006868:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800686a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800686c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006870:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006872:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006874:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006876:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006878:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800687a:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800687c:	2601      	movs	r6, #1
 800687e:	615e      	str	r6, [r3, #20]
  tmpsmcr = htim->Instance->SMCR;
 8006880:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8006884:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006886:	692a      	ldr	r2, [r5, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006888:	69af      	ldr	r7, [r5, #24]
 800688a:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr |= sConfig->EncoderMode;
 800688c:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006890:	f420 7840 	bic.w	r8, r0, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006894:	69e8      	ldr	r0, [r5, #28]
 8006896:	0112      	lsls	r2, r2, #4
 8006898:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800689c:	68e8      	ldr	r0, [r5, #12]
 800689e:	4302      	orrs	r2, r0
 80068a0:	6a28      	ldr	r0, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80068a2:	f028 0803 	bic.w	r8, r8, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80068a6:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80068aa:	ea41 0108 	orr.w	r1, r1, r8
  tmpccer = htim->Instance->CCER;
 80068ae:	6a1f      	ldr	r7, [r3, #32]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068b0:	f8d5 8014 	ldr.w	r8, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80068b4:	ea42 3200 	orr.w	r2, r2, r0, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068b8:	6868      	ldr	r0, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80068ba:	f421 417c 	bic.w	r1, r1, #64512	; 0xfc00
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068be:	ea40 1008 	orr.w	r0, r0, r8, lsl #4
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80068c2:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80068c6:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068ca:	4307      	orrs	r7, r0
  tmpsmcr |= sConfig->EncoderMode;
 80068cc:	ea4c 050e 	orr.w	r5, ip, lr
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80068d0:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 80068d2:	609d      	str	r5, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80068d4:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 80068d6:	621f      	str	r7, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068d8:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068dc:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068e0:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068e4:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068e8:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80068ec:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  return HAL_OK;
 80068f0:	2000      	movs	r0, #0
}
 80068f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpcr1 |= Structure->CounterMode;
 80068f6:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068f8:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80068fe:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006900:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006904:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006906:	69a1      	ldr	r1, [r4, #24]
 8006908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800690c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800690e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006910:	68e2      	ldr	r2, [r4, #12]
 8006912:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006914:	6862      	ldr	r2, [r4, #4]
 8006916:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006918:	6962      	ldr	r2, [r4, #20]
 800691a:	631a      	str	r2, [r3, #48]	; 0x30
 800691c:	e7ae      	b.n	800687c <HAL_TIM_Encoder_Init+0xa4>
    htim->Lock = HAL_UNLOCKED;
 800691e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8006922:	f7fc fd07 	bl	8003334 <HAL_TIM_Encoder_MspInit>
 8006926:	e765      	b.n	80067f4 <HAL_TIM_Encoder_Init+0x1c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006928:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800692a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800692c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006930:	4302      	orrs	r2, r0
 8006932:	e7e9      	b.n	8006908 <HAL_TIM_Encoder_Init+0x130>
    return HAL_ERROR;
 8006934:	2001      	movs	r0, #1
}
 8006936:	4770      	bx	lr
 8006938:	40012c00 	.word	0x40012c00

0800693c <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800693c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006940:	2b01      	cmp	r3, #1
 8006942:	d04d      	beq.n	80069e0 <HAL_TIM_SlaveConfigSynchro+0xa4>
 8006944:	4602      	mov	r2, r0
{
 8006946:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006948:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(htim);
 800694a:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800694c:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800694e:	f882 403c 	strb.w	r4, [r2, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006952:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006956:	6883      	ldr	r3, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006958:	e9d1 5400 	ldrd	r5, r4, [r1]
  tmpsmcr &= ~TIM_SMCR_TS;
 800695c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006964:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800696a:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800696e:	432b      	orrs	r3, r5

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006970:	2c60      	cmp	r4, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006972:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8006974:	d051      	beq.n	8006a1a <HAL_TIM_SlaveConfigSynchro+0xde>
 8006976:	d825      	bhi.n	80069c4 <HAL_TIM_SlaveConfigSynchro+0x88>
 8006978:	2c40      	cmp	r4, #64	; 0x40
 800697a:	d033      	beq.n	80069e4 <HAL_TIM_SlaveConfigSynchro+0xa8>
 800697c:	2c50      	cmp	r4, #80	; 0x50
 800697e:	d110      	bne.n	80069a2 <HAL_TIM_SlaveConfigSynchro+0x66>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006980:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006982:	6a06      	ldr	r6, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006984:	688c      	ldr	r4, [r1, #8]
 8006986:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006988:	f026 0601 	bic.w	r6, r6, #1
 800698c:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800698e:	6983      	ldr	r3, [r0, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006990:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006994:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006998:	4321      	orrs	r1, r4
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800699a:	ea43 1307 	orr.w	r3, r3, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800699e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80069a0:	6201      	str	r1, [r0, #32]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80069a2:	68c3      	ldr	r3, [r0, #12]
 80069a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069a8:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80069aa:	68c3      	ldr	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 80069ac:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);
 80069ae:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80069b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069b4:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 80069b6:	f882 403d 	strb.w	r4, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80069ba:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
  return HAL_OK;
 80069be:	4608      	mov	r0, r1
}
 80069c0:	bcf0      	pop	{r4, r5, r6, r7}
 80069c2:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 80069c4:	2c70      	cmp	r4, #112	; 0x70
 80069c6:	d1ec      	bne.n	80069a2 <HAL_TIM_SlaveConfigSynchro+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c8:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 80069cc:	690c      	ldr	r4, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 80069ce:	6881      	ldr	r1, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069d0:	432b      	orrs	r3, r5
 80069d2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069d6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069da:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069dc:	6083      	str	r3, [r0, #8]
 80069de:	e7e0      	b.n	80069a2 <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 80069e0:	2002      	movs	r0, #2
}
 80069e2:	4770      	bx	lr
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80069e4:	2d05      	cmp	r5, #5
 80069e6:	d010      	beq.n	8006a0a <HAL_TIM_SlaveConfigSynchro+0xce>
 80069e8:	f1b5 1f01 	cmp.w	r5, #65537	; 0x10001
 80069ec:	d00d      	beq.n	8006a0a <HAL_TIM_SlaveConfigSynchro+0xce>
      tmpccer = htim->Instance->CCER;
 80069ee:	6a05      	ldr	r5, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80069f0:	6a04      	ldr	r4, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80069f2:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80069f4:	f024 0401 	bic.w	r4, r4, #1
 80069f8:	6204      	str	r4, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80069fa:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006a00:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8006a04:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8006a06:	6205      	str	r5, [r0, #32]
      break;
 8006a08:	e7cb      	b.n	80069a2 <HAL_TIM_SlaveConfigSynchro+0x66>
    htim->State = HAL_TIM_STATE_READY;
 8006a0a:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006a0c:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006a0e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006a12:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8006a16:	bcf0      	pop	{r4, r5, r6, r7}
 8006a18:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a1a:	6a04      	ldr	r4, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a1c:	688d      	ldr	r5, [r1, #8]
 8006a1e:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a20:	f024 0410 	bic.w	r4, r4, #16
 8006a24:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a26:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8006a28:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a2a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a32:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a36:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8006a3a:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8006a3c:	6203      	str	r3, [r0, #32]
 8006a3e:	e7b0      	b.n	80069a2 <HAL_TIM_SlaveConfigSynchro+0x66>

08006a40 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a40:	6a03      	ldr	r3, [r0, #32]
 8006a42:	f023 0310 	bic.w	r3, r3, #16
 8006a46:	6203      	str	r3, [r0, #32]
{
 8006a48:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 8006a4a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006a4c:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006a4e:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a50:	4f19      	ldr	r7, [pc, #100]	; (8006ab8 <TIM_OC2_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a52:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a54:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a56:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 8006a5a:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a5e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a62:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a64:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a68:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a6c:	d00f      	beq.n	8006a8e <TIM_OC2_SetConfig+0x4e>
 8006a6e:	4c13      	ldr	r4, [pc, #76]	; (8006abc <TIM_OC2_SetConfig+0x7c>)
 8006a70:	42a0      	cmp	r0, r4
 8006a72:	d00c      	beq.n	8006a8e <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a74:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006a78:	42a0      	cmp	r0, r4
 8006a7a:	d00f      	beq.n	8006a9c <TIM_OC2_SetConfig+0x5c>
 8006a7c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006a80:	42a0      	cmp	r0, r4
 8006a82:	d00b      	beq.n	8006a9c <TIM_OC2_SetConfig+0x5c>
 8006a84:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006a88:	42a0      	cmp	r0, r4
 8006a8a:	d10e      	bne.n	8006aaa <TIM_OC2_SetConfig+0x6a>
 8006a8c:	e006      	b.n	8006a9c <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a8e:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a94:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a9c:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006aa0:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006aa4:	432c      	orrs	r4, r5
 8006aa6:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006aaa:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006aac:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006aae:	6182      	str	r2, [r0, #24]
}
 8006ab0:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8006ab2:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006ab4:	6203      	str	r3, [r0, #32]
}
 8006ab6:	4770      	bx	lr
 8006ab8:	40012c00 	.word	0x40012c00
 8006abc:	40013400 	.word	0x40013400

08006ac0 <HAL_TIM_PWM_ConfigChannel>:
{
 8006ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006ac2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	f000 80e4 	beq.w	8006c94 <HAL_TIM_PWM_ConfigChannel+0x1d4>
 8006acc:	2301      	movs	r3, #1
 8006ace:	4604      	mov	r4, r0
 8006ad0:	460d      	mov	r5, r1
 8006ad2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006ad6:	2a14      	cmp	r2, #20
 8006ad8:	d844      	bhi.n	8006b64 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8006ada:	e8df f002 	tbb	[pc, r2]
 8006ade:	4347      	.short	0x4347
 8006ae0:	435b4343 	.word	0x435b4343
 8006ae4:	43704343 	.word	0x43704343
 8006ae8:	43844343 	.word	0x43844343
 8006aec:	43994343 	.word	0x43994343
 8006af0:	4343      	.short	0x4343
 8006af2:	0b          	.byte	0x0b
 8006af3:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006af4:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006af6:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006afa:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006afc:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006afe:	4e6c      	ldr	r6, [pc, #432]	; (8006cb0 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b00:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8006b04:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8006b06:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006b08:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006b0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b0c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b10:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b14:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b18:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b1a:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b1e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b22:	d008      	beq.n	8006b36 <HAL_TIM_PWM_ConfigChannel+0x76>
 8006b24:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006b28:	42b3      	cmp	r3, r6
 8006b2a:	d004      	beq.n	8006b36 <HAL_TIM_PWM_ConfigChannel+0x76>
 8006b2c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006b30:	42b3      	cmp	r3, r6
 8006b32:	f040 80b1 	bne.w	8006c98 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b36:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b38:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b3c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 8006b40:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006b42:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006b44:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8006b46:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 8006b48:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b4a:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b4c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b4e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006b52:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b54:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006b56:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006b5a:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b5e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006b62:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006b64:	2000      	movs	r0, #0
 8006b66:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b6c:	6800      	ldr	r0, [r0, #0]
 8006b6e:	f7ff fc6b 	bl	8006448 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b72:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b74:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b76:	6999      	ldr	r1, [r3, #24]
 8006b78:	f041 0108 	orr.w	r1, r1, #8
 8006b7c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b7e:	6999      	ldr	r1, [r3, #24]
 8006b80:	f021 0104 	bic.w	r1, r1, #4
 8006b84:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b86:	699a      	ldr	r2, [r3, #24]
 8006b88:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8006b8a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b8c:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006b8e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006b92:	e7ea      	b.n	8006b6a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b94:	6800      	ldr	r0, [r0, #0]
 8006b96:	f7ff ff53 	bl	8006a40 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b9a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b9c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b9e:	6999      	ldr	r1, [r3, #24]
 8006ba0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006ba4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ba6:	6999      	ldr	r1, [r3, #24]
 8006ba8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006bac:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006bae:	699a      	ldr	r2, [r3, #24]
 8006bb0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8006bb4:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006bb6:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006bb8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006bbc:	e7d5      	b.n	8006b6a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bbe:	6800      	ldr	r0, [r0, #0]
 8006bc0:	f7ff fc80 	bl	80064c4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bc4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bc6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bc8:	69d9      	ldr	r1, [r3, #28]
 8006bca:	f041 0108 	orr.w	r1, r1, #8
 8006bce:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bd0:	69d9      	ldr	r1, [r3, #28]
 8006bd2:	f021 0104 	bic.w	r1, r1, #4
 8006bd6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bd8:	69da      	ldr	r2, [r3, #28]
 8006bda:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8006bdc:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bde:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006be0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006be4:	e7c1      	b.n	8006b6a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006be6:	6800      	ldr	r0, [r0, #0]
 8006be8:	f7ff fcac 	bl	8006544 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bec:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bee:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bf0:	69d9      	ldr	r1, [r3, #28]
 8006bf2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006bf6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bf8:	69d9      	ldr	r1, [r3, #28]
 8006bfa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006bfe:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c00:	69da      	ldr	r2, [r3, #28]
 8006c02:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 8006c06:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c08:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006c0a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006c0e:	e7ac      	b.n	8006b6a <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006c10:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c12:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c16:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8006c18:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1a:	4e25      	ldr	r6, [pc, #148]	; (8006cb0 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c1c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8006c20:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8006c22:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006c24:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006c26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8006c2c:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c34:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8006c3a:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c3e:	d00f      	beq.n	8006c60 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006c40:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006c44:	42b3      	cmp	r3, r6
 8006c46:	d00b      	beq.n	8006c60 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006c48:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006c4c:	42b3      	cmp	r3, r6
 8006c4e:	d007      	beq.n	8006c60 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006c50:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c54:	42b3      	cmp	r3, r6
 8006c56:	d003      	beq.n	8006c60 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006c58:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c5c:	42b3      	cmp	r3, r6
 8006c5e:	d104      	bne.n	8006c6a <HAL_TIM_PWM_ConfigChannel+0x1aa>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c60:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c62:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c66:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8006c6a:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006c6c:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006c6e:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006c70:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8006c72:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c74:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c76:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c78:	f041 0108 	orr.w	r1, r1, #8
 8006c7c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006c7e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006c80:	f021 0104 	bic.w	r1, r1, #4
 8006c84:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006c88:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 8006c8a:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c8c:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006c8e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006c92:	e76a      	b.n	8006b6a <HAL_TIM_PWM_ConfigChannel+0xaa>
  __HAL_LOCK(htim);
 8006c94:	2002      	movs	r0, #2
}
 8006c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c98:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c9c:	42b3      	cmp	r3, r6
 8006c9e:	f43f af4a 	beq.w	8006b36 <HAL_TIM_PWM_ConfigChannel+0x76>
 8006ca2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006ca6:	42b3      	cmp	r3, r6
 8006ca8:	f47f af4a 	bne.w	8006b40 <HAL_TIM_PWM_ConfigChannel+0x80>
 8006cac:	e743      	b.n	8006b36 <HAL_TIM_PWM_ConfigChannel+0x76>
 8006cae:	bf00      	nop
 8006cb0:	40012c00 	.word	0x40012c00

08006cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cb4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d03c      	beq.n	8006d36 <HAL_TIMEx_MasterConfigSynchronization+0x82>
{
 8006cbc:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cbe:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cc0:	4c1e      	ldr	r4, [pc, #120]	; (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006cc2:	2302      	movs	r3, #2
 8006cc4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cc8:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 8006cca:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006ccc:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cce:	d026      	beq.n	8006d1e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006cd0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006cd4:	42a2      	cmp	r2, r4
 8006cd6:	d022      	beq.n	8006d1e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cd8:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cda:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ce2:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ce4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006ce8:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cea:	d00a      	beq.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006cec:	4b14      	ldr	r3, [pc, #80]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d007      	beq.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d003      	beq.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006cfa:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d104      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d02:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d04:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d08:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d0a:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006d0c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006d14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8006d18:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8006d1a:	4618      	mov	r0, r3
}
 8006d1c:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d1e:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d26:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d28:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d30:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8006d32:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d34:	e7e5      	b.n	8006d02 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 8006d36:	2002      	movs	r0, #2
}
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	40000400 	.word	0x40000400

08006d44 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d44:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d044      	beq.n	8006dd6 <HAL_TIMEx_ConfigBreakDeadTime+0x92>
{
 8006d4c:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d4e:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006d52:	4602      	mov	r2, r0
 8006d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d58:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d5c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d62:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d68:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d6c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d72:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d78:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d7a:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d7c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d82:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006d84:	4c15      	ldr	r4, [pc, #84]	; (8006ddc <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8006d86:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d88:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006d8c:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d8e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006d92:	d00a      	beq.n	8006daa <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8006d94:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006d98:	42a0      	cmp	r0, r4
 8006d9a:	d006      	beq.n	8006daa <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006d9c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006d9e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8006da0:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8006da4:	4608      	mov	r0, r1
}
 8006da6:	bc30      	pop	{r4, r5}
 8006da8:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006daa:	69cd      	ldr	r5, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006dac:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006dae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006db2:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006db4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006db8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dbc:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006dc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dc4:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dc6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006dca:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dcc:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006dce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006dd2:	430b      	orrs	r3, r1
 8006dd4:	e7e2      	b.n	8006d9c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006dd6:	2002      	movs	r0, #2
}
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	40012c00 	.word	0x40012c00

08006de0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006de0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006de2:	07da      	lsls	r2, r3, #31
{
 8006de4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006de6:	d506      	bpl.n	8006df6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006de8:	6801      	ldr	r1, [r0, #0]
 8006dea:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006dec:	684a      	ldr	r2, [r1, #4]
 8006dee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006df2:	4322      	orrs	r2, r4
 8006df4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006df6:	079c      	lsls	r4, r3, #30
 8006df8:	d506      	bpl.n	8006e08 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dfa:	6801      	ldr	r1, [r0, #0]
 8006dfc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006dfe:	684a      	ldr	r2, [r1, #4]
 8006e00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006e04:	4322      	orrs	r2, r4
 8006e06:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e08:	0759      	lsls	r1, r3, #29
 8006e0a:	d506      	bpl.n	8006e1a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e0c:	6801      	ldr	r1, [r0, #0]
 8006e0e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006e10:	684a      	ldr	r2, [r1, #4]
 8006e12:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e16:	4322      	orrs	r2, r4
 8006e18:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e1a:	071a      	lsls	r2, r3, #28
 8006e1c:	d506      	bpl.n	8006e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e1e:	6801      	ldr	r1, [r0, #0]
 8006e20:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8006e22:	684a      	ldr	r2, [r1, #4]
 8006e24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e28:	4322      	orrs	r2, r4
 8006e2a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e2c:	06dc      	lsls	r4, r3, #27
 8006e2e:	d506      	bpl.n	8006e3e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e30:	6801      	ldr	r1, [r0, #0]
 8006e32:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8006e34:	688a      	ldr	r2, [r1, #8]
 8006e36:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e3a:	4322      	orrs	r2, r4
 8006e3c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e3e:	0699      	lsls	r1, r3, #26
 8006e40:	d506      	bpl.n	8006e50 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e42:	6801      	ldr	r1, [r0, #0]
 8006e44:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006e46:	688a      	ldr	r2, [r1, #8]
 8006e48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e4c:	4322      	orrs	r2, r4
 8006e4e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e50:	065a      	lsls	r2, r3, #25
 8006e52:	d509      	bpl.n	8006e68 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e54:	6801      	ldr	r1, [r0, #0]
 8006e56:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006e58:	684a      	ldr	r2, [r1, #4]
 8006e5a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006e5e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e60:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e64:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e66:	d00b      	beq.n	8006e80 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e68:	061b      	lsls	r3, r3, #24
 8006e6a:	d506      	bpl.n	8006e7a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e6c:	6802      	ldr	r2, [r0, #0]
 8006e6e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006e70:	6853      	ldr	r3, [r2, #4]
 8006e72:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006e76:	430b      	orrs	r3, r1
 8006e78:	6053      	str	r3, [r2, #4]
  }
}
 8006e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e7e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e80:	684a      	ldr	r2, [r1, #4]
 8006e82:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006e84:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8006e88:	4322      	orrs	r2, r4
 8006e8a:	604a      	str	r2, [r1, #4]
 8006e8c:	e7ec      	b.n	8006e68 <UART_AdvFeatureConfig+0x88>
 8006e8e:	bf00      	nop

08006e90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e90:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e92:	2300      	movs	r3, #0
{
 8006e94:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e96:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e9a:	f7fd f803 	bl	8003ea4 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e9e:	6823      	ldr	r3, [r4, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8006ea4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ea6:	d40d      	bmi.n	8006ec4 <UART_CheckIdleState+0x34>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	0752      	lsls	r2, r2, #29
 8006eac:	d431      	bmi.n	8006f12 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eae:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006eb0:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);
 8006eb2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8006eb6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84

  return HAL_OK;
 8006eba:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006ebc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec0:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8006ec2:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ec4:	69da      	ldr	r2, [r3, #28]
 8006ec6:	0292      	lsls	r2, r2, #10
 8006ec8:	d4ee      	bmi.n	8006ea8 <UART_CheckIdleState+0x18>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eca:	f7fc ffeb 	bl	8003ea4 <HAL_GetTick>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006ece:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ed0:	1b40      	subs	r0, r0, r5
 8006ed2:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006ed6:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ed8:	d22c      	bcs.n	8006f34 <UART_CheckIdleState+0xa4>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006eda:	0750      	lsls	r0, r2, #29
 8006edc:	d5f2      	bpl.n	8006ec4 <UART_CheckIdleState+0x34>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ede:	69da      	ldr	r2, [r3, #28]
 8006ee0:	0511      	lsls	r1, r2, #20
 8006ee2:	d5ef      	bpl.n	8006ec4 <UART_CheckIdleState+0x34>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ee4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ee8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006ef0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef2:	6899      	ldr	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ef4:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef6:	f021 0101 	bic.w	r1, r1, #1
 8006efa:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8006efc:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 8006efe:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 8006f02:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8006f06:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 8006f08:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f0c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 8006f10:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f12:	69db      	ldr	r3, [r3, #28]
 8006f14:	0258      	lsls	r0, r3, #9
 8006f16:	d4ca      	bmi.n	8006eae <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f18:	f7fc ffc4 	bl	8003ea4 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006f1c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f1e:	1b40      	subs	r0, r0, r5
 8006f20:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006f24:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f26:	d205      	bcs.n	8006f34 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f28:	0751      	lsls	r1, r2, #29
 8006f2a:	d5f2      	bpl.n	8006f12 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f2c:	69da      	ldr	r2, [r3, #28]
 8006f2e:	0512      	lsls	r2, r2, #20
 8006f30:	d5ef      	bpl.n	8006f12 <UART_CheckIdleState+0x82>
 8006f32:	e7d7      	b.n	8006ee4 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006f34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f38:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f3a:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8006f3c:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f3e:	f022 0201 	bic.w	r2, r2, #1
 8006f42:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8006f44:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8006f46:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 8006f4a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8006f4e:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8006f50:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8006f54:	bd38      	pop	{r3, r4, r5, pc}
 8006f56:	bf00      	nop

08006f58 <HAL_UART_Init>:
  if (huart == NULL)
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	f000 817f 	beq.w	800725c <HAL_UART_Init+0x304>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006f5e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8006f62:	b570      	push	{r4, r5, r6, lr}
 8006f64:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d056      	beq.n	8007018 <HAL_UART_Init+0xc0>
  __HAL_UART_DISABLE(huart);
 8006f6a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f6c:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f6e:	49c1      	ldr	r1, [pc, #772]	; (8007274 <HAL_UART_Init+0x31c>)
  huart->gState = HAL_UART_STATE_BUSY;
 8006f70:	2224      	movs	r2, #36	; 0x24
 8006f72:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8006f76:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f78:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8006f7a:	f020 0001 	bic.w	r0, r0, #1
 8006f7e:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f80:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f82:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f84:	4332      	orrs	r2, r6
 8006f86:	4302      	orrs	r2, r0
 8006f88:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f8a:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f8c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f96:	49b8      	ldr	r1, [pc, #736]	; (8007278 <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f98:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006f9c:	432a      	orrs	r2, r5
 8006f9e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fa0:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fa2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fa4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fa6:	d03c      	beq.n	8007022 <HAL_UART_Init+0xca>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fa8:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fac:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8006fb0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8006fb4:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fbc:	49af      	ldr	r1, [pc, #700]	; (800727c <HAL_UART_Init+0x324>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fbe:	f022 020f 	bic.w	r2, r2, #15
 8006fc2:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fc4:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fc8:	d012      	beq.n	8006ff0 <HAL_UART_Init+0x98>
 8006fca:	4aad      	ldr	r2, [pc, #692]	; (8007280 <HAL_UART_Init+0x328>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d07b      	beq.n	80070c8 <HAL_UART_Init+0x170>
 8006fd0:	4aac      	ldr	r2, [pc, #688]	; (8007284 <HAL_UART_Init+0x32c>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	f000 8130 	beq.w	8007238 <HAL_UART_Init+0x2e0>
 8006fd8:	4aab      	ldr	r2, [pc, #684]	; (8007288 <HAL_UART_Init+0x330>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	f000 80cf 	beq.w	800717e <HAL_UART_Init+0x226>
  huart->NbRxDataToProcess = 1;
 8006fe0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 8006fe4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8006fe6:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8006fea:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8006fec:	2001      	movs	r0, #1
 8006fee:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ff0:	4ba6      	ldr	r3, [pc, #664]	; (800728c <HAL_UART_Init+0x334>)
 8006ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	f240 80d7 	bls.w	80071b0 <HAL_UART_Init+0x258>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007002:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007006:	f000 8131 	beq.w	800726c <HAL_UART_Init+0x314>
        pclk = HAL_RCC_GetPCLK2Freq();
 800700a:	f7fe fd01 	bl	8005a10 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800700e:	2800      	cmp	r0, #0
 8007010:	f000 80d1 	beq.w	80071b6 <HAL_UART_Init+0x25e>
 8007014:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007016:	e081      	b.n	800711c <HAL_UART_Init+0x1c4>
    huart->Lock = HAL_UNLOCKED;
 8007018:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800701c:	f7fc fa08 	bl	8003430 <HAL_UART_MspInit>
 8007020:	e7a3      	b.n	8006f6a <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007022:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007026:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800702a:	430a      	orrs	r2, r1
 800702c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800702e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007030:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007032:	4896      	ldr	r0, [pc, #600]	; (800728c <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007034:	f022 020f 	bic.w	r2, r2, #15
 8007038:	430a      	orrs	r2, r1
 800703a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800703c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8007040:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007044:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007048:	f000 8134 	beq.w	80072b4 <HAL_UART_Init+0x35c>
 800704c:	d80c      	bhi.n	8007068 <HAL_UART_Init+0x110>
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 812b 	beq.w	80072aa <HAL_UART_Init+0x352>
 8007054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007058:	d1c2      	bne.n	8006fe0 <HAL_UART_Init+0x88>
        pclk = HAL_RCC_GetSysClockFreq();
 800705a:	f7fe fb89 	bl	8005770 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800705e:	2800      	cmp	r0, #0
 8007060:	f000 80a9 	beq.w	80071b6 <HAL_UART_Init+0x25e>
 8007064:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007066:	e004      	b.n	8007072 <HAL_UART_Init+0x11a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007068:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800706c:	d1b8      	bne.n	8006fe0 <HAL_UART_Init+0x88>
        pclk = (uint32_t) LSE_VALUE;
 800706e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007072:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007074:	4b86      	ldr	r3, [pc, #536]	; (8007290 <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007076:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800707a:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800707e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007082:	42b3      	cmp	r3, r6
 8007084:	d3ac      	bcc.n	8006fe0 <HAL_UART_Init+0x88>
 8007086:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800708a:	d8a9      	bhi.n	8006fe0 <HAL_UART_Init+0x88>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800708c:	2600      	movs	r6, #0
 800708e:	2300      	movs	r3, #0
 8007090:	4631      	mov	r1, r6
 8007092:	f7f9 fd7d 	bl	8000b90 <__aeabi_uldivmod>
 8007096:	020b      	lsls	r3, r1, #8
 8007098:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800709c:	0202      	lsls	r2, r0, #8
 800709e:	0868      	lsrs	r0, r5, #1
 80070a0:	1810      	adds	r0, r2, r0
 80070a2:	f143 0100 	adc.w	r1, r3, #0
 80070a6:	462a      	mov	r2, r5
 80070a8:	4633      	mov	r3, r6
 80070aa:	f7f9 fd71 	bl	8000b90 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070ae:	4b79      	ldr	r3, [pc, #484]	; (8007294 <HAL_UART_Init+0x33c>)
 80070b0:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d893      	bhi.n	8006fe0 <HAL_UART_Init+0x88>
          huart->Instance->BRR = usartdiv;
 80070b8:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80070ba:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 80070be:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 80070c0:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80070c4:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 80070c6:	e043      	b.n	8007150 <HAL_UART_Init+0x1f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070c8:	4b70      	ldr	r3, [pc, #448]	; (800728c <HAL_UART_Init+0x334>)
 80070ca:	4a73      	ldr	r2, [pc, #460]	; (8007298 <HAL_UART_Init+0x340>)
 80070cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d0:	f003 030c 	and.w	r3, r3, #12
 80070d4:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070d6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80070da:	d079      	beq.n	80071d0 <HAL_UART_Init+0x278>
    switch (clocksource)
 80070dc:	2b08      	cmp	r3, #8
 80070de:	f63f af7f 	bhi.w	8006fe0 <HAL_UART_Init+0x88>
 80070e2:	a201      	add	r2, pc, #4	; (adr r2, 80070e8 <HAL_UART_Init+0x190>)
 80070e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e8:	080071ab 	.word	0x080071ab
 80070ec:	0800700b 	.word	0x0800700b
 80070f0:	0800717b 	.word	0x0800717b
 80070f4:	08006fe1 	.word	0x08006fe1
 80070f8:	0800719f 	.word	0x0800719f
 80070fc:	08006fe1 	.word	0x08006fe1
 8007100:	08006fe1 	.word	0x08006fe1
 8007104:	08006fe1 	.word	0x08006fe1
 8007108:	08007119 	.word	0x08007119
  UART_GETCLOCKSOURCE(huart, clocksource);
 800710c:	2b30      	cmp	r3, #48	; 0x30
 800710e:	f47f af67 	bne.w	8006fe0 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007112:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007116:	d074      	beq.n	8007202 <HAL_UART_Init+0x2aa>
 8007118:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800711c:	6862      	ldr	r2, [r4, #4]
 800711e:	4b5c      	ldr	r3, [pc, #368]	; (8007290 <HAL_UART_Init+0x338>)
 8007120:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8007124:	fbb0 f3f3 	udiv	r3, r0, r3
 8007128:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800712c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007130:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007132:	f1a3 0110 	sub.w	r1, r3, #16
 8007136:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800713a:	4291      	cmp	r1, r2
 800713c:	f63f af50 	bhi.w	8006fe0 <HAL_UART_Init+0x88>
        huart->Instance->BRR = usartdiv;
 8007140:	6820      	ldr	r0, [r4, #0]
 8007142:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 8007144:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8007146:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800714a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800714e:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007150:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007152:	2b00      	cmp	r3, #0
 8007154:	d138      	bne.n	80071c8 <HAL_UART_Init+0x270>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800715e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007166:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800716e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007170:	601a      	str	r2, [r3, #0]
}
 8007172:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 8007176:	f7ff be8b 	b.w	8006e90 <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 800717a:	4848      	ldr	r0, [pc, #288]	; (800729c <HAL_UART_Init+0x344>)
 800717c:	e7ce      	b.n	800711c <HAL_UART_Init+0x1c4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800717e:	4b43      	ldr	r3, [pc, #268]	; (800728c <HAL_UART_Init+0x334>)
 8007180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007184:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007188:	2b80      	cmp	r3, #128	; 0x80
 800718a:	f000 8095 	beq.w	80072b8 <HAL_UART_Init+0x360>
 800718e:	d861      	bhi.n	8007254 <HAL_UART_Init+0x2fc>
 8007190:	b143      	cbz	r3, 80071a4 <HAL_UART_Init+0x24c>
 8007192:	2b40      	cmp	r3, #64	; 0x40
 8007194:	f47f af24 	bne.w	8006fe0 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007198:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800719c:	d060      	beq.n	8007260 <HAL_UART_Init+0x308>
        pclk = HAL_RCC_GetSysClockFreq();
 800719e:	f7fe fae7 	bl	8005770 <HAL_RCC_GetSysClockFreq>
        break;
 80071a2:	e734      	b.n	800700e <HAL_UART_Init+0xb6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071a4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80071a8:	d07c      	beq.n	80072a4 <HAL_UART_Init+0x34c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80071aa:	f7fe fc1f 	bl	80059ec <HAL_RCC_GetPCLK1Freq>
        break;
 80071ae:	e72e      	b.n	800700e <HAL_UART_Init+0xb6>
 80071b0:	4a3b      	ldr	r2, [pc, #236]	; (80072a0 <HAL_UART_Init+0x348>)
 80071b2:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80071b4:	e78f      	b.n	80070d6 <HAL_UART_Init+0x17e>
  huart->RxISR = NULL;
 80071b6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80071b8:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 80071be:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80071c2:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d0c6      	beq.n	8007156 <HAL_UART_Init+0x1fe>
    UART_AdvFeatureConfig(huart);
 80071c8:	4620      	mov	r0, r4
 80071ca:	f7ff fe09 	bl	8006de0 <UART_AdvFeatureConfig>
 80071ce:	e7c2      	b.n	8007156 <HAL_UART_Init+0x1fe>
    switch (clocksource)
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	f63f af05 	bhi.w	8006fe0 <HAL_UART_Init+0x88>
 80071d6:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <HAL_UART_Init+0x284>)
 80071d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071dc:	080072a5 	.word	0x080072a5
 80071e0:	0800726d 	.word	0x0800726d
 80071e4:	08007201 	.word	0x08007201
 80071e8:	08006fe1 	.word	0x08006fe1
 80071ec:	08007261 	.word	0x08007261
 80071f0:	08006fe1 	.word	0x08006fe1
 80071f4:	08006fe1 	.word	0x08006fe1
 80071f8:	08006fe1 	.word	0x08006fe1
 80071fc:	08007203 	.word	0x08007203
        pclk = (uint32_t) HSI_VALUE;
 8007200:	4826      	ldr	r0, [pc, #152]	; (800729c <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007202:	6862      	ldr	r2, [r4, #4]
 8007204:	4922      	ldr	r1, [pc, #136]	; (8007290 <HAL_UART_Init+0x338>)
 8007206:	0853      	lsrs	r3, r2, #1
 8007208:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 800720c:	fbb0 f0f1 	udiv	r0, r0, r1
 8007210:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8007214:	fbb0 f0f2 	udiv	r0, r0, r2
 8007218:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800721a:	f1a2 0110 	sub.w	r1, r2, #16
 800721e:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007222:	4299      	cmp	r1, r3
 8007224:	f63f aedc 	bhi.w	8006fe0 <HAL_UART_Init+0x88>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007228:	f020 030f 	bic.w	r3, r0, #15
 800722c:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800722e:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8007232:	6820      	ldr	r0, [r4, #0]
 8007234:	4313      	orrs	r3, r2
 8007236:	e784      	b.n	8007142 <HAL_UART_Init+0x1ea>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007238:	4b14      	ldr	r3, [pc, #80]	; (800728c <HAL_UART_Init+0x334>)
 800723a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007242:	2b20      	cmp	r3, #32
 8007244:	d038      	beq.n	80072b8 <HAL_UART_Init+0x360>
 8007246:	f63f af61 	bhi.w	800710c <HAL_UART_Init+0x1b4>
 800724a:	2b00      	cmp	r3, #0
 800724c:	d0aa      	beq.n	80071a4 <HAL_UART_Init+0x24c>
 800724e:	2b10      	cmp	r3, #16
 8007250:	d0a2      	beq.n	8007198 <HAL_UART_Init+0x240>
 8007252:	e6c5      	b.n	8006fe0 <HAL_UART_Init+0x88>
 8007254:	2bc0      	cmp	r3, #192	; 0xc0
 8007256:	f43f af5c 	beq.w	8007112 <HAL_UART_Init+0x1ba>
 800725a:	e6c1      	b.n	8006fe0 <HAL_UART_Init+0x88>
}
 800725c:	2001      	movs	r0, #1
 800725e:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 8007260:	f7fe fa86 	bl	8005770 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007264:	2800      	cmp	r0, #0
 8007266:	d0a6      	beq.n	80071b6 <HAL_UART_Init+0x25e>
 8007268:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800726a:	e7ca      	b.n	8007202 <HAL_UART_Init+0x2aa>
        pclk = HAL_RCC_GetPCLK2Freq();
 800726c:	f7fe fbd0 	bl	8005a10 <HAL_RCC_GetPCLK2Freq>
        break;
 8007270:	e7f8      	b.n	8007264 <HAL_UART_Init+0x30c>
 8007272:	bf00      	nop
 8007274:	cfff69f3 	.word	0xcfff69f3
 8007278:	40008000 	.word	0x40008000
 800727c:	40013800 	.word	0x40013800
 8007280:	40004400 	.word	0x40004400
 8007284:	40004800 	.word	0x40004800
 8007288:	40004c00 	.word	0x40004c00
 800728c:	40021000 	.word	0x40021000
 8007290:	080095b8 	.word	0x080095b8
 8007294:	000ffcff 	.word	0x000ffcff
 8007298:	080095a8 	.word	0x080095a8
 800729c:	00f42400 	.word	0x00f42400
 80072a0:	080095a4 	.word	0x080095a4
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a4:	f7fe fba2 	bl	80059ec <HAL_RCC_GetPCLK1Freq>
        break;
 80072a8:	e7dc      	b.n	8007264 <HAL_UART_Init+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80072aa:	f7fe fb9f 	bl	80059ec <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d081      	beq.n	80071b6 <HAL_UART_Init+0x25e>
 80072b2:	e6d7      	b.n	8007064 <HAL_UART_Init+0x10c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072b4:	4803      	ldr	r0, [pc, #12]	; (80072c4 <HAL_UART_Init+0x36c>)
 80072b6:	e6dc      	b.n	8007072 <HAL_UART_Init+0x11a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072b8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80072bc:	4801      	ldr	r0, [pc, #4]	; (80072c4 <HAL_UART_Init+0x36c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072be:	f47f af2d 	bne.w	800711c <HAL_UART_Init+0x1c4>
 80072c2:	e79e      	b.n	8007202 <HAL_UART_Init+0x2aa>
 80072c4:	00f42400 	.word	0x00f42400

080072c8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072c8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80072cc:	2a01      	cmp	r2, #1
 80072ce:	d017      	beq.n	8007300 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072d0:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80072d2:	2124      	movs	r1, #36	; 0x24
{
 80072d4:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80072d6:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 80072da:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072dc:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072de:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80072e0:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80072e2:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80072e6:	f024 0401 	bic.w	r4, r4, #1
 80072ea:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 80072ec:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80072ee:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072f0:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072f2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 80072f6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80072f8:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80072fc:	bc30      	pop	{r4, r5}
 80072fe:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007300:	2002      	movs	r0, #2
}
 8007302:	4770      	bx	lr

08007304 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007304:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007308:	2a01      	cmp	r2, #1
 800730a:	d033      	beq.n	8007374 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800730c:	4603      	mov	r3, r0
 800730e:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007310:	681a      	ldr	r2, [r3, #0]
{
 8007312:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007314:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007318:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800731a:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800731c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800731e:	f020 0001 	bic.w	r0, r0, #1
 8007322:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007324:	6890      	ldr	r0, [r2, #8]
 8007326:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800732a:	4301      	orrs	r1, r0
 800732c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800732e:	b1f5      	cbz	r5, 800736e <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007330:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007332:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007334:	4810      	ldr	r0, [pc, #64]	; (8007378 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8007336:	4f11      	ldr	r7, [pc, #68]	; (800737c <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007338:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800733c:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800733e:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007340:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007342:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007344:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007346:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007348:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800734a:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800734e:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007352:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007356:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8007358:	2520      	movs	r5, #32
 800735a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800735e:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007360:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007364:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007366:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800736a:	bcf0      	pop	{r4, r5, r6, r7}
 800736c:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800736e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007370:	4608      	mov	r0, r1
 8007372:	e7ee      	b.n	8007352 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8007374:	2002      	movs	r0, #2
}
 8007376:	4770      	bx	lr
 8007378:	080095d8 	.word	0x080095d8
 800737c:	080095d0 	.word	0x080095d0

08007380 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007380:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007384:	2a01      	cmp	r2, #1
 8007386:	d033      	beq.n	80073f0 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 8007388:	4603      	mov	r3, r0
 800738a:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800738c:	681a      	ldr	r2, [r3, #0]
{
 800738e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007390:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007394:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007396:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007398:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800739a:	f020 0001 	bic.w	r0, r0, #1
 800739e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80073a0:	6890      	ldr	r0, [r2, #8]
 80073a2:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 80073a6:	4301      	orrs	r1, r0
 80073a8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80073aa:	b1f5      	cbz	r5, 80073ea <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80073ac:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073ae:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073b0:	4810      	ldr	r0, [pc, #64]	; (80073f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80073b2:	4f11      	ldr	r7, [pc, #68]	; (80073f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073b4:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073b8:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073ba:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073bc:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 80073be:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80073c0:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073c2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073c4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073c6:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073ca:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073ce:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80073d2:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80073d4:	2520      	movs	r5, #32
 80073d6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073da:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80073dc:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80073e0:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80073e2:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80073e6:	bcf0      	pop	{r4, r5, r6, r7}
 80073e8:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80073ea:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80073ec:	4608      	mov	r0, r1
 80073ee:	e7ee      	b.n	80073ce <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80073f0:	2002      	movs	r0, #2
}
 80073f2:	4770      	bx	lr
 80073f4:	080095d8 	.word	0x080095d8
 80073f8:	080095d0 	.word	0x080095d0

080073fc <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 80073fc:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 80073fe:	8840      	ldrh	r0, [r0, #2]
 8007400:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8007404:	0c00      	lsrs	r0, r0, #16
 8007406:	4770      	bx	lr

08007408 <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 8007408:	b410      	push	{r4}
 800740a:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800740c:	8802      	ldrh	r2, [r0, #0]
 800740e:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8007410:	fb03 f403 	mul.w	r4, r3, r3
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007414:	fb02 f202 	mul.w	r2, r2, r2
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8007418:	fb01 4401 	mla	r4, r1, r1, r4
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800741c:	42a2      	cmp	r2, r4
{
 800741e:	b085      	sub	sp, #20
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007420:	d219      	bcs.n	8007456 <Circle_Limitation+0x4e>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8007422:	f890 20b2 	ldrb.w	r2, [r0, #178]	; 0xb2
 8007426:	ebc2 6414 	rsb	r4, r2, r4, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 800742a:	b2e4      	uxtb	r4, r4
 800742c:	eb00 0044 	add.w	r0, r0, r4, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 8007430:	8882      	ldrh	r2, [r0, #4]
 8007432:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8007436:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 8007438:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800743c:	bfbc      	itt	lt
 800743e:	f501 41ff 	addlt.w	r1, r1, #32640	; 0x7f80
 8007442:	317f      	addlt	r1, #127	; 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8007444:	2b00      	cmp	r3, #0
 8007446:	bfbc      	itt	lt
 8007448:	f503 43ff 	addlt.w	r3, r3, #32640	; 0x7f80
 800744c:	337f      	addlt	r3, #127	; 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800744e:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8007452:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 8007456:	b289      	uxth	r1, r1
 8007458:	2000      	movs	r0, #0
 800745a:	b29b      	uxth	r3, r3
 800745c:	f361 000f 	bfi	r0, r1, #0, #16
 8007460:	f363 401f 	bfi	r0, r3, #16, #16
}
 8007464:	b005      	add	sp, #20
 8007466:	f85d 4b04 	ldr.w	r4, [sp], #4
 800746a:	4770      	bx	lr

0800746c <EAC_Init>:
* @param  pENC: the encoder used by the EAC.
* @retval none.
*/
__weak void EAC_Init( EncAlign_Handle_t * pHandle, SpeednTorqCtrl_Handle_t * pSTC, VirtualSpeedSensor_Handle_t * pVSS,
               ENCODER_Handle_t * pENC )
{
 800746c:	b410      	push	{r4}
  pHandle->pSTC = pSTC;
  pHandle->pVSS = pVSS;
  pHandle->pENC = pENC;
  pHandle->EncAligned = false;
 800746e:	2400      	movs	r4, #0
 8007470:	81c4      	strh	r4, [r0, #14]
  pHandle->pVSS = pVSS;
 8007472:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->EncRestart = false;
}
 8007476:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->pENC = pENC;
 800747a:	6083      	str	r3, [r0, #8]
}
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop

08007480 <EAC_StartAlignment>:
  *         execute the required torque ramp.
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  * @retval none.
  */
__weak void EAC_StartAlignment( EncAlign_Handle_t * pHandle )
{
 8007480:	b510      	push	{r4, lr}
  uint32_t wAux;

  /* Set pVSS mechanical speed to zero.*/
  VSS_SetMecAcceleration( pHandle->pVSS, 0, 0u );
 8007482:	2200      	movs	r2, #0
{
 8007484:	4604      	mov	r4, r0
  VSS_SetMecAcceleration( pHandle->pVSS, 0, 0u );
 8007486:	4611      	mov	r1, r2
 8007488:	6840      	ldr	r0, [r0, #4]
 800748a:	f001 fe15 	bl	80090b8 <VSS_SetMecAcceleration>

  /* Set pVSS mechanical angle.*/
  VSS_SetMecAngle( pHandle->pVSS, pHandle->hElAngle );
 800748e:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 8007492:	6860      	ldr	r0, [r4, #4]
 8007494:	f001 fe08 	bl	80090a8 <VSS_SetMecAngle>

  /* Set pSTC in STC_TORQUE_MODE.*/
  STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 8007498:	6820      	ldr	r0, [r4, #0]
 800749a:	2100      	movs	r1, #0
 800749c:	f001 fb96 	bl	8008bcc <STC_SetControlMode>

  /* Set starting torque to Zero */
  STC_ExecRamp( pHandle->pSTC, 0, 0u );
 80074a0:	2200      	movs	r2, #0
 80074a2:	4611      	mov	r1, r2
 80074a4:	6820      	ldr	r0, [r4, #0]
 80074a6:	f001 fb95 	bl	8008bd4 <STC_ExecRamp>

  /* Execute the torque ramp.*/
  STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, ( uint32_t )( pHandle->hDurationms ) );
 80074aa:	8ae2      	ldrh	r2, [r4, #22]
 80074ac:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 80074b0:	6820      	ldr	r0, [r4, #0]
 80074b2:	f001 fb8f 	bl	8008bd4 <STC_ExecRamp>

  /* Compute hRemainingTicks, the number of thick of alignment phase.*/
  wAux = ( uint32_t )pHandle->hDurationms * ( uint32_t )pHandle->hEACFrequencyHz;
 80074b6:	8ae1      	ldrh	r1, [r4, #22]
 80074b8:	8a23      	ldrh	r3, [r4, #16]
  wAux /= 1000u;
 80074ba:	4a04      	ldr	r2, [pc, #16]	; (80074cc <EAC_StartAlignment+0x4c>)
  wAux = ( uint32_t )pHandle->hDurationms * ( uint32_t )pHandle->hEACFrequencyHz;
 80074bc:	fb03 f301 	mul.w	r3, r3, r1
  wAux /= 1000u;
 80074c0:	fba2 2303 	umull	r2, r3, r2, r3
 80074c4:	099b      	lsrs	r3, r3, #6
  pHandle->hRemainingTicks = ( uint16_t )( wAux );
  pHandle->hRemainingTicks++;
 80074c6:	3301      	adds	r3, #1
 80074c8:	81a3      	strh	r3, [r4, #12]
}
 80074ca:	bd10      	pop	{r4, pc}
 80074cc:	10624dd3 	.word	0x10624dd3

080074d0 <EAC_Exec>:
  */
__weak bool EAC_Exec( EncAlign_Handle_t * pHandle )
{
  bool retVal = true;

  if ( pHandle->hRemainingTicks > 0u )
 80074d0:	8983      	ldrh	r3, [r0, #12]
 80074d2:	b13b      	cbz	r3, 80074e4 <EAC_Exec+0x14>
  {
    pHandle->hRemainingTicks--;
 80074d4:	3b01      	subs	r3, #1
 80074d6:	b29b      	uxth	r3, r3
{
 80074d8:	b510      	push	{r4, lr}
 80074da:	4604      	mov	r4, r0
    pHandle->hRemainingTicks--;
 80074dc:	8183      	strh	r3, [r0, #12]

    if ( pHandle->hRemainingTicks == 0u )
 80074de:	b11b      	cbz	r3, 80074e8 <EAC_Exec+0x18>
      pHandle->EncAligned = true;
      retVal = true;
    }
    else
    {
      retVal = false;
 80074e0:	2000      	movs	r0, #0
    }
  }

  return retVal;
}
 80074e2:	bd10      	pop	{r4, pc}
  bool retVal = true;
 80074e4:	2001      	movs	r0, #1
}
 80074e6:	4770      	bx	lr
      ENC_SetMecAngle ( pHandle->pENC, pHandle->hElAngle / ( int16_t )( pHandle->bElToMecRatio ) );
 80074e8:	7e03      	ldrb	r3, [r0, #24]
 80074ea:	f9b0 1014 	ldrsh.w	r1, [r0, #20]
 80074ee:	6880      	ldr	r0, [r0, #8]
 80074f0:	fb91 f1f3 	sdiv	r1, r1, r3
 80074f4:	f000 f948 	bl	8007788 <ENC_SetMecAngle>
      pHandle->EncAligned = true;
 80074f8:	2001      	movs	r0, #1
 80074fa:	73a0      	strb	r0, [r4, #14]
}
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	bf00      	nop

08007500 <EAC_IsAligned>:
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  */
__weak bool EAC_IsAligned( EncAlign_Handle_t * pHandle )
{
  return pHandle->EncAligned;
}
 8007500:	7b80      	ldrb	r0, [r0, #14]
 8007502:	4770      	bx	lr

08007504 <EAC_SetRestartState>:
  * @param  restart: Set to true if a restart is programmed else false
  * @retval none.
  */
__weak void EAC_SetRestartState( EncAlign_Handle_t * pHandle, bool restart )
{
  pHandle->EncRestart = restart;
 8007504:	73c1      	strb	r1, [r0, #15]
}
 8007506:	4770      	bx	lr

08007508 <EAC_GetRestartState>:
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  */
__weak bool EAC_GetRestartState( EncAlign_Handle_t * pHandle )
{
  return pHandle->EncRestart;
}
 8007508:	7bc0      	ldrb	r0, [r0, #15]
 800750a:	4770      	bx	lr

0800750c <ENC_Init>:
  * @retval none
  */
__weak void ENC_Init( ENCODER_Handle_t * pHandle )
{

  TIM_TypeDef * TIMx = pHandle->TIMx;
 800750c:	6a03      	ldr	r3, [r0, #32]
  /* Reset counter */
  LL_TIM_SetCounter ( TIMx, 0 );

  /*Calculations of convenience*/
  pHandle->U32MAXdivPulseNumber = UINT32_MAX / ( uint32_t )( pHandle->PulseNumber );
  pHandle->SpeedSamplingFreqUnit = pHandle->SpeedSamplingFreqHz * SPEED_UNIT;
 800750e:	f8b0 206c 	ldrh.w	r2, [r0, #108]	; 0x6c
{
 8007512:	b470      	push	{r4, r5, r6}
  SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
 8007514:	681d      	ldr	r5, [r3, #0]
  pHandle->U32MAXdivPulseNumber = UINT32_MAX / ( uint32_t )( pHandle->PulseNumber );
 8007516:	f8b0 606e 	ldrh.w	r6, [r0, #110]	; 0x6e
  pHandle->SpeedSamplingFreqUnit = pHandle->SpeedSamplingFreqHz * SPEED_UNIT;
 800751a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800751e:	0052      	lsls	r2, r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 8007520:	2100      	movs	r1, #0
  SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
 8007522:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 8007526:	601d      	str	r5, [r3, #0]
  pHandle->U32MAXdivPulseNumber = UINT32_MAX / ( uint32_t )( pHandle->PulseNumber );
 8007528:	f04f 34ff 	mov.w	r4, #4294967295
  WRITE_REG(TIMx->CNT, Counter);
 800752c:	6259      	str	r1, [r3, #36]	; 0x24
 800752e:	fbb4 f4f6 	udiv	r4, r4, r6
  pHandle->SpeedSamplingFreqUnit = pHandle->SpeedSamplingFreqHz * SPEED_UNIT;
 8007532:	6242      	str	r2, [r0, #36]	; 0x24
  pHandle->U32MAXdivPulseNumber = UINT32_MAX / ( uint32_t )( pHandle->PulseNumber );
 8007534:	6684      	str	r4, [r0, #104]	; 0x68
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8007536:	699a      	ldr	r2, [r3, #24]

  /* Set IC filter for both channel 1 & 2*/
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter << 20));
 8007538:	f890 4077 	ldrb.w	r4, [r0, #119]	; 0x77
 800753c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007540:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8007544:	619a      	str	r2, [r3, #24]
 8007546:	699a      	ldr	r2, [r3, #24]
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH2, ( uint32_t )(pHandle->ICx_Filter << 20));
 8007548:	f890 4077 	ldrb.w	r4, [r0, #119]	; 0x77
 800754c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8007550:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007554:	f06f 0401 	mvn.w	r4, #1
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8007558:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800755a:	611c      	str	r4, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	f042 0201 	orr.w	r2, r2, #1
 8007562:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	f042 0201 	orr.w	r2, r2, #1
 800756a:	601a      	str	r2, [r3, #0]

  /* Enable the counting timer*/
  LL_TIM_EnableCounter ( TIMx );

  /* Erase speed buffer */
  BufferSize = pHandle->SpeedBufferSize;
 800756c:	f890 2075 	ldrb.w	r2, [r0, #117]	; 0x75

  for ( Index = 0u; Index < BufferSize; Index++ )
 8007570:	b13a      	cbz	r2, 8007582 <ENC_Init+0x76>
  {
    pHandle->DeltaCapturesBuffer[Index] = 0;
 8007572:	3a01      	subs	r2, #1
 8007574:	b2d2      	uxtb	r2, r2
 8007576:	3201      	adds	r2, #1
  }
}
 8007578:	bc70      	pop	{r4, r5, r6}
 800757a:	0092      	lsls	r2, r2, #2
 800757c:	3028      	adds	r0, #40	; 0x28
 800757e:	f001 be2f 	b.w	80091e0 <memset>
 8007582:	bc70      	pop	{r4, r5, r6}
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop

08007588 <ENC_Clear>:
*         the speed measurement process.
* @param  pHandle: handler of the current instance of the encoder component
* @retval none
*/
__weak void ENC_Clear( ENCODER_Handle_t * pHandle )
{
 8007588:	b510      	push	{r4, lr}
  uint8_t Index;
  for ( Index = 0u; Index < pHandle->SpeedBufferSize; Index++ )
 800758a:	f890 2075 	ldrb.w	r2, [r0, #117]	; 0x75
{
 800758e:	4604      	mov	r4, r0
  for ( Index = 0u; Index < pHandle->SpeedBufferSize; Index++ )
 8007590:	b13a      	cbz	r2, 80075a2 <ENC_Clear+0x1a>
  {
    pHandle->DeltaCapturesBuffer[Index] = 0;
 8007592:	3a01      	subs	r2, #1
 8007594:	b2d2      	uxtb	r2, r2
 8007596:	3201      	adds	r2, #1
 8007598:	0092      	lsls	r2, r2, #2
 800759a:	2100      	movs	r1, #0
 800759c:	3028      	adds	r0, #40	; 0x28
 800759e:	f001 fe1f 	bl	80091e0 <memset>
  }
  pHandle->SensorIsReliable = true;
 80075a2:	2301      	movs	r3, #1
 80075a4:	f884 3076 	strb.w	r3, [r4, #118]	; 0x76
}
 80075a8:	bd10      	pop	{r4, pc}
 80075aa:	bf00      	nop

080075ac <ENC_CalcAngle>:
  int32_t wtemp1;
  int16_t elAngle;  /* s16degree format */
  int16_t mecAngle; /* s16degree format */
  /* PR 52926 We need to keep only the 16 LSB, bit 31 could be at 1 
   if the overflow occurs just after the entry in the High frequency task */
  wtemp1 = ( int32_t )( LL_TIM_GetCounter( pHandle->TIMx ) & 0xffff ) *
 80075ac:	6a01      	ldr	r1, [r0, #32]
 80075ae:	6e82      	ldr	r2, [r0, #104]	; 0x68
  return (uint32_t)(READ_REG(TIMx->CNT));
 80075b0:	6a49      	ldr	r1, [r1, #36]	; 0x24
{
 80075b2:	b410      	push	{r4}
  wtemp1 = ( int32_t )( LL_TIM_GetCounter( pHandle->TIMx ) & 0xffff ) *
 80075b4:	b289      	uxth	r1, r1
 80075b6:	fb02 f201 	mul.w	r2, r2, r1
{
 80075ba:	4603      	mov	r3, r0
           ( int32_t )( pHandle->U32MAXdivPulseNumber );

  /*Computes and stores the rotor mechanical angle*/
  mecAngle = ( int16_t )( wtemp1 / 65536 );
 80075bc:	2a00      	cmp	r2, #0
 80075be:	bfb8      	it	lt
 80075c0:	f64f 70ff 	movwlt	r0, #65535	; 0xffff

  int16_t hMecAnglePrev = pHandle->_Super.hMecAngle;
 80075c4:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
  elAngle = mecAngle * pHandle->_Super.bElToMecRatio;

  pHandle->_Super.hElAngle = elAngle;
  
  int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
  pHandle->_Super.wMecAngle += (int32_t)(hMecSpeedDpp);
 80075c8:	689c      	ldr	r4, [r3, #8]
  mecAngle = ( int16_t )( wtemp1 / 65536 );
 80075ca:	bfb8      	it	lt
 80075cc:	1812      	addlt	r2, r2, r0
  elAngle = mecAngle * pHandle->_Super.bElToMecRatio;
 80075ce:	7858      	ldrb	r0, [r3, #1]
  mecAngle = ( int16_t )( wtemp1 / 65536 );
 80075d0:	1412      	asrs	r2, r2, #16
  elAngle = mecAngle * pHandle->_Super.bElToMecRatio;
 80075d2:	fb00 f002 	mul.w	r0, r0, r2
  int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
 80075d6:	1a51      	subs	r1, r2, r1
  elAngle = mecAngle * pHandle->_Super.bElToMecRatio;
 80075d8:	b200      	sxth	r0, r0
  pHandle->_Super.wMecAngle += (int32_t)(hMecSpeedDpp);
 80075da:	fa04 f181 	sxtah	r1, r4, r1
  pHandle->_Super.hElAngle = elAngle;
 80075de:	8098      	strh	r0, [r3, #4]

  /*Returns rotor electrical angle*/
  return ( elAngle );
}
 80075e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  mecAngle = ( int16_t )( wtemp1 / 65536 );
 80075e4:	80da      	strh	r2, [r3, #6]
  pHandle->_Super.wMecAngle += (int32_t)(hMecSpeedDpp);
 80075e6:	6099      	str	r1, [r3, #8]
}
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop

080075ec <ENC_CalcAvrgMecSpeedUnit>:
  *         (expressed in the unit defined by #SPEED_UNIT)
  * @retval true = sensor information is reliable
  *         false = sensor information is not reliable
  */
__weak bool ENC_CalcAvrgMecSpeedUnit( ENCODER_Handle_t * pHandle, int16_t * pMecSpeedUnit )
{
 80075ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80075ee:	6a03      	ldr	r3, [r0, #32]
  int32_t wOverallAngleVariation = 0;
  int32_t wtemp1;
  int32_t wtemp2;
  uint8_t bBufferIndex = 0u;
  bool bReliability = true;
  uint8_t bBufferSize = pHandle->SpeedBufferSize;
 80075f0:	f890 2075 	ldrb.w	r2, [r0, #117]	; 0x75
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80075f4:	68dc      	ldr	r4, [r3, #12]
 80075f6:	f024 0401 	bic.w	r4, r4, #1
 80075fa:	60dc      	str	r4, [r3, #12]
  /* disable Interrupt generation */
  LL_TIM_DisableIT_UPDATE ( TIMx );
#endif
  CntCapture =  LL_TIM_GetCounter ( TIMx );
  OverflowCntSample = pHandle->TimerOverflowNb;
  pHandle->TimerOverflowNb = 0;
 80075fc:	2600      	movs	r6, #0
  return (uint32_t)(READ_REG(TIMx->CNT));
 80075fe:	6a5d      	ldr	r5, [r3, #36]	; 0x24
  OverflowCntSample = pHandle->TimerOverflowNb;
 8007600:	f8b0 4070 	ldrh.w	r4, [r0, #112]	; 0x70
  pHandle->TimerOverflowNb = 0;
 8007604:	f8a0 6070 	strh.w	r6, [r0, #112]	; 0x70
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8007608:	681e      	ldr	r6, [r3, #0]
  directionSample =  LL_TIM_GetDirection( TIMx );
#ifdef TIM_CNT_UIFCPY
  OFbit = __LL_TIM_GETFLAG_UIFCPY( CntCapture );
  if ( OFbit )
 800760a:	0fef      	lsrs	r7, r5, #31
 800760c:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007610:	bf1c      	itt	ne
 8007612:	f06f 0601 	mvnne.w	r6, #1
 8007616:	611e      	strne	r6, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007618:	68de      	ldr	r6, [r3, #12]
  OverflowCntSample = pHandle->TimerOverflowNb;
 800761a:	b2a4      	uxth	r4, r4
  CLEAR_BIT( CntCapture, TIM_CNT_UIFCPY );
#endif
  /* If UIFCPY is not present, OverflowCntSample can not be used safely for
  speed computation, but we still use it to check that we do not exceed one overflow
  (sample frequency not less than mechanical motor speed */
  if ( ( OverflowCntSample + OFbit ) > ENC_MAX_OVERFLOW_NB )
 800761c:	443c      	add	r4, r7
 800761e:	f046 0601 	orr.w	r6, r6, #1
 8007622:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 8007626:	60de      	str	r6, [r3, #12]
  {
    pHandle->TimerOverflowError = true;
 8007628:	bf8a      	itet	hi
 800762a:	2601      	movhi	r6, #1
 800762c:	f890 6079 	ldrbls.w	r6, [r0, #121]	; 0x79
 8007630:	f880 6079 	strbhi.w	r6, [r0, #121]	; 0x79
  CLEAR_BIT( CntCapture, TIM_CNT_UIFCPY );
 8007634:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
  }

  /*Calculation of delta angle*/
  if ( directionSample == LL_TIM_COUNTERDIRECTION_DOWN )
 8007638:	f1bc 0f00 	cmp.w	ip, #0
 800763c:	f000 808d 	beq.w	800775a <ENC_CalcAvrgMecSpeedUnit+0x16e>
    /* if UIFCPY not present Overflow counter can not be safely used -> limitation to 1 OF. */
#ifndef TIM_CNT_UIFCPY
    OverflowCntSample = ( CntCapture > pHandle->PreviousCapture ) ? 1 : 0;
#endif
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) -
 8007640:	f8b0 3072 	ldrh.w	r3, [r0, #114]	; 0x72
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8007644:	f890 c078 	ldrb.w	ip, [r0, #120]	; 0x78
      ( ( int32_t )( OverflowCntSample ) + OFbit ) * ( int32_t )( pHandle->PulseNumber );
 8007648:	f8b0 706e 	ldrh.w	r7, [r0, #110]	; 0x6e
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) -
 800764c:	1aeb      	subs	r3, r5, r3
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 800764e:	f10c 0c0a 	add.w	ip, ip, #10
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) -
 8007652:	fb07 3414 	mls	r4, r7, r4, r3
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8007656:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
      ( ( int32_t )( OverflowCntSample ) + OFbit ) * ( int32_t )( pHandle->PulseNumber );
  }


  /*Computes & returns average mechanical speed */
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 800765a:	2a00      	cmp	r2, #0
 800765c:	f000 808d 	beq.w	800777a <ENC_CalcAvrgMecSpeedUnit+0x18e>
 8007660:	2a01      	cmp	r2, #1
  {
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007662:	6a83      	ldr	r3, [r0, #40]	; 0x28
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007664:	d939      	bls.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007666:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007668:	2a02      	cmp	r2, #2
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800766a:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 800766c:	d035      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800766e:	6b04      	ldr	r4, [r0, #48]	; 0x30
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007670:	2a03      	cmp	r2, #3
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007672:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007674:	d031      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007676:	6b44      	ldr	r4, [r0, #52]	; 0x34
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007678:	2a04      	cmp	r2, #4
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800767a:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 800767c:	d02d      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800767e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007680:	2a05      	cmp	r2, #5
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007682:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007684:	d029      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007686:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007688:	2a06      	cmp	r2, #6
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800768a:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 800768c:	d025      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800768e:	6c04      	ldr	r4, [r0, #64]	; 0x40
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007690:	2a07      	cmp	r2, #7
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007692:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007694:	d021      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8007696:	6c44      	ldr	r4, [r0, #68]	; 0x44
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007698:	2a08      	cmp	r2, #8
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800769a:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 800769c:	d01d      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800769e:	6c84      	ldr	r4, [r0, #72]	; 0x48
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076a0:	2a09      	cmp	r2, #9
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076a2:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076a4:	d019      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076a6:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076a8:	2a0a      	cmp	r2, #10
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076aa:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076ac:	d015      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076ae:	6d04      	ldr	r4, [r0, #80]	; 0x50
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076b0:	2a0b      	cmp	r2, #11
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076b2:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076b4:	d011      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076b6:	6d44      	ldr	r4, [r0, #84]	; 0x54
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076b8:	2a0c      	cmp	r2, #12
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076ba:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076bc:	d00d      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076be:	6d84      	ldr	r4, [r0, #88]	; 0x58
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076c0:	2a0d      	cmp	r2, #13
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076c2:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076c4:	d009      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076c6:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076c8:	2a0e      	cmp	r2, #14
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076ca:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076cc:	d005      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076ce:	6e04      	ldr	r4, [r0, #96]	; 0x60
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076d0:	2a0f      	cmp	r2, #15
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076d2:	4423      	add	r3, r4
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 80076d4:	d001      	beq.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
    wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80076d6:	6e44      	ldr	r4, [r0, #100]	; 0x64
 80076d8:	4423      	add	r3, r4
  }
  wtemp1 = wOverallAngleVariation * ( int32_t )( pHandle->SpeedSamplingFreqUnit );
 80076da:	6a44      	ldr	r4, [r0, #36]	; 0x24
  wtemp2 = ( int32_t )( pHandle->PulseNumber ) *
 80076dc:	fb07 f202 	mul.w	r2, r7, r2
  wtemp1 = wOverallAngleVariation * ( int32_t )( pHandle->SpeedSamplingFreqUnit );
 80076e0:	fb04 f303 	mul.w	r3, r4, r3
           ( int32_t )( pHandle->SpeedBufferSize );
  wtemp1 /= wtemp2;
 80076e4:	fb93 f3f2 	sdiv	r3, r3, r2
  *pMecSpeedUnit = ( int16_t )( wtemp1 );
 80076e8:	b21f      	sxth	r7, r3
 80076ea:	800f      	strh	r7, [r1, #0]

  /*Stores average mechanical speed */
  pHandle->_Super.hAvrMecSpeedUnit = ( int16_t )wtemp1;

  /*Computes & stores the instantaneous electrical speed [dpp], var wtemp1*/
  wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] *
 80076ec:	f890 4078 	ldrb.w	r4, [r0, #120]	; 0x78
  pHandle->_Super.hElSpeedDpp = ( int16_t )wtemp1;

  /*last captured value update*/
  pHandle->PreviousCapture = CntCapture;
  /*Buffer index update*/
  pHandle->DeltaCapturesIndex++;
 80076f0:	f890 2078 	ldrb.w	r2, [r0, #120]	; 0x78
  pHandle->_Super.hMecAccelUnitP = ( int16_t )( wtemp1 -
 80076f4:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
           ( int32_t )( pHandle->SpeedSamplingFreqHz ) *
 80076f8:	f8b0 e06c 	ldrh.w	lr, [r0, #108]	; 0x6c
  pHandle->_Super.hAvrMecSpeedUnit = ( int16_t )wtemp1;
 80076fc:	8187      	strh	r7, [r0, #12]
  wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] *
 80076fe:	340a      	adds	r4, #10
  pHandle->DeltaCapturesIndex++;
 8007700:	3201      	adds	r2, #1
  wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] *
 8007702:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
  wtemp1 *= ( int32_t )( pHandle->_Super.DPPConvFactor);
 8007706:	69c4      	ldr	r4, [r0, #28]
  pHandle->PreviousCapture = CntCapture;
 8007708:	f8a0 5072 	strh.w	r5, [r0, #114]	; 0x72
  pHandle->DeltaCapturesIndex++;
 800770c:	b2d2      	uxtb	r2, r2
 800770e:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
  pHandle->_Super.hMecAccelUnitP = ( int16_t )( wtemp1 -
 8007712:	eba3 020c 	sub.w	r2, r3, ip
 8007716:	8242      	strh	r2, [r0, #18]
  wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] *
 8007718:	fb07 f30e 	mul.w	r3, r7, lr

  if ( pHandle->DeltaCapturesIndex == pHandle->SpeedBufferSize )
 800771c:	f890 2075 	ldrb.w	r2, [r0, #117]	; 0x75
 8007720:	f890 7078 	ldrb.w	r7, [r0, #120]	; 0x78
           ( int32_t )pHandle->_Super.bElToMecRatio;
 8007724:	7845      	ldrb	r5, [r0, #1]
  if ( pHandle->DeltaCapturesIndex == pHandle->SpeedBufferSize )
 8007726:	42ba      	cmp	r2, r7
  wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] *
 8007728:	fb05 f303 	mul.w	r3, r5, r3
  wtemp1 /= ( int32_t )( pHandle->PulseNumber );
 800772c:	f8b0 506e 	ldrh.w	r5, [r0, #110]	; 0x6e
 8007730:	fb93 f3f5 	sdiv	r3, r3, r5
  wtemp1 *= ( int32_t )( pHandle->_Super.DPPConvFactor);
 8007734:	fb04 f403 	mul.w	r4, r4, r3
  wtemp1 /= ( int32_t )( pHandle->_Super.hMeasurementFrequency );
 8007738:	8b43      	ldrh	r3, [r0, #26]
 800773a:	fb94 f4f3 	sdiv	r4, r4, r3
  {
    pHandle->DeltaCapturesIndex = 0u;
 800773e:	bf08      	it	eq
 8007740:	2300      	moveq	r3, #0
  pHandle->_Super.hElSpeedDpp = ( int16_t )wtemp1;
 8007742:	81c4      	strh	r4, [r0, #14]
    pHandle->DeltaCapturesIndex = 0u;
 8007744:	bf08      	it	eq
 8007746:	f880 3078 	strbeq.w	r3, [r0, #120]	; 0x78
  }

  /*Checks the reliability status, then stores and returns it*/
  if ( pHandle->TimerOverflowError )
 800774a:	b1c6      	cbz	r6, 800777e <ENC_CalcAvrgMecSpeedUnit+0x192>
  {
    bReliability = false;
    pHandle->SensorIsReliable = false;
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800774c:	78c2      	ldrb	r2, [r0, #3]
 800774e:	7002      	strb	r2, [r0, #0]
    pHandle->SensorIsReliable = false;
 8007750:	2300      	movs	r3, #0
 8007752:	f880 3076 	strb.w	r3, [r0, #118]	; 0x76
  {
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, pMecSpeedUnit );
  }

  return ( bReliability );
}
 8007756:	4618      	mov	r0, r3
 8007758:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) +
 800775a:	f8b0 c072 	ldrh.w	ip, [r0, #114]	; 0x72
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 800775e:	f890 3078 	ldrb.w	r3, [r0, #120]	; 0x78
      ( ( int32_t )( OverflowCntSample ) + OFbit ) * ( int32_t )( pHandle->PulseNumber );
 8007762:	f8b0 706e 	ldrh.w	r7, [r0, #110]	; 0x6e
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) +
 8007766:	eba5 0c0c 	sub.w	ip, r5, ip
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 800776a:	330a      	adds	r3, #10
      ( int32_t )( CntCapture ) - ( int32_t )( pHandle->PreviousCapture ) +
 800776c:	fb07 c404 	mla	r4, r7, r4, ip
    pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8007770:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
  for ( bBufferIndex = 0u; bBufferIndex < bBufferSize; bBufferIndex++ )
 8007774:	2a00      	cmp	r2, #0
 8007776:	f47f af73 	bne.w	8007660 <ENC_CalcAvrgMecSpeedUnit+0x74>
  int32_t wOverallAngleVariation = 0;
 800777a:	4613      	mov	r3, r2
 800777c:	e7ad      	b.n	80076da <ENC_CalcAvrgMecSpeedUnit+0xee>
}
 800777e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, pMecSpeedUnit );
 8007782:	f001 b9bd 	b.w	8008b00 <SPD_IsMecSpeedReliable>
 8007786:	bf00      	nop

08007788 <ENC_SetMecAngle>:

  uint16_t hAngleCounts;
  uint16_t hMecAngleuint;

  pHandle->_Super.hMecAngle = hMecAngle;
  pHandle->_Super.hElAngle = hMecAngle * pHandle->_Super.bElToMecRatio;
 8007788:	7843      	ldrb	r3, [r0, #1]
  pHandle->_Super.hMecAngle = hMecAngle;
 800778a:	80c1      	strh	r1, [r0, #6]
  pHandle->_Super.hElAngle = hMecAngle * pHandle->_Super.bElToMecRatio;
 800778c:	fb03 f301 	mul.w	r3, r3, r1
 8007790:	8083      	strh	r3, [r0, #4]
  if ( hMecAngle < 0 )
 8007792:	2900      	cmp	r1, #0
  pHandle->_Super.hElAngle = hMecAngle * pHandle->_Super.bElToMecRatio;
 8007794:	b28b      	uxth	r3, r1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007796:	6a02      	ldr	r2, [r0, #32]
  {
    hMecAngleuint = ( uint16_t )hMecAngle;
  }

  hAngleCounts = ( uint16_t )( ( ( uint32_t )hMecAngleuint *
                                 ( uint32_t )pHandle->PulseNumber ) / 65535u );
 8007798:	f8b0 006e 	ldrh.w	r0, [r0, #110]	; 0x6e
 800779c:	4905      	ldr	r1, [pc, #20]	; (80077b4 <ENC_SetMecAngle+0x2c>)
 800779e:	bfbc      	itt	lt
 80077a0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80077a4:	b29b      	uxthlt	r3, r3
  hAngleCounts = ( uint16_t )( ( ( uint32_t )hMecAngleuint *
 80077a6:	fb03 f300 	mul.w	r3, r3, r0
                                 ( uint32_t )pHandle->PulseNumber ) / 65535u );
 80077aa:	fba1 1303 	umull	r1, r3, r1, r3
 80077ae:	0bdb      	lsrs	r3, r3, #15

  TIMx->CNT = ( uint16_t )( hAngleCounts );
 80077b0:	6253      	str	r3, [r2, #36]	; 0x24
  
}
 80077b2:	4770      	bx	lr
 80077b4:	80008001 	.word	0x80008001

080077b8 <ENC_IRQHandler>:
  * @param  pHandle: handler of the current instance of the encoder component
  * @param  flag used to distinguish between various IRQ sources
  * @retval none
  */
__weak void * ENC_IRQHandler( void * pHandleVoid )
{
 80077b8:	4602      	mov	r2, r0
  /*Updates the number of overflows occurred*/
  /* the handling of overflow error is done in ENC_CalcAvrgMecSpeedUnit */
  pHandle->TimerOverflowNb += 1u;

  return MC_NULL;
}
 80077ba:	2000      	movs	r0, #0
  pHandle->TimerOverflowNb += 1u;
 80077bc:	f8b2 3070 	ldrh.w	r3, [r2, #112]	; 0x70
 80077c0:	3301      	adds	r3, #1
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	f8a2 3070 	strh.w	r3, [r2, #112]	; 0x70
}
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop

080077cc <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 80077d0:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 80077d2:	f8c0 3096 	str.w	r3, [r0, #150]	; 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 80077d6:	f880 309a 	strb.w	r3, [r0, #154]	; 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 80077da:	f880 311b 	strb.w	r3, [r0, #283]	; 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80077de:	f8a0 311c 	strh.w	r3, [r0, #284]	; 0x11c
  pHandle->RxFrameLevel = 0;
}
 80077e2:	4770      	bx	lr

080077e4 <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 80077e4:	b120      	cbz	r0, 80077f0 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 80077e6:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 80077ea:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 80077ec:	9b00      	ldr	r3, [sp, #0]
 80077ee:	60c3      	str	r3, [r0, #12]
  }
}
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop

080077f4 <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 80077f4:	b190      	cbz	r0, 800781c <FCP_CalcCRC+0x28>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 80077f6:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 80077f8:	7802      	ldrb	r2, [r0, #0]
    nSum += pFrame->Size;
 80077fa:	1853      	adds	r3, r2, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 80077fc:	b151      	cbz	r1, 8007814 <FCP_CalcCRC+0x20>
 80077fe:	1c82      	adds	r2, r0, #2
 8007800:	3901      	subs	r1, #1
 8007802:	fa52 f181 	uxtab	r1, r2, r1
 8007806:	3001      	adds	r0, #1
    {
      nSum += pFrame->Buffer[idx];
 8007808:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800780c:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 800780e:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 8007810:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8007812:	d1f9      	bne.n	8007808 <FCP_CalcCRC+0x14>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 8007814:	eb03 2013 	add.w	r0, r3, r3, lsr #8
 8007818:	f000 00ff 	and.w	r0, r0, #255	; 0xff
  }

  return nCRC ;
}
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop

08007820 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8007820:	b510      	push	{r4, lr}
 8007822:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007826:	4604      	mov	r4, r0
 8007828:	2100      	movs	r1, #0
 800782a:	f001 fcd9 	bl	80091e0 <memset>
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
  }
  pHandle->hNextMeasBufferIndex = 0u;
 800782e:	2300      	movs	r3, #0
 8007830:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 8007834:	bd10      	pop	{r4, pc}
 8007836:	bf00      	nop

08007838 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007838:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 800783c:	1c53      	adds	r3, r2, #1
 800783e:	b29b      	uxth	r3, r3
{
 8007840:	b470      	push	{r4, r5, r6}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8007842:	2b7f      	cmp	r3, #127	; 0x7f
{
 8007844:	4606      	mov	r6, r0
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8007846:	bf88      	it	hi
 8007848:	2300      	movhi	r3, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 800784a:	f826 1012 	strh.w	r1, [r6, r2, lsl #1]
{
 800784e:	4608      	mov	r0, r1
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007850:	f8a6 2102 	strh.w	r2, [r6, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 8007854:	f8a6 3100 	strh.w	r3, [r6, #256]	; 0x100
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007858:	f106 05fe 	add.w	r5, r6, #254	; 0xfe
 800785c:	1eb3      	subs	r3, r6, #2
  int32_t wAux = 0;
 800785e:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007860:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007864:	42ab      	cmp	r3, r5
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007866:	4422      	add	r2, r4
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007868:	d1fa      	bne.n	8007860 <MPM_CalcElMotorPower+0x28>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 800786a:	2a00      	cmp	r2, #0
 800786c:	bfb8      	it	lt
 800786e:	327f      	addlt	r2, #127	; 0x7f
 8007870:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8007872:	f8a6 2104 	strh.w	r2, [r6, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8007876:	bc70      	pop	{r4, r5, r6}
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop

0800787c <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 800787c:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop

08007884 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8007884:	8a03      	ldrh	r3, [r0, #16]
 8007886:	8b42      	ldrh	r2, [r0, #26]
 8007888:	429a      	cmp	r2, r3
 800788a:	d306      	bcc.n	800789a <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 800788c:	8b82      	ldrh	r2, [r0, #28]
 800788e:	429a      	cmp	r2, r3
 8007890:	d901      	bls.n	8007896 <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 8007892:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8007894:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8007896:	8ac0      	ldrh	r0, [r0, #22]
 8007898:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 800789a:	2008      	movs	r0, #8
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop

080078a0 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 80078a0:	2300      	movs	r3, #0
 80078a2:	8203      	strh	r3, [r0, #16]
}
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop

080078a8 <NTC_Init>:
{
 80078a8:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 80078aa:	7803      	ldrb	r3, [r0, #0]
{
 80078ac:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 80078ae:	b123      	cbz	r3, 80078ba <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 80078b0:	8a43      	ldrh	r3, [r0, #18]
 80078b2:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 80078b4:	2200      	movs	r2, #0
 80078b6:	82c2      	strh	r2, [r0, #22]
}
 80078b8:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 80078ba:	3004      	adds	r0, #4
 80078bc:	f7fb f9d8 	bl	8002c70 <RCM_RegisterRegConv>
 80078c0:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 80078c4:	4620      	mov	r0, r4
 80078c6:	f7ff ffeb 	bl	80078a0 <NTC_Clear>
}
 80078ca:	bd10      	pop	{r4, pc}

080078cc <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 80078cc:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 80078ce:	7803      	ldrb	r3, [r0, #0]
{
 80078d0:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 80078d2:	b113      	cbz	r3, 80078da <NTC_CalcAvTemp+0xe>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 80078d4:	2000      	movs	r0, #0
 80078d6:	82e0      	strh	r0, [r4, #22]
  }

  return ( pHandle->hFaultState );
}
 80078d8:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80078da:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 80078de:	f7fb fa9b 	bl	8002e18 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 80078e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80078e6:	4298      	cmp	r0, r3
 80078e8:	d007      	beq.n	80078fa <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80078ea:	8b22      	ldrh	r2, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 80078ec:	8a23      	ldrh	r3, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80078ee:	1e51      	subs	r1, r2, #1
      wtemp += hAux;
 80078f0:	fb01 0003 	mla	r0, r1, r3, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 80078f4:	fbb0 f0f2 	udiv	r0, r0, r2
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 80078f8:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 80078fa:	4620      	mov	r0, r4
 80078fc:	f7ff ffc2 	bl	8007884 <NTC_SetFaultState>
 8007900:	82e0      	strh	r0, [r4, #22]
}
 8007902:	bd10      	pop	{r4, pc}

08007904 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8007904:	7803      	ldrb	r3, [r0, #0]
 8007906:	b983      	cbnz	r3, 800792a <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 8007908:	8a03      	ldrh	r3, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 800790a:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 800790c:	f9b0 201e 	ldrsh.w	r2, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8007910:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 8007912:	1a5b      	subs	r3, r3, r1
    wTemp *= pHandle->hSensitivity;
 8007914:	fb03 f302 	mul.w	r3, r3, r2
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8007918:	2b00      	cmp	r3, #0
 800791a:	bfbc      	itt	lt
 800791c:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8007920:	33ff      	addlt	r3, #255	; 0xff
 8007922:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 8007926:	b200      	sxth	r0, r0
 8007928:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 800792a:	8a80      	ldrh	r0, [r0, #20]
}
 800792c:	b200      	sxth	r0, r0
 800792e:	4770      	bx	lr

08007930 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8007930:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8007932:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007934:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8007936:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007938:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 800793a:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 800793c:	6283      	str	r3, [r0, #40]	; 0x28
}
 800793e:	4770      	bx	lr

08007940 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8007940:	8081      	strh	r1, [r0, #4]
}
 8007942:	4770      	bx	lr

08007944 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8007944:	80c1      	strh	r1, [r0, #6]
}
 8007946:	4770      	bx	lr

08007948 <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8007948:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop

08007950 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 8007950:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop

08007958 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8007958:	6081      	str	r1, [r0, #8]

  return;
}
 800795a:	4770      	bx	lr

0800795c <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 800795c:	8b00      	ldrh	r0, [r0, #24]
 800795e:	4770      	bx	lr

08007960 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 8007960:	8b40      	ldrh	r0, [r0, #26]
 8007962:	4770      	bx	lr

08007964 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 8007964:	8441      	strh	r1, [r0, #34]	; 0x22
}
 8007966:	4770      	bx	lr

08007968 <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 8007968:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop

08007970 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007970:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8007974:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
{
 8007978:	b470      	push	{r4, r5, r6}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800797a:	fb01 f303 	mul.w	r3, r1, r3
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 800797e:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007982:	f9b0 5016 	ldrsh.w	r5, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 8007986:	b162      	cbz	r2, 80079a2 <PI_Controller+0x32>
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8007988:	6886      	ldr	r6, [r0, #8]
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 800798a:	fb01 f102 	mul.w	r1, r1, r2

    if ( wIntegral_sum_temp < 0 )
 800798e:	1872      	adds	r2, r6, r1
 8007990:	d420      	bmi.n	80079d4 <PI_Controller+0x64>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 8007992:	2e00      	cmp	r6, #0
 8007994:	db29      	blt.n	80079ea <PI_Controller+0x7a>
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007996:	68c1      	ldr	r1, [r0, #12]
 8007998:	4291      	cmp	r1, r2
 800799a:	db03      	blt.n	80079a4 <PI_Controller+0x34>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 800799c:	6901      	ldr	r1, [r0, #16]
 800799e:	4291      	cmp	r1, r2
 80079a0:	dc00      	bgt.n	80079a4 <PI_Controller+0x34>
 80079a2:	4611      	mov	r1, r2
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 80079a4:	8b86      	ldrh	r6, [r0, #28]
 80079a6:	8bc2      	ldrh	r2, [r0, #30]
 80079a8:	4133      	asrs	r3, r6
 80079aa:	fa41 f202 	asr.w	r2, r1, r2
 80079ae:	4413      	add	r3, r2
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 80079b0:	429c      	cmp	r4, r3
 80079b2:	da05      	bge.n	80079c0 <PI_Controller+0x50>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 80079b4:	1ae3      	subs	r3, r4, r3
 80079b6:	4419      	add	r1, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 80079b8:	6081      	str	r1, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 80079ba:	4620      	mov	r0, r4
 80079bc:	bc70      	pop	{r4, r5, r6}
 80079be:	4770      	bx	lr
  else if ( wOutput_32 < hLowerOutputLimit )
 80079c0:	429d      	cmp	r5, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
 80079c2:	bfc9      	itett	gt
 80079c4:	1aeb      	subgt	r3, r5, r3
 80079c6:	b21c      	sxthle	r4, r3
    wOutput_32 = hLowerOutputLimit;
 80079c8:	462c      	movgt	r4, r5
  pHandle->wIntegralTerm += wDischarge;
 80079ca:	18c9      	addgt	r1, r1, r3
 80079cc:	6081      	str	r1, [r0, #8]
}
 80079ce:	4620      	mov	r0, r4
 80079d0:	bc70      	pop	{r4, r5, r6}
 80079d2:	4770      	bx	lr
      if ( pHandle->wIntegralTerm > 0 )
 80079d4:	2e00      	cmp	r6, #0
 80079d6:	ddde      	ble.n	8007996 <PI_Controller+0x26>
        if ( wIntegral_Term > 0 )
 80079d8:	2900      	cmp	r1, #0
 80079da:	dddc      	ble.n	8007996 <PI_Controller+0x26>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 80079dc:	68c1      	ldr	r1, [r0, #12]
 80079de:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80079e2:	4291      	cmp	r1, r2
 80079e4:	d1de      	bne.n	80079a4 <PI_Controller+0x34>
          wIntegral_sum_temp = INT32_MAX;
 80079e6:	460a      	mov	r2, r1
 80079e8:	e7db      	b.n	80079a2 <PI_Controller+0x32>
          wIntegral_sum_temp = -INT32_MAX;
 80079ea:	4e03      	ldr	r6, [pc, #12]	; (80079f8 <PI_Controller+0x88>)
 80079ec:	ea32 0221 	bics.w	r2, r2, r1, asr #32
 80079f0:	bf28      	it	cs
 80079f2:	4632      	movcs	r2, r6
 80079f4:	e7cf      	b.n	8007996 <PI_Controller+0x26>
 80079f6:	bf00      	nop
 80079f8:	80000001 	.word	0x80000001

080079fc <PQD_CalcElMotorPower>:
  *         motor power.
  * @param power handle.
  * @retval int16_t The measured motor power expressed in watt.
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{
 80079fc:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80079fe:	e9d0 4242 	ldrd	r4, r2, [r0, #264]	; 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007a02:	8b11      	ldrh	r1, [r2, #24]
 8007a04:	89d3      	ldrh	r3, [r2, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8007a06:	8995      	ldrh	r5, [r2, #12]
 8007a08:	8ad2      	ldrh	r2, [r2, #22]
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007a0a:	fb13 f301 	smulbb	r3, r3, r1
{
 8007a0e:	4606      	mov	r6, r0
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007a10:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8007a14:	fb15 3502 	smlabb	r5, r5, r2, r3
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007a18:	f7ff fcf0 	bl	80073fc <VBS_GetAvBusVoltage_V>
 8007a1c:	fb04 f200 	mul.w	r2, r4, r0
  wAux /= 65536;
 8007a20:	1e2c      	subs	r4, r5, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007a22:	480e      	ldr	r0, [pc, #56]	; (8007a5c <PQD_CalcElMotorPower+0x60>)

  wAux3 = wAux * wAux2;
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8007a24:	490e      	ldr	r1, [pc, #56]	; (8007a60 <PQD_CalcElMotorPower+0x64>)
  wAux /= 65536;
 8007a26:	bfb8      	it	lt
 8007a28:	f504 447f 	addlt.w	r4, r4, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007a2c:	fb80 3002 	smull	r3, r0, r0, r2
  wAux /= 65536;
 8007a30:	bfb8      	it	lt
 8007a32:	34ff      	addlt	r4, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007a34:	17d3      	asrs	r3, r2, #31
  wAux /= 65536;
 8007a36:	1424      	asrs	r4, r4, #16
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007a38:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
  wAux3 = wAux * wAux2;
 8007a3c:	fb03 f304 	mul.w	r3, r3, r4
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8007a40:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007a44:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8007a46:	fb81 2103 	smull	r2, r1, r1, r3
 8007a4a:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 8007a52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8007a56:	f7ff beef 	b.w	8007838 <MPM_CalcElMotorPower>
 8007a5a:	bf00      	nop
 8007a5c:	1b4e81b5 	.word	0x1b4e81b5
 8007a60:	66666667 	.word	0x66666667

08007a64 <startTimers>:
 *          usually performed in the Init method accordingly with the configuration)
 * @param  none
 * @retval none
 */
__weak void startTimers( void )
{
 8007a64:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8007a66:	4b18      	ldr	r3, [pc, #96]	; (8007ac8 <startTimers+0x64>)
 8007a68:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a6a:	07d2      	lsls	r2, r2, #31
 8007a6c:	b082      	sub	sp, #8
 8007a6e:	d415      	bmi.n	8007a9c <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007a70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a72:	f042 0201 	orr.w	r2, r2, #1
 8007a76:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007a78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007a7a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007a7e:	f002 0201 	and.w	r2, r2, #1
 8007a82:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8007a84:	9a01      	ldr	r2, [sp, #4]
 8007a86:	694a      	ldr	r2, [r1, #20]
 8007a88:	f042 0201 	orr.w	r2, r2, #1
 8007a8c:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8007a8e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a90:	f022 0201 	bic.w	r2, r2, #1
 8007a94:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 8007a96:	b002      	add	sp, #8
 8007a98:	bc30      	pop	{r4, r5}
 8007a9a:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8007a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007aa0:	4c0a      	ldr	r4, [pc, #40]	; (8007acc <startTimers+0x68>)
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	6859      	ldr	r1, [r3, #4]
 8007aa6:	4d0a      	ldr	r5, [pc, #40]	; (8007ad0 <startTimers+0x6c>)
 8007aa8:	4021      	ands	r1, r4
 8007aaa:	f041 0120 	orr.w	r1, r1, #32
 8007aae:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007ab0:	6958      	ldr	r0, [r3, #20]
 8007ab2:	f040 0001 	orr.w	r0, r0, #1
 8007ab6:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007ab8:	6859      	ldr	r1, [r3, #4]
 8007aba:	402a      	ands	r2, r5
 8007abc:	4021      	ands	r1, r4
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	605a      	str	r2, [r3, #4]
}
 8007ac2:	b002      	add	sp, #8
 8007ac4:	bc30      	pop	{r4, r5}
 8007ac6:	4770      	bx	lr
 8007ac8:	40021000 	.word	0x40021000
 8007acc:	fdffff8f 	.word	0xfdffff8f
 8007ad0:	02000070 	.word	0x02000070

08007ad4 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8007ad4:	b4f0      	push	{r4, r5, r6, r7}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 8007ad6:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 8007ad8:	f014 0460 	ands.w	r4, r4, #96	; 0x60
 8007adc:	d11a      	bne.n	8007b14 <waitForPolarizationEnd+0x40>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8007ade:	6804      	ldr	r4, [r0, #0]
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8007ae0:	3201      	adds	r2, #1
 8007ae2:	0856      	lsrs	r6, r2, #1
 8007ae4:	0176      	lsls	r6, r6, #5
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007ae6:	f06f 0702 	mvn.w	r7, #2
 8007aea:	6107      	str	r7, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8007aec:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 8007aee:	781c      	ldrb	r4, [r3, #0]
 8007af0:	2c0f      	cmp	r4, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8007af2:	f102 0501 	add.w	r5, r2, #1
  while (*cnt < NB_CONVERSIONS)
 8007af6:	d80b      	bhi.n	8007b10 <waitForPolarizationEnd+0x3c>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8007af8:	6904      	ldr	r4, [r0, #16]
 8007afa:	07a4      	lsls	r4, r4, #30
 8007afc:	d5f7      	bpl.n	8007aee <waitForPolarizationEnd+0x1a>
      hCalibrationPeriodCounter++;
 8007afe:	b2aa      	uxth	r2, r5
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8007b00:	4296      	cmp	r6, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007b02:	6107      	str	r7, [r0, #16]
 8007b04:	d8f3      	bhi.n	8007aee <waitForPolarizationEnd+0x1a>
      {
        if (*cnt < NB_CONVERSIONS)
 8007b06:	781c      	ldrb	r4, [r3, #0]
 8007b08:	2c0f      	cmp	r4, #15
 8007b0a:	d8f0      	bhi.n	8007aee <waitForPolarizationEnd+0x1a>
        {
          *SWerror = 1u;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8007b10:	bcf0      	pop	{r4, r5, r6, r7}
 8007b12:	4770      	bx	lr
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 8007b14:	2c60      	cmp	r4, #96	; 0x60
 8007b16:	d1e3      	bne.n	8007ae0 <waitForPolarizationEnd+0xc>
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 8007b18:	3201      	adds	r2, #1
 8007b1a:	0156      	lsls	r6, r2, #5
 8007b1c:	e7e3      	b.n	8007ae6 <waitForPolarizationEnd+0x12>
 8007b1e:	bf00      	nop

08007b20 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8007b20:	6843      	ldr	r3, [r0, #4]
 8007b22:	4718      	bx	r3

08007b24 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8007b24:	b470      	push	{r4, r5, r6}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007b26:	f8b0 6050 	ldrh.w	r6, [r0, #80]	; 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8007b2a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
{
 8007b2c:	b083      	sub	sp, #12
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007b2e:	140c      	asrs	r4, r1, #16
{
 8007b30:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007b32:	fb06 f404 	mul.w	r4, r6, r4
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8007b36:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007b38:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8007b3c:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8007b40:	eb01 0344 	add.w	r3, r1, r4, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8007b44:	ebc1 0144 	rsb	r1, r1, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8007b48:	eb03 75d3 	add.w	r5, r3, r3, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8007b4c:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 8007b50:	f1b3 3fff 	cmp.w	r3, #4294967295
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007b54:	ea4f 0444 	mov.w	r4, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8007b58:	ea4f 0565 	mov.w	r5, r5, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8007b5c:	ea4f 0262 	mov.w	r2, r2, asr #1
  if ( wY < 0 )
 8007b60:	db77      	blt.n	8007c52 <PWMC_SetPhaseVoltage+0x12e>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 8007b62:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007b66:	db4e      	blt.n	8007c06 <PWMC_SetPhaseVoltage+0xe2>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007b68:	1aad      	subs	r5, r5, r2
 8007b6a:	bf44      	itt	mi
 8007b6c:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8007b70:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8007b74:	2900      	cmp	r1, #0
 8007b76:	bfbc      	itt	lt
 8007b78:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8007b7c:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	bfb8      	it	lt
 8007b84:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007b88:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8007b8c:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007b90:	bfb8      	it	lt
 8007b92:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 8007b96:	2401      	movs	r4, #1
      wTimePhB = wTimePhA + wZ / 131072;
 8007b98:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007b9c:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_2;
 8007ba0:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhB;
      pHandle->midDuty = wTimePhA;
      pHandle->highDuty = wTimePhC;
 8007ba4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
      pHandle->lowDuty = wTimePhB;
 8007ba8:	8781      	strh	r1, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8007baa:	87c2      	strh	r2, [r0, #62]	; 0x3e

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 8007bac:	f8b0 404e 	ldrh.w	r4, [r0, #78]	; 0x4e
 8007bb0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8007bb4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8007bb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007bbc:	b292      	uxth	r2, r2
 8007bbe:	b289      	uxth	r1, r1
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8007bc4:	8642      	strh	r2, [r0, #50]	; 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8007bc6:	8681      	strh	r1, [r0, #52]	; 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8007bc8:	86c3      	strh	r3, [r0, #54]	; 0x36
  if ( pHandle->DTTest == 1u )
 8007bca:	d118      	bne.n	8007bfe <PWMC_SetPhaseVoltage+0xda>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8007bcc:	f9b0 4048 	ldrsh.w	r4, [r0, #72]	; 0x48
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ib > 0 )
 8007bd0:	f9b0 504a 	ldrsh.w	r5, [r0, #74]	; 0x4a
    if ( pHandle->Ia > 0 )
 8007bd4:	2c00      	cmp	r4, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 8007bd6:	f8b0 4054 	ldrh.w	r4, [r0, #84]	; 0x54
 8007bda:	bfcc      	ite	gt
 8007bdc:	1912      	addgt	r2, r2, r4
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8007bde:	1b12      	suble	r2, r2, r4
 8007be0:	b292      	uxth	r2, r2
 8007be2:	8642      	strh	r2, [r0, #50]	; 0x32
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 8007be4:	f9b0 204c 	ldrsh.w	r2, [r0, #76]	; 0x4c
    if ( pHandle->Ib > 0 )
 8007be8:	2d00      	cmp	r5, #0
      pHandle->CntPhB += pHandle->DTCompCnt;
 8007bea:	bfcc      	ite	gt
 8007bec:	1909      	addgt	r1, r1, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8007bee:	1b09      	suble	r1, r1, r4
    if ( pHandle->Ic > 0 )
 8007bf0:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8007bf2:	b289      	uxth	r1, r1
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8007bf4:	bfcc      	ite	gt
 8007bf6:	191b      	addgt	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8007bf8:	1b1b      	suble	r3, r3, r4
 8007bfa:	8681      	strh	r1, [r0, #52]	; 0x34
 8007bfc:	86c3      	strh	r3, [r0, #54]	; 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8007bfe:	6983      	ldr	r3, [r0, #24]
}
 8007c00:	b003      	add	sp, #12
 8007c02:	bc70      	pop	{r4, r5, r6}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8007c04:	4718      	bx	r3
      if ( wX <= 0 )
 8007c06:	2c00      	cmp	r4, #0
 8007c08:	dd47      	ble.n	8007c9a <PWMC_SetPhaseVoltage+0x176>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007c0a:	1aa5      	subs	r5, r4, r2
 8007c0c:	bf44      	itt	mi
 8007c0e:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8007c12:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8007c16:	2900      	cmp	r1, #0
 8007c18:	bfb8      	it	lt
 8007c1a:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 8007c1e:	f04f 0300 	mov.w	r3, #0
        wTimePhB = wTimePhA + wZ / 131072;
 8007c22:	bfb8      	it	lt
 8007c24:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_1;
 8007c28:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007c2c:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 8007c2e:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007c30:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007c34:	bfb8      	it	lt
 8007c36:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8007c3a:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007c3e:	bfb8      	it	lt
 8007c40:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8007c44:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->highDuty = wTimePhC;
 8007c48:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
        pHandle->lowDuty = wTimePhA;
 8007c4c:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8007c4e:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhC;
 8007c50:	e7ac      	b.n	8007bac <PWMC_SetPhaseVoltage+0x88>
    if ( wZ < 0 )
 8007c52:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007c56:	db69      	blt.n	8007d2c <PWMC_SetPhaseVoltage+0x208>
      if ( wX <= 0 )
 8007c58:	2c00      	cmp	r4, #0
 8007c5a:	dd43      	ble.n	8007ce4 <PWMC_SetPhaseVoltage+0x1c0>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007c5c:	1b2d      	subs	r5, r5, r4
 8007c5e:	bf48      	it	mi
 8007c60:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8007c64:	f04f 0202 	mov.w	r2, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007c68:	bf48      	it	mi
 8007c6a:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	bfb8      	it	lt
 8007c72:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8007c76:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007c7a:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8007c7e:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8007c82:	bfb8      	it	lt
 8007c84:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8007c88:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8007c8c:	eb03 4164 	add.w	r1, r3, r4, asr #17
        pHandle->lowDuty = wTimePhB;
 8007c90:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8007c92:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 8007c94:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 8007c98:	e788      	b.n	8007bac <PWMC_SetPhaseVoltage+0x88>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007c9a:	1b2d      	subs	r5, r5, r4
 8007c9c:	bf44      	itt	mi
 8007c9e:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8007ca2:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	bfb8      	it	lt
 8007caa:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 8007cae:	f04f 0205 	mov.w	r2, #5
        wTimePhC = wTimePhA - wY / 131072;
 8007cb2:	bfb8      	it	lt
 8007cb4:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_6;
 8007cb8:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhB = wTimePhC + wX / 131072;
 8007cbc:	1e21      	subs	r1, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007cbe:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8007cc2:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8007cc6:	bfb8      	it	lt
 8007cc8:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 8007ccc:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8007cd0:	bfb8      	it	lt
 8007cd2:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 8007cd6:	eb03 4161 	add.w	r1, r3, r1, asr #17
        pHandle->highDuty = wTimePhB;
 8007cda:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
        pHandle->lowDuty = wTimePhA;
 8007cde:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8007ce0:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhB;
 8007ce2:	e763      	b.n	8007bac <PWMC_SetPhaseVoltage+0x88>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007ce4:	1aa5      	subs	r5, r4, r2
 8007ce6:	bf44      	itt	mi
 8007ce8:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8007cec:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8007cf0:	2900      	cmp	r1, #0
 8007cf2:	bfb8      	it	lt
 8007cf4:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 8007cf8:	f04f 0303 	mov.w	r3, #3
        wTimePhB = wTimePhA + wZ / 131072;
 8007cfc:	bfb8      	it	lt
 8007cfe:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 8007d02:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007d06:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 8007d08:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007d0a:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007d0e:	bfb8      	it	lt
 8007d10:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8007d14:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007d18:	bfb8      	it	lt
 8007d1a:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8007d1e:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhC;
 8007d22:	8783      	strh	r3, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8007d24:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 8007d26:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 8007d2a:	e73f      	b.n	8007bac <PWMC_SetPhaseVoltage+0x88>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007d2c:	1aad      	subs	r5, r5, r2
 8007d2e:	bf44      	itt	mi
 8007d30:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8007d34:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8007d38:	2900      	cmp	r1, #0
 8007d3a:	bfbc      	itt	lt
 8007d3c:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8007d40:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	bfb8      	it	lt
 8007d48:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007d4c:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8007d50:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007d54:	bfb8      	it	lt
 8007d56:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 8007d5a:	2404      	movs	r4, #4
      wTimePhB = wTimePhA + wZ / 131072;
 8007d5c:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007d60:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_5;
 8007d64:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhC;
 8007d68:	8783      	strh	r3, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8007d6a:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhB;
 8007d6c:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8007d70:	e71c      	b.n	8007bac <PWMC_SetPhaseVoltage+0x88>
 8007d72:	bf00      	nop

08007d74 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8007d74:	6883      	ldr	r3, [r0, #8]
 8007d76:	4718      	bx	r3

08007d78 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8007d78:	b510      	push	{r4, lr}
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 8007d7e:	b199      	cbz	r1, 8007da8 <PWMC_CurrentReadingCalibr+0x30>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8007d80:	2901      	cmp	r1, #1
 8007d82:	d002      	beq.n	8007d8a <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8007d84:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8007d86:	b002      	add	sp, #8
 8007d88:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 8007d8a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8007d8e:	b1cb      	cbz	r3, 8007dc4 <PWMC_CurrentReadingCalibr+0x4c>
      pHandle->OffCalibrWaitTimeCounter--;
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	9101      	str	r1, [sp, #4]
 8007d96:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1f2      	bne.n	8007d84 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 8007d9e:	6903      	ldr	r3, [r0, #16]
 8007da0:	4798      	blx	r3
        retVal = true;
 8007da2:	9901      	ldr	r1, [sp, #4]
 8007da4:	4608      	mov	r0, r1
 8007da6:	e7ee      	b.n	8007d86 <PWMC_CurrentReadingCalibr+0xe>
    PWMC_SwitchOffPWM( pHandle );
 8007da8:	f7ff ffe4 	bl	8007d74 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8007dac:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8007db0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e5      	bne.n	8007d84 <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 8007db8:	4620      	mov	r0, r4
 8007dba:	6923      	ldr	r3, [r4, #16]
 8007dbc:	4798      	blx	r3
      retVal = true;
 8007dbe:	2001      	movs	r0, #1
}
 8007dc0:	b002      	add	sp, #8
 8007dc2:	bd10      	pop	{r4, pc}
      retVal = true;
 8007dc4:	4608      	mov	r0, r1
}
 8007dc6:	b002      	add	sp, #8
 8007dc8:	bd10      	pop	{r4, pc}
 8007dca:	bf00      	nop

08007dcc <PWMC_TurnOnLowSides>:
  *
  * @param  pHandle: handle on the target instance of the PWMC component
  */
__weak void PWMC_TurnOnLowSides( PWMC_Handle_t * pHandle )
{
  pHandle->pFctTurnOnLowSides( pHandle );
 8007dcc:	6943      	ldr	r3, [r0, #20]
 8007dce:	4718      	bx	r3

08007dd0 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 8007dd0:	69c3      	ldr	r3, [r0, #28]
 8007dd2:	4718      	bx	r3

08007dd4 <PWMC_GetTurnOnLowSidesAction>:
 *         controlled by the @p pHandle PWMC component: true if it
 *         is active, false otherwise*/
__weak bool PWMC_GetTurnOnLowSidesAction( PWMC_Handle_t * pHandle )
{
  return pHandle->TurnOnLowSidesAction;
}
 8007dd4:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop

08007ddc <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007ddc:	6883      	ldr	r3, [r0, #8]
 8007dde:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8007de2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007de6:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007de8:	6883      	ldr	r3, [r0, #8]
 8007dea:	00d9      	lsls	r1, r3, #3
    R3_2_TIMxInit( TIMx, &pHandle->_Super );
  }
}

static void R3_2_ADCxInit( ADC_TypeDef * ADCx )
{
 8007dec:	b082      	sub	sp, #8
 8007dee:	d418      	bmi.n	8007e22 <R3_2_ADCxInit+0x46>
  
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));      
 8007df0:	4b24      	ldr	r3, [pc, #144]	; (8007e84 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 8007df2:	6882      	ldr	r2, [r0, #8]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4924      	ldr	r1, [pc, #144]	; (8007e88 <R3_2_ADCxInit+0xac>)
 8007df8:	099b      	lsrs	r3, r3, #6
 8007dfa:	fba1 1303 	umull	r1, r3, r1, r3
 8007dfe:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 8007e02:	099b      	lsrs	r3, r3, #6
 8007e04:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007e08:	005b      	lsls	r3, r3, #1
 8007e0a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007e0e:	6082      	str	r2, [r0, #8]
 8007e10:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8007e12:	9b01      	ldr	r3, [sp, #4]
 8007e14:	b12b      	cbz	r3, 8007e22 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8007e16:	9b01      	ldr	r3, [sp, #4]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8007e1c:	9b01      	ldr	r3, [sp, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1f9      	bne.n	8007e16 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007e22:	6883      	ldr	r3, [r0, #8]
 8007e24:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007e28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007e2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e30:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007e32:	6883      	ldr	r3, [r0, #8]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dbfc      	blt.n	8007e32 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007e38:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0 
  * following a calibration phase, could have no effect on ADC 
  * within certain AHB/ADC clock ratio.
  */
  while (  LL_ADC_IsActiveFlag_ADRDY( ADCx ) == 0u)  
 8007e3a:	07da      	lsls	r2, r3, #31
 8007e3c:	d408      	bmi.n	8007e50 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007e3e:	4a13      	ldr	r2, [pc, #76]	; (8007e8c <R3_2_ADCxInit+0xb0>)
 8007e40:	6883      	ldr	r3, [r0, #8]
 8007e42:	4013      	ands	r3, r2
 8007e44:	f043 0301 	orr.w	r3, r3, #1
 8007e48:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007e4a:	6803      	ldr	r3, [r0, #0]
 8007e4c:	07db      	lsls	r3, r3, #31
 8007e4e:	d5f7      	bpl.n	8007e40 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007e50:	6882      	ldr	r2, [r0, #8]
 8007e52:	490e      	ldr	r1, [pc, #56]	; (8007e8c <R3_2_ADCxInit+0xb0>)
 8007e54:	400a      	ands	r2, r1
 8007e56:	f042 0208 	orr.w	r2, r2, #8
 8007e5a:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007e5c:	6882      	ldr	r2, [r0, #8]
 8007e5e:	400a      	ands	r2, r1
 8007e60:	f042 0220 	orr.w	r2, r2, #32
 8007e64:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007e66:	68c3      	ldr	r3, [r0, #12]
 8007e68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e6c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007e74:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 8007e76:	6883      	ldr	r3, [r0, #8]
 8007e78:	400b      	ands	r3, r1
 8007e7a:	f043 0304 	orr.w	r3, r3, #4
 8007e7e:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode( ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY );

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
 }
 8007e80:	b002      	add	sp, #8
 8007e82:	4770      	bx	lr
 8007e84:	20000578 	.word	0x20000578
 8007e88:	053e2d63 	.word	0x053e2d63
 8007e8c:	7fffffc0 	.word	0x7fffffc0

08007e90 <R3_2_SetADCSampPointPolarization>:
 *         And call the WriteTIMRegisters method.
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
uint16_t R3_2_SetADCSampPointPolarization( PWMC_Handle_t * pHdl )
{
 8007e90:	b410      	push	{r4}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007e92:	6f43      	ldr	r3, [r0, #116]	; 0x74
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8007e94:	f890 406d 	ldrb.w	r4, [r0, #109]	; 0x6d
 8007e98:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8007e9c:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007ea0:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8007ea2:	8e44      	ldrh	r4, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ea4:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8007ea6:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8007ea8:	8e84      	ldrh	r4, [r0, #52]	; 0x34
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8007eaa:	8ec0      	ldrh	r0, [r0, #54]	; 0x36
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007eac:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 8007eae:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007eb0:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007eb2:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4( TIMx, (uint32_t) SamplingPoint );

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8007eb4:	4904      	ldr	r1, [pc, #16]	; (8007ec8 <R3_2_SetADCSampPointPolarization+0x38>)
 8007eb6:	685b      	ldr	r3, [r3, #4]
}
 8007eb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8007ebc:	420b      	tst	r3, r1
}
 8007ebe:	bf14      	ite	ne
 8007ec0:	2001      	movne	r0, #1
 8007ec2:	2000      	moveq	r0, #0
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	02000070 	.word	0x02000070

08007ecc <R3_2_SetADCSampPointSectX>:
{
 8007ecc:	b470      	push	{r4, r5, r6}
   if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 8007ece:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 8007ed2:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
 8007ed4:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8007ed6:	1aca      	subs	r2, r1, r3
 8007ed8:	f8b4 60b2 	ldrh.w	r6, [r4, #178]	; 0xb2
 8007edc:	b292      	uxth	r2, r2
 8007ede:	42b2      	cmp	r2, r6
 8007ee0:	d914      	bls.n	8007f0c <R3_2_SetADCSampPointSectX+0x40>
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8007ee2:	1e4b      	subs	r3, r1, #1
    pHandle->_Super.Sector = SECTOR_5;
 8007ee4:	2204      	movs	r2, #4
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8007ee6:	b29b      	uxth	r3, r3
    pHandle->_Super.Sector = SECTOR_5;
 8007ee8:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007eec:	68a2      	ldr	r2, [r4, #8]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8007eee:	8e45      	ldrh	r5, [r0, #50]	; 0x32
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8007ef0:	8e84      	ldrh	r4, [r0, #52]	; 0x34
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8007ef2:	8ec1      	ldrh	r1, [r0, #54]	; 0x36
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ef4:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007ef6:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007ef8:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007efa:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8007efc:	6852      	ldr	r2, [r2, #4]
 8007efe:	4b0f      	ldr	r3, [pc, #60]	; (8007f3c <R3_2_SetADCSampPointSectX+0x70>)
 8007f00:	421a      	tst	r2, r3
}
 8007f02:	bf14      	ite	ne
 8007f04:	2001      	movne	r0, #1
 8007f06:	2000      	moveq	r0, #0
 8007f08:	bc70      	pop	{r4, r5, r6}
 8007f0a:	4770      	bx	lr
    DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 8007f0c:	8fc5      	ldrh	r5, [r0, #62]	; 0x3e
 8007f0e:	1b5d      	subs	r5, r3, r5
    if ( DeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) * 2u )
 8007f10:	b2ad      	uxth	r5, r5
 8007f12:	ebb5 0f42 	cmp.w	r5, r2, lsl #1
 8007f16:	d904      	bls.n	8007f22 <R3_2_SetADCSampPointSectX+0x56>
      SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8007f18:	f8b4 20b4 	ldrh.w	r2, [r4, #180]	; 0xb4
 8007f1c:	1a9b      	subs	r3, r3, r2
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	e7e4      	b.n	8007eec <R3_2_SetADCSampPointSectX+0x20>
      SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8007f22:	4433      	add	r3, r6
 8007f24:	b29b      	uxth	r3, r3
      if ( SamplingPoint >= pHandle->Half_PWMPeriod )
 8007f26:	4299      	cmp	r1, r3
 8007f28:	d8e0      	bhi.n	8007eec <R3_2_SetADCSampPointSectX+0x20>
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8007f2a:	43db      	mvns	r3, r3
 8007f2c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8007f30:	f44f 7280 	mov.w	r2, #256	; 0x100
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8007f34:	b29b      	uxth	r3, r3
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8007f36:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8007f3a:	e7d7      	b.n	8007eec <R3_2_SetADCSampPointSectX+0x20>
 8007f3c:	02000070 	.word	0x02000070

08007f40 <R3_2_HFCurrentsPolarizationAB>:
  *         the offset computation.
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB( PWMC_Handle_t * pHdl, ab_t * Iab )
{
 8007f40:	b470      	push	{r4, r5, r6}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007f42:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8007f44:	f890 406d 	ldrb.w	r4, [r0, #109]	; 0x6d
 8007f48:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8007f4a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007f4e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8007f50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8007f52:	6826      	ldr	r6, [r4, #0]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8007f54:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f56:	6853      	ldr	r3, [r2, #4]
 8007f58:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007f5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f60:	6053      	str	r3, [r2, #4]
   
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8007f62:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
 8007f66:	2b0f      	cmp	r3, #15
 8007f68:	d80b      	bhi.n	8007f82 <R3_2_HFCurrentsPolarizationAB+0x42>
  {
    pHandle-> PhaseAOffset += ADCDataReg1;
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007f6a:	e9d0 4217 	ldrd	r4, r2, [r0, #92]	; 0x5c
    pHandle->PolarizationCounter++;
 8007f6e:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
    pHandle-> PhaseAOffset += ADCDataReg1;
 8007f72:	4434      	add	r4, r6
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007f74:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 8007f76:	3301      	adds	r3, #1
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007f78:	e9c0 4217 	strd	r4, r2, [r0, #92]	; 0x5c
    pHandle->PolarizationCounter++;
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	f880 306c 	strb.w	r3, [r0, #108]	; 0x6c
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 8007f82:	2300      	movs	r3, #0
  Iab->b = 0;
}
 8007f84:	bc70      	pop	{r4, r5, r6}
  Iab->a = 0;
 8007f86:	600b      	str	r3, [r1, #0]
}
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop

08007f8c <R3_2_HFCurrentsPolarizationC>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007f8c:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8007f8e:	b410      	push	{r4}
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8007f90:	f890 406d 	ldrb.w	r4, [r0, #109]	; 0x6d
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007f94:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8007f96:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007f9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f9c:	681c      	ldr	r4, [r3, #0]
 8007f9e:	6853      	ldr	r3, [r2, #4]
 8007fa0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa8:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8007faa:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
 8007fae:	2b0f      	cmp	r3, #15
 8007fb0:	d808      	bhi.n	8007fc4 <R3_2_HFCurrentsPolarizationC+0x38>
  {
    /* Phase C is read from SECTOR_1, second value */
    pHandle-> PhaseCOffset += ADCDataReg2;    
    pHandle->PolarizationCounter++;
 8007fb2:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
    pHandle-> PhaseCOffset += ADCDataReg2;    
 8007fb6:	6e42      	ldr	r2, [r0, #100]	; 0x64
    pHandle->PolarizationCounter++;
 8007fb8:	3301      	adds	r3, #1
 8007fba:	b2db      	uxtb	r3, r3
    pHandle-> PhaseCOffset += ADCDataReg2;    
 8007fbc:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8007fbe:	f880 306c 	strb.w	r3, [r0, #108]	; 0x6c
    pHandle-> PhaseCOffset += ADCDataReg2;    
 8007fc2:	6642      	str	r2, [r0, #100]	; 0x64
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 8007fc4:	2300      	movs	r3, #0
  Iab->b = 0;
}
 8007fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
  Iab->a = 0;
 8007fca:	600b      	str	r3, [r1, #0]
}
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop

08007fd0 <R3_2_TurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007fd0:	6f41      	ldr	r1, [r0, #116]	; 0x74

  pHandle->_Super.TurnOnLowSidesAction = true;
 8007fd2:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007fd4:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8007fd6:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007fda:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007fdc:	f06f 0001 	mvn.w	r0, #1
 8007fe0:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007fe2:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007fe4:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007fe6:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007fe8:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1( TIMx, 0u );
  LL_TIM_OC_SetCompareCH2( TIMx, 0u );
  LL_TIM_OC_SetCompareCH3( TIMx, 0u );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 8007fea:	07db      	lsls	r3, r3, #31
 8007fec:	d5fc      	bpl.n	8007fe8 <R3_2_TurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007fee:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8007ff0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ff4:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007ff6:	f891 30ba 	ldrb.w	r3, [r1, #186]	; 0xba
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d000      	beq.n	8008000 <R3_2_TurnOnLowSides+0x30>
 8007ffe:	4770      	bx	lr
{
 8008000:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008002:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008006:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008008:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800800c:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008010:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008014:	61ae      	str	r6, [r5, #24]
 8008016:	6184      	str	r4, [r0, #24]
  }
  return;
}
 8008018:	bc70      	pop	{r4, r5, r6}
 800801a:	619a      	str	r2, [r3, #24]
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop

08008020 <R3_2_SwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008020:	6f41      	ldr	r1, [r0, #116]	; 0x74
  pHandle->ADCRegularLocked=true; 

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 8008022:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008026:	688b      	ldr	r3, [r1, #8]
{
 8008028:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked=true; 
 800802a:	2401      	movs	r4, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 800802c:	2500      	movs	r5, #0
  pHandle->ADCRegularLocked=true; 
 800802e:	f880 4078 	strb.w	r4, [r0, #120]	; 0x78
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008032:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 8008036:	fa22 f404 	lsr.w	r4, r2, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800803a:	f06f 0001 	mvn.w	r0, #1
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t) pHandle->Half_PWMPeriod - (uint32_t) 5));
 800803e:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008040:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008042:	639c      	str	r4, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008044:	63dc      	str	r4, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008046:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008048:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800804a:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 800804c:	07d2      	lsls	r2, r2, #31
 800804e:	d5fc      	bpl.n	800804a <R3_2_SwitchOnPWM+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008050:	f06f 0201 	mvn.w	r2, #1
 8008054:	611a      	str	r2, [r3, #16]
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008056:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008058:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800805c:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800805e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008060:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008064:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008066:	f891 20ba 	ldrb.w	r2, [r1, #186]	; 0xba
 800806a:	2a02      	cmp	r2, #2
 800806c:	d008      	beq.n	8008080 <R3_2_SwitchOnPWM+0x60>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800806e:	f06f 0201 	mvn.w	r2, #1
 8008072:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008074:	68da      	ldr	r2, [r3, #12]
 8008076:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
}
 800807a:	bc30      	pop	{r4, r5}
 800807c:	60da      	str	r2, [r3, #12]
 800807e:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008080:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008082:	6a0c      	ldr	r4, [r1, #32]
 8008084:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008088:	f240 5255 	movw	r2, #1365	; 0x555
 800808c:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800808e:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008092:	d007      	beq.n	80080a4 <R3_2_SwitchOnPWM+0x84>
 8008094:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008096:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800809a:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 800809e:	6184      	str	r4, [r0, #24]
 80080a0:	6191      	str	r1, [r2, #24]
}
 80080a2:	e7e4      	b.n	800806e <R3_2_SwitchOnPWM+0x4e>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80080a4:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80080a6:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80080aa:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80080ae:	6284      	str	r4, [r0, #40]	; 0x28
 80080b0:	6291      	str	r1, [r2, #40]	; 0x28
}
 80080b2:	e7dc      	b.n	800806e <R3_2_SwitchOnPWM+0x4e>

080080b4 <R3_2_SwitchOffPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080b4:	6f41      	ldr	r1, [r0, #116]	; 0x74
 80080b6:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80080b8:	68d3      	ldr	r3, [r2, #12]
 80080ba:	f023 0301 	bic.w	r3, r3, #1
{
 80080be:	b430      	push	{r4, r5}

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs( TIMx );
  if ( pHandle->BrakeActionLock == true )
 80080c0:	f890 4070 	ldrb.w	r4, [r0, #112]	; 0x70
 80080c4:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80080c6:	6c53      	ldr	r3, [r2, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 80080c8:	2500      	movs	r5, #0
 80080ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80080ce:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
 80080d2:	6453      	str	r3, [r2, #68]	; 0x44
  if ( pHandle->BrakeActionLock == true )
 80080d4:	b91c      	cbnz	r4, 80080de <R3_2_SwitchOffPWM+0x2a>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80080d6:	f891 30ba 	ldrb.w	r3, [r1, #186]	; 0xba
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d00d      	beq.n	80080fa <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80080de:	f06f 0301 	mvn.w	r3, #1
 80080e2:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80080e4:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 80080e6:	07db      	lsls	r3, r3, #31
 80080e8:	d5fc      	bpl.n	80080e4 <R3_2_SwitchOffPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80080ea:	f06f 0101 	mvn.w	r1, #1
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
 
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 80080ee:	2300      	movs	r3, #0
 80080f0:	6111      	str	r1, [r2, #16]
}
 80080f2:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked=false; 
 80080f4:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
}
 80080f8:	4770      	bx	lr
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80080fa:	e9d1 3408 	ldrd	r3, r4, [r1, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80080fe:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 8008102:	629d      	str	r5, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008104:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008106:	f8b1 50ae 	ldrh.w	r5, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800810a:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 800810e:	62a5      	str	r5, [r4, #40]	; 0x28
 8008110:	6299      	str	r1, [r3, #40]	; 0x28
}
 8008112:	e7e4      	b.n	80080de <R3_2_SwitchOffPWM+0x2a>

08008114 <R3_2_RLGetPhaseCurrents>:
  *         during RL detection phase
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 8008114:	b430      	push	{r4, r5}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008116:	6f44      	ldr	r4, [r0, #116]	; 0x74
  int32_t wAux;

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8008118:	6e03      	ldr	r3, [r0, #96]	; 0x60
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800811a:	68a5      	ldr	r5, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800811c:	686a      	ldr	r2, [r5, #4]
 800811e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8008122:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008126:	606a      	str	r2, [r5, #4]
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8008128:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
  
  /* Check saturation */
  if ( wAux > -INT16_MAX )
 800812c:	4a0c      	ldr	r2, [pc, #48]	; (8008160 <R3_2_RLGetPhaseCurrents+0x4c>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 800812e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8008132:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008134:	6800      	ldr	r0, [r0, #0]
 8008136:	1a1b      	subs	r3, r3, r0
  if ( wAux > -INT16_MAX )
 8008138:	4293      	cmp	r3, r2
 800813a:	db05      	blt.n	8008148 <R3_2_RLGetPhaseCurrents+0x34>
  {
    if ( wAux < INT16_MAX )
 800813c:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8008140:	4293      	cmp	r3, r2
 8008142:	dc0a      	bgt.n	800815a <R3_2_RLGetPhaseCurrents+0x46>
 8008144:	b21b      	sxth	r3, r3
 8008146:	e000      	b.n	800814a <R3_2_RLGetPhaseCurrents+0x36>
 8008148:	4b06      	ldr	r3, [pc, #24]	; (8008164 <R3_2_RLGetPhaseCurrents+0x50>)
  else
  {
    wAux = -INT16_MAX;
  }

  pStator_Currents->a = (int16_t)wAux;
 800814a:	2200      	movs	r2, #0
 800814c:	f363 020f 	bfi	r2, r3, #0, #16
 8008150:	f363 421f 	bfi	r2, r3, #16, #16
  pStator_Currents->b = (int16_t)wAux;
}
 8008154:	bc30      	pop	{r4, r5}
  pStator_Currents->a = (int16_t)wAux;
 8008156:	600a      	str	r2, [r1, #0]
}
 8008158:	4770      	bx	lr
 800815a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800815e:	e7f4      	b.n	800814a <R3_2_RLGetPhaseCurrents+0x36>
 8008160:	ffff8002 	.word	0xffff8002
 8008164:	ffff8001 	.word	0xffff8001

08008168 <R3_2_RLTurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008168:	6f41      	ldr	r1, [r0, #116]	; 0x74

  pHandle->ADCRegularLocked=true;
 800816a:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800816c:	688a      	ldr	r2, [r1, #8]
  pHandle->ADCRegularLocked=true;
 800816e:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008172:	2000      	movs	r0, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008174:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008178:	6350      	str	r0, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800817a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800817c:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 800817e:	07db      	lsls	r3, r3, #31
 8008180:	d5fc      	bpl.n	800817c <R3_2_RLTurnOnLowSides+0x14>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008182:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8008184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008188:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800818a:	f891 30ba 	ldrb.w	r3, [r1, #186]	; 0xba
 800818e:	2b02      	cmp	r3, #2
 8008190:	d000      	beq.n	8008194 <R3_2_RLTurnOnLowSides+0x2c>
 8008192:	4770      	bx	lr
{
 8008194:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008196:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800819a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800819c:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80081a0:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80081a4:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BSRR, PinMask);
 80081a8:	61ae      	str	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80081aa:	6284      	str	r4, [r0, #40]	; 0x28
  }
  return;
}
 80081ac:	bc70      	pop	{r4, r5, r6}
 80081ae:	629a      	str	r2, [r3, #40]	; 0x28
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop

080081b4 <R3_2_RLSwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80081b4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;

  pHandle->ADCRegularLocked=true;
 80081b6:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80081b8:	688b      	ldr	r3, [r1, #8]
{
 80081ba:	b4f0      	push	{r4, r5, r6, r7}
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80081bc:	e9d1 5400 	ldrd	r5, r4, [r1]
  pHandle->ADCRegularLocked=true;
 80081c0:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081c4:	f06f 0201 	mvn.w	r2, #1
 80081c8:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80081ca:	691a      	ldr	r2, [r3, #16]
  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 80081cc:	07d6      	lsls	r6, r2, #31
 80081ce:	d5fc      	bpl.n	80081ca <R3_2_RLSwitchOnPWM+0x16>
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  LL_TIM_OC_SetCompareCH1( TIMx, 1u );
  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod ) - 5u );
 80081d0:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081d4:	f06f 0701 	mvn.w	r7, #1
 80081d8:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081da:	2601      	movs	r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081dc:	611f      	str	r7, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081de:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 80081e0:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80081e2:	691a      	ldr	r2, [r3, #16]

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 80081e4:	07d2      	lsls	r2, r2, #31
 80081e6:	d5fc      	bpl.n	80081e2 <R3_2_RLSwitchOnPWM+0x2e>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80081e8:	68da      	ldr	r2, [r3, #12]
 80081ea:	f042 0201 	orr.w	r2, r2, #1
 80081ee:	60da      	str	r2, [r3, #12]

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 80081f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081f6:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80081f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081fe:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008200:	f891 20ba 	ldrb.w	r2, [r1, #186]	; 0xba
 8008204:	2a02      	cmp	r2, #2
 8008206:	d00f      	beq.n	8008228 <R3_2_RLSwitchOnPWM+0x74>
    }
  }

  /* set the sector that correspond to Phase B and C sampling
   * B will be sampled by ADCx_1 */
  pHdl->Sector = SECTOR_4;
 8008208:	2303      	movs	r3, #3
 800820a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  MODIFY_REG(ADCx->CR,
 800820e:	68aa      	ldr	r2, [r5, #8]
 8008210:	4913      	ldr	r1, [pc, #76]	; (8008260 <R3_2_RLSwitchOnPWM+0xac>)
 8008212:	400a      	ands	r2, r1
 8008214:	f042 0208 	orr.w	r2, r2, #8
 8008218:	60aa      	str	r2, [r5, #8]
 800821a:	68a3      	ldr	r3, [r4, #8]
 800821c:	400b      	ands	r3, r1
 800821e:	f043 0308 	orr.w	r3, r3, #8
 8008222:	60a3      	str	r3, [r4, #8]

  LL_ADC_INJ_StartConversion( ADCx_1 );
  LL_ADC_INJ_StartConversion( ADCx_2 );

  return;
}
 8008224:	bcf0      	pop	{r4, r5, r6, r7}
 8008226:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008228:	6a1a      	ldr	r2, [r3, #32]
 800822a:	f240 5355 	movw	r3, #1365	; 0x555
 800822e:	421a      	tst	r2, r3
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008230:	e9d1 3608 	ldrd	r3, r6, [r1, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008234:	f8b1 20ac 	ldrh.w	r2, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008238:	d008      	beq.n	800824c <R3_2_RLSwitchOnPWM+0x98>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800823a:	619a      	str	r2, [r3, #24]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800823c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800823e:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008242:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008246:	61b7      	str	r7, [r6, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8008248:	629a      	str	r2, [r3, #40]	; 0x28
}
 800824a:	e7dd      	b.n	8008208 <R3_2_RLSwitchOnPWM+0x54>
  WRITE_REG(GPIOx->BRR, PinMask);
 800824c:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800824e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008250:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008254:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008258:	62b7      	str	r7, [r6, #40]	; 0x28
 800825a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800825c:	e7d4      	b.n	8008208 <R3_2_RLSwitchOnPWM+0x54>
 800825e:	bf00      	nop
 8008260:	7fffffc0 	.word	0x7fffffc0

08008264 <R3_2_SetAOReferenceVoltage>:
{
 8008264:	b430      	push	{r4, r5}
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8008266:	0c84      	lsrs	r4, r0, #18
 8008268:	f004 043c 	and.w	r4, r4, #60	; 0x3c
 800826c:	f101 0508 	add.w	r5, r1, #8
 8008270:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8008272:	5963      	ldr	r3, [r4, r5]
 8008274:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008278:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800827c:	431a      	orrs	r2, r3
 800827e:	5162      	str	r2, [r4, r5]
  SET_BIT(DACx->SWTRIGR,
 8008280:	684a      	ldr	r2, [r1, #4]
 8008282:	f000 0303 	and.w	r3, r0, #3
 8008286:	4313      	orrs	r3, r2
 8008288:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800828a:	680a      	ldr	r2, [r1, #0]
 800828c:	2301      	movs	r3, #1
 800828e:	f000 0010 	and.w	r0, r0, #16
 8008292:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8008296:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800829a:	4b15      	ldr	r3, [pc, #84]	; (80082f0 <R3_2_SetAOReferenceVoltage+0x8c>)
 800829c:	d014      	beq.n	80082c8 <R3_2_SetAOReferenceVoltage+0x64>
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4c14      	ldr	r4, [pc, #80]	; (80082f4 <R3_2_SetAOReferenceVoltage+0x90>)
  SET_BIT(DACx->CR,
 80082a2:	680a      	ldr	r2, [r1, #0]
 80082a4:	fba4 4303 	umull	r4, r3, r4, r3
 80082a8:	0cdb      	lsrs	r3, r3, #19
 80082aa:	00db      	lsls	r3, r3, #3
 80082ac:	4310      	orrs	r0, r2
 80082ae:	6008      	str	r0, [r1, #0]
 80082b0:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 80082b2:	9b00      	ldr	r3, [sp, #0]
 80082b4:	b12b      	cbz	r3, 80082c2 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80082b6:	9b00      	ldr	r3, [sp, #0]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 80082bc:	9b00      	ldr	r3, [sp, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1f9      	bne.n	80082b6 <R3_2_SetAOReferenceVoltage+0x52>
}
 80082c2:	b002      	add	sp, #8
 80082c4:	bc30      	pop	{r4, r5}
 80082c6:	4770      	bx	lr
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80082c8:	4a0a      	ldr	r2, [pc, #40]	; (80082f4 <R3_2_SetAOReferenceVoltage+0x90>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	fba2 2303 	umull	r2, r3, r2, r3
 80082d0:	0cdb      	lsrs	r3, r3, #19
 80082d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80082d6:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80082d8:	9b01      	ldr	r3, [sp, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0f1      	beq.n	80082c2 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80082de:	9b01      	ldr	r3, [sp, #4]
 80082e0:	3b01      	subs	r3, #1
 80082e2:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1f9      	bne.n	80082de <R3_2_SetAOReferenceVoltage+0x7a>
}
 80082ea:	b002      	add	sp, #8
 80082ec:	bc30      	pop	{r4, r5}
 80082ee:	4770      	bx	lr
 80082f0:	20000578 	.word	0x20000578
 80082f4:	431bde83 	.word	0x431bde83

080082f8 <R3_2_Init>:
{
 80082f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fc:	4607      	mov	r7, r0
 80082fe:	b087      	sub	sp, #28
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008300:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    if ( TIMx == TIM1 )
 8008302:	f8df e284 	ldr.w	lr, [pc, #644]	; 8008588 <R3_2_Init+0x290>
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
 8008306:	681d      	ldr	r5, [r3, #0]
  DAC_TypeDef * DAC_OCPAx = pHandle->pParams_str->DAC_OCP_ASelection;
 8008308:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800830a:	686a      	ldr	r2, [r5, #4]
 800830c:	9100      	str	r1, [sp, #0]
  DAC_TypeDef * DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800830e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008310:	9101      	str	r1, [sp, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008312:	2004      	movs	r0, #4
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8008314:	6b59      	ldr	r1, [r3, #52]	; 0x34
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008316:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800831a:	9102      	str	r1, [sp, #8]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800831c:	f022 0204 	bic.w	r2, r2, #4
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008320:	e9d3 6401 	ldrd	r6, r4, [r3, #4]
  DAC_TypeDef * DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8008324:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8008326:	9103      	str	r1, [sp, #12]
  COMP_TypeDef * COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8008328:	e9d3 ba04 	ldrd	fp, sl, [r3, #16]
  COMP_TypeDef * COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800832c:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
 8008330:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008332:	6028      	str	r0, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008334:	686a      	ldr	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008336:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008338:	f022 0220 	bic.w	r2, r2, #32
 800833c:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800833e:	6029      	str	r1, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008340:	6872      	ldr	r2, [r6, #4]
 8008342:	f022 0204 	bic.w	r2, r2, #4
 8008346:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008348:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800834a:	6872      	ldr	r2, [r6, #4]
 800834c:	f022 0220 	bic.w	r2, r2, #32
 8008350:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008352:	6031      	str	r1, [r6, #0]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008354:	498b      	ldr	r1, [pc, #556]	; (8008584 <R3_2_Init+0x28c>)
 8008356:	690a      	ldr	r2, [r1, #16]
    if ( TIMx == TIM1 )
 8008358:	4574      	cmp	r4, lr
 800835a:	bf0c      	ite	eq
 800835c:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 8008360:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 8008364:	610a      	str	r2, [r1, #16]
    if ( OPAMPParams != NULL )
 8008366:	f1bc 0f00 	cmp.w	ip, #0
 800836a:	d014      	beq.n	8008396 <R3_2_Init+0x9e>
     if (OPAMPParams -> OPAMPx_1 != NULL ) 
 800836c:	f8dc 2000 	ldr.w	r2, [ip]
 8008370:	b11a      	cbz	r2, 800837a <R3_2_Init+0x82>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8008372:	6811      	ldr	r1, [r2, #0]
 8008374:	f041 0101 	orr.w	r1, r1, #1
 8008378:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_2 != NULL ) 
 800837a:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800837e:	b11a      	cbz	r2, 8008388 <R3_2_Init+0x90>
 8008380:	6811      	ldr	r1, [r2, #0]
 8008382:	f041 0101 	orr.w	r1, r1, #1
 8008386:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_3 != NULL ) 
 8008388:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800838c:	b11a      	cbz	r2, 8008396 <R3_2_Init+0x9e>
 800838e:	6811      	ldr	r1, [r2, #0]
 8008390:	f041 0101 	orr.w	r1, r1, #1
 8008394:	6011      	str	r1, [r2, #0]
    if ( COMP_OCPAx != NULL )
 8008396:	f1bb 0f00 	cmp.w	fp, #0
 800839a:	d017      	beq.n	80083cc <R3_2_Init+0xd4>
      if (( pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE ) && (DAC_OCPAx != MC_NULL))
 800839c:	f893 20bd 	ldrb.w	r2, [r3, #189]	; 0xbd
 80083a0:	2a01      	cmp	r2, #1
 80083a2:	d007      	beq.n	80083b4 <R3_2_Init+0xbc>
 80083a4:	9a00      	ldr	r2, [sp, #0]
 80083a6:	b12a      	cbz	r2, 80083b4 <R3_2_Init+0xbc>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx, ( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80083a8:	4611      	mov	r1, r2
 80083aa:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80083ac:	f8b3 20b6 	ldrh.w	r2, [r3, #182]	; 0xb6
 80083b0:	f7ff ff58 	bl	8008264 <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80083b4:	f8db 3000 	ldr.w	r3, [fp]
 80083b8:	f043 0301 	orr.w	r3, r3, #1
 80083bc:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80083c0:	f8db 3000 	ldr.w	r3, [fp]
 80083c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083c8:	f8cb 3000 	str.w	r3, [fp]
    if ( COMP_OCPBx != NULL )
 80083cc:	f1ba 0f00 	cmp.w	sl, #0
 80083d0:	d018      	beq.n	8008404 <R3_2_Init+0x10c>
      if (( pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE ) && (DAC_OCPBx != MC_NULL))
 80083d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083d4:	f893 20be 	ldrb.w	r2, [r3, #190]	; 0xbe
 80083d8:	2a01      	cmp	r2, #1
 80083da:	d007      	beq.n	80083ec <R3_2_Init+0xf4>
 80083dc:	9a01      	ldr	r2, [sp, #4]
 80083de:	b12a      	cbz	r2, 80083ec <R3_2_Init+0xf4>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80083e0:	4611      	mov	r1, r2
 80083e2:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80083e4:	f8b3 20b6 	ldrh.w	r2, [r3, #182]	; 0xb6
 80083e8:	f7ff ff3c 	bl	8008264 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80083ec:	f8da 3000 	ldr.w	r3, [sl]
 80083f0:	f043 0301 	orr.w	r3, r3, #1
 80083f4:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80083f8:	f8da 3000 	ldr.w	r3, [sl]
 80083fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008400:	f8ca 3000 	str.w	r3, [sl]
    if ( COMP_OCPCx != NULL )
 8008404:	f1b9 0f00 	cmp.w	r9, #0
 8008408:	d018      	beq.n	800843c <R3_2_Init+0x144>
      if (( pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE )  && (DAC_OCPCx != MC_NULL))
 800840a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800840c:	f893 20bf 	ldrb.w	r2, [r3, #191]	; 0xbf
 8008410:	2a01      	cmp	r2, #1
 8008412:	d007      	beq.n	8008424 <R3_2_Init+0x12c>
 8008414:	9a02      	ldr	r2, [sp, #8]
 8008416:	b12a      	cbz	r2, 8008424 <R3_2_Init+0x12c>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 8008418:	4611      	mov	r1, r2
 800841a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800841c:	f8b3 20b6 	ldrh.w	r2, [r3, #182]	; 0xb6
 8008420:	f7ff ff20 	bl	8008264 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008424:	f8d9 3000 	ldr.w	r3, [r9]
 8008428:	f043 0301 	orr.w	r3, r3, #1
 800842c:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008430:	f8d9 3000 	ldr.w	r3, [r9]
 8008434:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008438:	f8c9 3000 	str.w	r3, [r9]
    if ( COMP_OVPx != NULL )
 800843c:	f1b8 0f00 	cmp.w	r8, #0
 8008440:	d018      	beq.n	8008474 <R3_2_Init+0x17c>
      if (( pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE ) && (DAC_OVPx != MC_NULL))
 8008442:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008444:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8008448:	2a01      	cmp	r2, #1
 800844a:	d007      	beq.n	800845c <R3_2_Init+0x164>
 800844c:	9a03      	ldr	r2, [sp, #12]
 800844e:	b12a      	cbz	r2, 800845c <R3_2_Init+0x164>
          R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,( uint16_t )( pHandle->pParams_str->DAC_OVP_Threshold ) );
 8008450:	4611      	mov	r1, r2
 8008452:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008454:	f8b3 20b8 	ldrh.w	r2, [r3, #184]	; 0xb8
 8008458:	f7ff ff04 	bl	8008264 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800845c:	f8d8 3000 	ldr.w	r3, [r8]
 8008460:	f043 0301 	orr.w	r3, r3, #1
 8008464:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008468:	f8d8 3000 	ldr.w	r3, [r8]
 800846c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008470:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008474:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled (ADCx_1) == 0)
 8008476:	07d8      	lsls	r0, r3, #31
 8008478:	d56c      	bpl.n	8008554 <R3_2_Init+0x25c>
 800847a:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 800847c:	07d9      	lsls	r1, r3, #31
 800847e:	d575      	bpl.n	800856c <R3_2_Init+0x274>
  volatile uint32_t Brk2Timeout = 1000;
 8008480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008484:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008486:	6823      	ldr	r3, [r4, #0]
  if ( pHandle->pParams_str->FreqRatio == 2u )
 8008488:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800848a:	f023 0301 	bic.w	r3, r3, #1
 800848e:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008490:	6863      	ldr	r3, [r4, #4]
 8008492:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800849a:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800849c:	69a3      	ldr	r3, [r4, #24]
 800849e:	f043 0308 	orr.w	r3, r3, #8
 80084a2:	61a3      	str	r3, [r4, #24]
 80084a4:	69a3      	ldr	r3, [r4, #24]
 80084a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80084aa:	61a3      	str	r3, [r4, #24]
 80084ac:	69e3      	ldr	r3, [r4, #28]
 80084ae:	f043 0308 	orr.w	r3, r3, #8
 80084b2:	61e3      	str	r3, [r4, #28]
 80084b4:	69e3      	ldr	r3, [r4, #28]
 80084b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80084ba:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80084bc:	6963      	ldr	r3, [r4, #20]
 80084be:	f043 0301 	orr.w	r3, r3, #1
 80084c2:	6163      	str	r3, [r4, #20]
 80084c4:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 80084c8:	2b02      	cmp	r3, #2
 80084ca:	d029      	beq.n	8008520 <R3_2_Init+0x228>
    if ( pHandle->_Super.Motor == M1 )
 80084cc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80084d0:	b92b      	cbnz	r3, 80084de <R3_2_Init+0x1e6>
      if ( pHandle->pParams_str->RepetitionCounter == 1u )
 80084d2:	f892 30bb 	ldrb.w	r3, [r2, #187]	; 0xbb
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d030      	beq.n	800853c <R3_2_Init+0x244>
      else if ( pHandle->pParams_str->RepetitionCounter == 3u )
 80084da:	2b03      	cmp	r3, #3
 80084dc:	d04a      	beq.n	8008574 <R3_2_Init+0x27c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80084de:	f06f 0380 	mvn.w	r3, #128	; 0x80
 80084e2:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 80084e4:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
 80084e8:	b16b      	cbz	r3, 8008506 <R3_2_Init+0x20e>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	05da      	lsls	r2, r3, #23
 80084ee:	d50a      	bpl.n	8008506 <R3_2_Init+0x20e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80084f0:	f46f 7280 	mvn.w	r2, #256	; 0x100
    while ((LL_TIM_IsActiveFlag_BRK2 (TIMx) == 1u) && (Brk2Timeout != 0u) )
 80084f4:	9b05      	ldr	r3, [sp, #20]
 80084f6:	b133      	cbz	r3, 8008506 <R3_2_Init+0x20e>
 80084f8:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 80084fa:	9b05      	ldr	r3, [sp, #20]
 80084fc:	3b01      	subs	r3, #1
 80084fe:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	05db      	lsls	r3, r3, #23
 8008504:	d4f6      	bmi.n	80084f4 <R3_2_Init+0x1fc>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008506:	68e3      	ldr	r3, [r4, #12]
 8008508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800850c:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 800850e:	6a23      	ldr	r3, [r4, #32]
 8008510:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008514:	f043 0305 	orr.w	r3, r3, #5
 8008518:	6223      	str	r3, [r4, #32]
}
 800851a:	b007      	add	sp, #28
 800851c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 8008520:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008524:	2b01      	cmp	r3, #1
 8008526:	d109      	bne.n	800853c <R3_2_Init+0x244>
      if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8008528:	f892 10bb 	ldrb.w	r1, [r2, #187]	; 0xbb
 800852c:	2903      	cmp	r1, #3
 800852e:	d105      	bne.n	800853c <R3_2_Init+0x244>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008530:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008532:	6963      	ldr	r3, [r4, #20]
 8008534:	f043 0301 	orr.w	r3, r3, #1
 8008538:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800853a:	6321      	str	r1, [r4, #48]	; 0x30
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 800853c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8008540:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008542:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008544:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008548:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 800854a:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1cb      	bne.n	80084ea <R3_2_Init+0x1f2>
 8008552:	e7d8      	b.n	8008506 <R3_2_Init+0x20e>
      R3_2_ADCxInit (ADCx_1);
 8008554:	4628      	mov	r0, r5
 8008556:	f7ff fc41 	bl	8007ddc <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800855a:	2340      	movs	r3, #64	; 0x40
 800855c:	602b      	str	r3, [r5, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800855e:	686b      	ldr	r3, [r5, #4]
 8008560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008564:	606b      	str	r3, [r5, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008566:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 8008568:	07d9      	lsls	r1, r3, #31
 800856a:	d489      	bmi.n	8008480 <R3_2_Init+0x188>
      R3_2_ADCxInit (ADCx_2);
 800856c:	4630      	mov	r0, r6
 800856e:	f7ff fc35 	bl	8007ddc <R3_2_ADCxInit>
 8008572:	e785      	b.n	8008480 <R3_2_Init+0x188>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008574:	2101      	movs	r1, #1
 8008576:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008578:	6961      	ldr	r1, [r4, #20]
 800857a:	f041 0101 	orr.w	r1, r1, #1
 800857e:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008580:	6323      	str	r3, [r4, #48]	; 0x30
}
 8008582:	e7ac      	b.n	80084de <R3_2_Init+0x1e6>
 8008584:	e0042000 	.word	0xe0042000
 8008588:	40012c00 	.word	0x40012c00

0800858c <R3_2_CurrentReadingPolarization>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800858c:	6f43      	ldr	r3, [r0, #116]	; 0x74
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 800858e:	4946      	ldr	r1, [pc, #280]	; (80086a8 <R3_2_CurrentReadingPolarization+0x11c>)
{
 8008590:	b5f0      	push	{r4, r5, r6, r7, lr}
  pHandle->PhaseAOffset = 0u;
 8008592:	2200      	movs	r2, #0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008594:	689d      	ldr	r5, [r3, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008596:	e9d3 7600 	ldrd	r7, r6, [r3]
  pHandle->PolarizationCounter = 0u;
 800859a:	f880 206c 	strb.w	r2, [r0, #108]	; 0x6c
  CLEAR_BIT(TIMx->CCER, Channels);
 800859e:	6a2b      	ldr	r3, [r5, #32]
  pHandle->PhaseAOffset = 0u;
 80085a0:	65c2      	str	r2, [r0, #92]	; 0x5c
 80085a2:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 80085a6:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseCOffset = 0u;
 80085aa:	e9c0 2218 	strd	r2, r2, [r0, #96]	; 0x60
 80085ae:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 80085b0:	4b3e      	ldr	r3, [pc, #248]	; (80086ac <R3_2_CurrentReadingPolarization+0x120>)
 80085b2:	6183      	str	r3, [r0, #24]
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80085b4:	2280      	movs	r2, #128	; 0x80
  pHandle->PolarizationSector=SECTOR_5;
 80085b6:	2304      	movs	r3, #4
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80085b8:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
{
 80085bc:	b083      	sub	sp, #12
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80085be:	6041      	str	r1, [r0, #4]
  pHandle->PolarizationSector=SECTOR_5;
 80085c0:	f880 306d 	strb.w	r3, [r0, #109]	; 0x6d
  pHandle->_Super.Sector = SECTOR_5;   
 80085c4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
{
 80085c8:	4604      	mov	r4, r0
  R3_2_SwitchOnPWM( &pHandle->_Super );
 80085ca:	f7ff fd29 	bl	8008020 <R3_2_SwitchOnPWM>
  while ( ((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF )
 80085ce:	4a38      	ldr	r2, [pc, #224]	; (80086b0 <R3_2_CurrentReadingPolarization+0x124>)
 80085d0:	686b      	ldr	r3, [r5, #4]
 80085d2:	4013      	ands	r3, r2
 80085d4:	2b70      	cmp	r3, #112	; 0x70
 80085d6:	d1fb      	bne.n	80085d0 <R3_2_CurrentReadingPolarization+0x44>
  MODIFY_REG(ADCx->CR,
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	4936      	ldr	r1, [pc, #216]	; (80086b4 <R3_2_CurrentReadingPolarization+0x128>)
  waitForPolarizationEnd( TIMx,
 80085dc:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80085de:	400a      	ands	r2, r1
 80085e0:	f042 0208 	orr.w	r2, r2, #8
 80085e4:	60ba      	str	r2, [r7, #8]
 80085e6:	68b3      	ldr	r3, [r6, #8]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 80085e8:	4f33      	ldr	r7, [pc, #204]	; (80086b8 <R3_2_CurrentReadingPolarization+0x12c>)
 80085ea:	400b      	ands	r3, r1
 80085ec:	f043 0308 	orr.w	r3, r3, #8
 80085f0:	60b3      	str	r3, [r6, #8]
  waitForPolarizationEnd( TIMx,
 80085f2:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80085f6:	f104 036c 	add.w	r3, r4, #108	; 0x6c
 80085fa:	f890 20bb 	ldrb.w	r2, [r0, #187]	; 0xbb
 80085fe:	4628      	mov	r0, r5
 8008600:	e9cd 3100 	strd	r3, r1, [sp]
 8008604:	f7ff fa66 	bl	8007ad4 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 8008608:	4620      	mov	r0, r4
 800860a:	f7ff fd53 	bl	80080b4 <R3_2_SwitchOffPWM>
  pHandle->PolarizationCounter = 0u;
 800860e:	2600      	movs	r6, #0
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008610:	4a2a      	ldr	r2, [pc, #168]	; (80086bc <R3_2_CurrentReadingPolarization+0x130>)
 8008612:	6062      	str	r2, [r4, #4]
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008614:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 8008616:	f884 606c 	strb.w	r6, [r4, #108]	; 0x6c
  pHandle->PolarizationSector=SECTOR_1;
 800861a:	f884 606d 	strb.w	r6, [r4, #109]	; 0x6d
  pHandle->_Super.Sector = SECTOR_1;   
 800861e:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008622:	f7ff fcfd 	bl	8008020 <R3_2_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8008626:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008628:	e9dd 3100 	ldrd	r3, r1, [sp]
 800862c:	f892 20bb 	ldrb.w	r2, [r2, #187]	; 0xbb
 8008630:	4628      	mov	r0, r5
 8008632:	f7ff fa4f 	bl	8007ad4 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 8008636:	4620      	mov	r0, r4
 8008638:	f7ff fd3c 	bl	80080b4 <R3_2_SwitchOffPWM>
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800863c:	e9d4 1217 	ldrd	r1, r2, [r4, #92]	; 0x5c
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008640:	6e63      	ldr	r3, [r4, #100]	; 0x64
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointSectX;
 8008642:	481f      	ldr	r0, [pc, #124]	; (80086c0 <R3_2_CurrentReadingPolarization+0x134>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008644:	6067      	str	r7, [r4, #4]
  pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008646:	0909      	lsrs	r1, r1, #4
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008648:	0912      	lsrs	r2, r2, #4
 800864a:	e9c4 1217 	strd	r1, r2, [r4, #92]	; 0x5c
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800864e:	091b      	lsrs	r3, r3, #4
 8008650:	6663      	str	r3, [r4, #100]	; 0x64
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008652:	69ab      	ldr	r3, [r5, #24]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointSectX;
 8008654:	61a0      	str	r0, [r4, #24]
 8008656:	f023 0308 	bic.w	r3, r3, #8
 800865a:	61ab      	str	r3, [r5, #24]
 800865c:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 800865e:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8008662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008666:	61aa      	str	r2, [r5, #24]
 8008668:	69ea      	ldr	r2, [r5, #28]
 800866a:	f022 0208 	bic.w	r2, r2, #8
 800866e:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008670:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008672:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008674:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008676:	69ab      	ldr	r3, [r5, #24]
 8008678:	f043 0308 	orr.w	r3, r3, #8
 800867c:	61ab      	str	r3, [r5, #24]
 800867e:	69ab      	ldr	r3, [r5, #24]
 8008680:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008684:	61ab      	str	r3, [r5, #24]
 8008686:	69eb      	ldr	r3, [r5, #28]
 8008688:	f043 0308 	orr.w	r3, r3, #8
 800868c:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 800868e:	6a2b      	ldr	r3, [r5, #32]
 8008690:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008694:	f043 0305 	orr.w	r3, r3, #5
  pHandle->_Super.Sector=SECTOR_5;
 8008698:	2204      	movs	r2, #4
 800869a:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 800869c:	f884 6070 	strb.w	r6, [r4, #112]	; 0x70
  pHandle->_Super.Sector=SECTOR_5;
 80086a0:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
}
 80086a4:	b003      	add	sp, #12
 80086a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a8:	08007f41 	.word	0x08007f41
 80086ac:	08007e91 	.word	0x08007e91
 80086b0:	02000070 	.word	0x02000070
 80086b4:	7fffffc0 	.word	0x7fffffc0
 80086b8:	080016e9 	.word	0x080016e9
 80086bc:	08007f8d 	.word	0x08007f8d
 80086c0:	08007ecd 	.word	0x08007ecd

080086c4 <R3_2_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086c4:	6f42      	ldr	r2, [r0, #116]	; 0x74
{
 80086c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ca:	4604      	mov	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086cc:	e9d2 5002 	ldrd	r5, r0, [r2, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80086d0:	e9d2 1800 	ldrd	r1, r8, [r2]
  if ( OPAMPParams != NULL )
 80086d4:	2800      	cmp	r0, #0
 80086d6:	d033      	beq.n	8008740 <R3_2_TIMx_UP_IRQHandler+0x7c>
    while (ADCx_1->JSQR != 0x0u)
 80086d8:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1fc      	bne.n	80086d8 <R3_2_TIMx_UP_IRQHandler+0x14>
    Opamp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 80086de:	f894 c03a 	ldrb.w	ip, [r4, #58]	; 0x3a
 80086e2:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 80086e6:	68df      	ldr	r7, [r3, #12]
    if (Opamp != NULL )
 80086e8:	b12f      	cbz	r7, 80086f6 <R3_2_TIMx_UP_IRQHandler+0x32>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 80086ea:	6838      	ldr	r0, [r7, #0]
 80086ec:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 80086ee:	f420 7086 	bic.w	r0, r0, #268	; 0x10c
 80086f2:	4330      	orrs	r0, r6
 80086f4:	6038      	str	r0, [r7, #0]
     Opamp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 80086f6:	6a5f      	ldr	r7, [r3, #36]	; 0x24
    if (Opamp != NULL )
 80086f8:	b13f      	cbz	r7, 800870a <R3_2_TIMx_UP_IRQHandler+0x46>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 80086fa:	6838      	ldr	r0, [r7, #0]
 80086fc:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
 8008700:	f420 7386 	bic.w	r3, r0, #268	; 0x10c
 8008704:	ea43 030e 	orr.w	r3, r3, lr
 8008708:	603b      	str	r3, [r7, #0]
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800870a:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 800870e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8008712:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008714:	f8d2 7094 	ldr.w	r7, [r2, #148]	; 0x94
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008718:	4318      	orrs	r0, r3
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800871a:	433b      	orrs	r3, r7
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800871c:	64c8      	str	r0, [r1, #76]	; 0x4c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800871e:	f8c8 304c 	str.w	r3, [r8, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008722:	686b      	ldr	r3, [r5, #4]
 8008724:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008730:	2280      	movs	r2, #128	; 0x80
 8008732:	606b      	str	r3, [r5, #4]
}
 8008734:	f104 0046 	add.w	r0, r4, #70	; 0x46
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008738:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
}
 800873c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008740:	f894 c03a 	ldrb.w	ip, [r4, #58]	; 0x3a
 8008744:	e7e1      	b.n	800870a <R3_2_TIMx_UP_IRQHandler+0x46>
 8008746:	bf00      	nop

08008748 <R3_2_BRK2_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 8008748:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800874c:	b923      	cbnz	r3, 8008758 <R3_2_BRK2_IRQHandler+0x10>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800874e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8008750:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
 8008754:	2a02      	cmp	r2, #2
 8008756:	d004      	beq.n	8008762 <R3_2_BRK2_IRQHandler+0x1a>
  pHandle->OverCurrentFlag = true;
 8008758:	2301      	movs	r3, #1
 800875a:	f880 306e 	strb.w	r3, [r0, #110]	; 0x6e
}
 800875e:	3046      	adds	r0, #70	; 0x46
 8008760:	4770      	bx	lr
{
 8008762:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008764:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008768:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800876c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 800876e:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008770:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008774:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8008778:	628c      	str	r4, [r1, #40]	; 0x28
 800877a:	6293      	str	r3, [r2, #40]	; 0x28
  pHandle->OverCurrentFlag = true;
 800877c:	2301      	movs	r3, #1
 800877e:	f880 306e 	strb.w	r3, [r0, #110]	; 0x6e
}
 8008782:	bc30      	pop	{r4, r5}
 8008784:	3046      	adds	r0, #70	; 0x46
 8008786:	4770      	bx	lr

08008788 <R3_2_BRK_IRQHandler>:
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008788:	6f42      	ldr	r2, [r0, #116]	; 0x74
{
 800878a:	4603      	mov	r3, r0
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800878c:	6890      	ldr	r0, [r2, #8]
 800878e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  pHandle->OverVoltageFlag = true;
 8008790:	2101      	movs	r1, #1
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008792:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008796:	6442      	str	r2, [r0, #68]	; 0x44
}
 8008798:	f103 0046 	add.w	r0, r3, #70	; 0x46
  pHandle->OverVoltageFlag = true;
 800879c:	f883 106f 	strb.w	r1, [r3, #111]	; 0x6f
  pHandle->BrakeActionLock = true;
 80087a0:	f883 1070 	strb.w	r1, [r3, #112]	; 0x70
}
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop

080087a8 <R3_2_IsOverCurrentOccurred>:
{
 80087a8:	4603      	mov	r3, r0
  if ( pHandle->OverVoltageFlag == true )
 80087aa:	f890 006f 	ldrb.w	r0, [r0, #111]	; 0x6f
 80087ae:	b160      	cbz	r0, 80087ca <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 80087b6:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 80087b8:	2002      	movs	r0, #2
  if ( pHandle->OverCurrentFlag == true )
 80087ba:	f893 206e 	ldrb.w	r2, [r3, #110]	; 0x6e
 80087be:	b11a      	cbz	r2, 80087c8 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 80087c0:	2200      	movs	r2, #0
    retVal |= MC_BREAK_IN;
 80087c2:	4608      	mov	r0, r1
    pHandle->OverCurrentFlag = false;
 80087c4:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
}
 80087c8:	4770      	bx	lr
 80087ca:	2140      	movs	r1, #64	; 0x40
 80087cc:	e7f5      	b.n	80087ba <R3_2_IsOverCurrentOccurred+0x12>
 80087ce:	bf00      	nop

080087d0 <R3_2_RLDetectionModeEnable>:
  if ( pHandle->_Super.RLDetectionMode == false )
 80087d0:	f890 1047 	ldrb.w	r1, [r0, #71]	; 0x47
{
 80087d4:	b410      	push	{r4}
  if ( pHandle->_Super.RLDetectionMode == false )
 80087d6:	2900      	cmp	r1, #0
 80087d8:	d13c      	bne.n	8008854 <R3_2_RLDetectionModeEnable+0x84>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80087da:	6f44      	ldr	r4, [r0, #116]	; 0x74
 80087dc:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 80087de:	699a      	ldr	r2, [r3, #24]
 80087e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80087e4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80087e8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80087ec:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80087ee:	6a1a      	ldr	r2, [r3, #32]
 80087f0:	f042 0201 	orr.w	r2, r2, #1
 80087f4:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80087f6:	6a1a      	ldr	r2, [r3, #32]
 80087f8:	f022 0204 	bic.w	r2, r2, #4
 80087fc:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087fe:	6359      	str	r1, [r3, #52]	; 0x34
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008800:	f894 20ba 	ldrb.w	r2, [r4, #186]	; 0xba
 8008804:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008806:	f103 0118 	add.w	r1, r3, #24
 800880a:	d031      	beq.n	8008870 <R3_2_RLDetectionModeEnable+0xa0>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800880c:	2a02      	cmp	r2, #2
 800880e:	d10f      	bne.n	8008830 <R3_2_RLDetectionModeEnable+0x60>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008810:	699a      	ldr	r2, [r3, #24]
 8008812:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008816:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800881a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800881e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008820:	6a1a      	ldr	r2, [r3, #32]
 8008822:	f042 0210 	orr.w	r2, r2, #16
 8008826:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008828:	6a1a      	ldr	r2, [r3, #32]
 800882a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800882e:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008830:	684a      	ldr	r2, [r1, #4]
 8008832:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008836:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800883a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 800883e:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008840:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008842:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8008844:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008848:	621a      	str	r2, [r3, #32]
 800884a:	6a1a      	ldr	r2, [r3, #32]
 800884c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008850:	621a      	str	r2, [r3, #32]
 8008852:	65c1      	str	r1, [r0, #92]	; 0x5c
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008854:	4b0f      	ldr	r3, [pc, #60]	; (8008894 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008856:	4910      	ldr	r1, [pc, #64]	; (8008898 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008858:	4a10      	ldr	r2, [pc, #64]	; (800889c <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800885a:	4c11      	ldr	r4, [pc, #68]	; (80088a0 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800885c:	6043      	str	r3, [r0, #4]
  pHandle->_Super.RLDetectionMode = true;
 800885e:	2301      	movs	r3, #1
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008860:	6144      	str	r4, [r0, #20]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008862:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008866:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 800886a:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 800886e:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008870:	699a      	ldr	r2, [r3, #24]
 8008872:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008876:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800887a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800887e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008880:	6a1a      	ldr	r2, [r3, #32]
 8008882:	f022 0210 	bic.w	r2, r2, #16
 8008886:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008888:	6a1a      	ldr	r2, [r3, #32]
 800888a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800888e:	621a      	str	r2, [r3, #32]
}
 8008890:	e7ce      	b.n	8008830 <R3_2_RLDetectionModeEnable+0x60>
 8008892:	bf00      	nop
 8008894:	08008115 	.word	0x08008115
 8008898:	080081b5 	.word	0x080081b5
 800889c:	080080b5 	.word	0x080080b5
 80088a0:	08008169 	.word	0x08008169

080088a4 <R3_2_RLDetectionModeDisable>:
  if ( pHandle->_Super.RLDetectionMode == true )
 80088a4:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d059      	beq.n	8008960 <R3_2_RLDetectionModeDisable+0xbc>
{
 80088ac:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80088ae:	6f44      	ldr	r4, [r0, #116]	; 0x74
 80088b0:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 80088b2:	699a      	ldr	r2, [r3, #24]
 80088b4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80088b8:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80088bc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80088c0:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80088c2:	6a1a      	ldr	r2, [r3, #32]
 80088c4:	f042 0201 	orr.w	r2, r2, #1
 80088c8:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 80088ca:	f894 20ba 	ldrb.w	r2, [r4, #186]	; 0xba
 80088ce:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80088d0:	f103 0518 	add.w	r5, r3, #24
 80088d4:	d045      	beq.n	8008962 <R3_2_RLDetectionModeDisable+0xbe>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80088d6:	2a02      	cmp	r2, #2
 80088d8:	d103      	bne.n	80088e2 <R3_2_RLDetectionModeDisable+0x3e>
  CLEAR_BIT(TIMx->CCER, Channels);
 80088da:	6a1a      	ldr	r2, [r3, #32]
 80088dc:	f022 0204 	bic.w	r2, r2, #4
 80088e0:	621a      	str	r2, [r3, #32]
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 80088e2:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 80088e6:	0849      	lsrs	r1, r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80088e8:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 80088ea:	699a      	ldr	r2, [r3, #24]
 80088ec:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80088f0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80088f4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80088f8:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80088fa:	6a1a      	ldr	r2, [r3, #32]
 80088fc:	f042 0210 	orr.w	r2, r2, #16
 8008900:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008902:	f894 20ba 	ldrb.w	r2, [r4, #186]	; 0xba
 8008906:	2a01      	cmp	r2, #1
 8008908:	d035      	beq.n	8008976 <R3_2_RLDetectionModeDisable+0xd2>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800890a:	2a02      	cmp	r2, #2
 800890c:	d103      	bne.n	8008916 <R3_2_RLDetectionModeDisable+0x72>
  CLEAR_BIT(TIMx->CCER, Channels);
 800890e:	6a1a      	ldr	r2, [r3, #32]
 8008910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008914:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008916:	6399      	str	r1, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008918:	686a      	ldr	r2, [r5, #4]
 800891a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800891e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008922:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008926:	606a      	str	r2, [r5, #4]
  SET_BIT(TIMx->CCER, Channels);
 8008928:	6a1a      	ldr	r2, [r3, #32]
 800892a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800892e:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008930:	f894 20ba 	ldrb.w	r2, [r4, #186]	; 0xba
 8008934:	2a01      	cmp	r2, #1
 8008936:	d019      	beq.n	800896c <R3_2_RLDetectionModeDisable+0xc8>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008938:	2a02      	cmp	r2, #2
 800893a:	d103      	bne.n	8008944 <R3_2_RLDetectionModeDisable+0xa0>
  CLEAR_BIT(TIMx->CCER, Channels);
 800893c:	6a1a      	ldr	r2, [r3, #32]
 800893e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008942:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008944:	4c0e      	ldr	r4, [pc, #56]	; (8008980 <R3_2_RLDetectionModeDisable+0xdc>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008946:	4a0f      	ldr	r2, [pc, #60]	; (8008984 <R3_2_RLDetectionModeDisable+0xe0>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008948:	63d9      	str	r1, [r3, #60]	; 0x3c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800894a:	4e0f      	ldr	r6, [pc, #60]	; (8008988 <R3_2_RLDetectionModeDisable+0xe4>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800894c:	4d0f      	ldr	r5, [pc, #60]	; (800898c <R3_2_RLDetectionModeDisable+0xe8>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800894e:	6046      	str	r6, [r0, #4]
    pHandle->_Super.RLDetectionMode = false;
 8008950:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008952:	e9c0 2402 	strd	r2, r4, [r0, #8]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008956:	6145      	str	r5, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8008958:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 800895c:	bc70      	pop	{r4, r5, r6}
 800895e:	4770      	bx	lr
 8008960:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008962:	6a1a      	ldr	r2, [r3, #32]
 8008964:	f042 0204 	orr.w	r2, r2, #4
 8008968:	621a      	str	r2, [r3, #32]
}
 800896a:	e7ba      	b.n	80088e2 <R3_2_RLDetectionModeDisable+0x3e>
  SET_BIT(TIMx->CCER, Channels);
 800896c:	6a1a      	ldr	r2, [r3, #32]
 800896e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008972:	621a      	str	r2, [r3, #32]
}
 8008974:	e7e6      	b.n	8008944 <R3_2_RLDetectionModeDisable+0xa0>
  SET_BIT(TIMx->CCER, Channels);
 8008976:	6a1a      	ldr	r2, [r3, #32]
 8008978:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800897c:	621a      	str	r2, [r3, #32]
}
 800897e:	e7ca      	b.n	8008916 <R3_2_RLDetectionModeDisable+0x72>
 8008980:	08008021 	.word	0x08008021
 8008984:	080080b5 	.word	0x080080b5
 8008988:	080016e9 	.word	0x080016e9
 800898c:	08007fd1 	.word	0x08007fd1

08008990 <R3_2_RLDetectionModeSetDuty>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008990:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8008992:	689b      	ldr	r3, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008994:	69da      	ldr	r2, [r3, #28]
{
 8008996:	b470      	push	{r4, r5, r6}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008998:	f8b0 4068 	ldrh.w	r4, [r0, #104]	; 0x68
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 800899c:	f8b0 6056 	ldrh.w	r6, [r0, #86]	; 0x56
 80089a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 80089a4:	fb01 f104 	mul.w	r1, r1, r4
  pHandle->ADCRegularLocked=true;
 80089a8:	2501      	movs	r5, #1
 80089aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80089ae:	f880 5078 	strb.w	r5, [r0, #120]	; 0x78
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 80089b2:	0c09      	lsrs	r1, r1, #16
  LL_TIM_OC_SetCompareCH3(TIMx, ( uint32_t )pHandle->_Super.Toff);
 80089b4:	f8b0 5058 	ldrh.w	r5, [r0, #88]	; 0x58
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 80089b8:	8641      	strh	r1, [r0, #50]	; 0x32
 80089ba:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 80089be:	1ba4      	subs	r4, r4, r6
 80089c0:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80089c2:	641c      	str	r4, [r3, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 80089c4:	63dd      	str	r5, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 80089c6:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80089c8:	685a      	ldr	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 80089ca:	8f01      	ldrh	r1, [r0, #56]	; 0x38
 80089cc:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80089d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80089d4:	f042 0270 	orr.w	r2, r2, #112	; 0x70
  pHdl->Sector = SECTOR_4;
 80089d8:	2403      	movs	r4, #3
 80089da:	605a      	str	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 80089dc:	2901      	cmp	r1, #1
  pHdl->Sector = SECTOR_4;
 80089de:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80089e2:	685b      	ldr	r3, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 80089e4:	d007      	beq.n	80089f6 <R3_2_RLDetectionModeSetDuty+0x66>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80089e6:	4a06      	ldr	r2, [pc, #24]	; (8008a00 <R3_2_RLDetectionModeSetDuty+0x70>)
 80089e8:	4213      	tst	r3, r2
    hAux = MC_FOC_DURATION;
 80089ea:	bf14      	ite	ne
 80089ec:	2101      	movne	r1, #1
 80089ee:	2100      	moveq	r1, #0
}
 80089f0:	4608      	mov	r0, r1
 80089f2:	bc70      	pop	{r4, r5, r6}
 80089f4:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 80089f6:	2300      	movs	r3, #0
 80089f8:	8703      	strh	r3, [r0, #56]	; 0x38
}
 80089fa:	bc70      	pop	{r4, r5, r6}
 80089fc:	4608      	mov	r0, r1
 80089fe:	4770      	bx	lr
 8008a00:	02000070 	.word	0x02000070

08008a04 <RVBS_Clear>:
  *         value
  * @param  pHandle related RDivider_Handle_t
  * @retval none
  */
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
 8008a04:	b430      	push	{r4, r5}
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008a06:	8b82      	ldrh	r2, [r0, #28]
 8008a08:	8b44      	ldrh	r4, [r0, #26]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008a0a:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008a0c:	4414      	add	r4, r2
 8008a0e:	0864      	lsrs	r4, r4, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008a10:	b14b      	cbz	r3, 8008a26 <RVBS_Clear+0x22>
  {
    pHandle->aBuffer[index] = aux;
 8008a12:	6a05      	ldr	r5, [r0, #32]
 8008a14:	2300      	movs	r3, #0
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	3301      	adds	r3, #1
 8008a1a:	f825 4012 	strh.w	r4, [r5, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008a1e:	8b01      	ldrh	r1, [r0, #24]
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	4291      	cmp	r1, r2
 8008a24:	d8f7      	bhi.n	8008a16 <RVBS_Clear+0x12>
  }
  pHandle->_Super.LatestConv = aux;
 8008a26:	2300      	movs	r3, #0
 8008a28:	f364 030f 	bfi	r3, r4, #0, #16
 8008a2c:	f364 431f 	bfi	r3, r4, #16, #16
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8008a30:	2200      	movs	r2, #0
}
 8008a32:	bc30      	pop	{r4, r5}
  pHandle->_Super.LatestConv = aux;
 8008a34:	6043      	str	r3, [r0, #4]
  pHandle->index = 0;
 8008a36:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8008a3a:	4770      	bx	lr

08008a3c <RVBS_Init>:
{
 8008a3c:	b510      	push	{r4, lr}
 8008a3e:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8008a40:	300c      	adds	r0, #12
 8008a42:	f7fa f915 	bl	8002c70 <RCM_RegisterRegConv>
 8008a46:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f7ff ffda 	bl	8008a04 <RVBS_Clear>
}
 8008a50:	bd10      	pop	{r4, pc}
 8008a52:	bf00      	nop

08008a54 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8008a54:	88c3      	ldrh	r3, [r0, #6]
 8008a56:	8b42      	ldrh	r2, [r0, #26]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d305      	bcc.n	8008a68 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8008a5c:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 8008a5e:	4298      	cmp	r0, r3
 8008a60:	bf8c      	ite	hi
 8008a62:	2004      	movhi	r0, #4
 8008a64:	2000      	movls	r0, #0
 8008a66:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8008a68:	2002      	movs	r0, #2
  }
  return fault;
}
 8008a6a:	4770      	bx	lr

08008a6c <RVBS_CalcAvVbus>:
{
 8008a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6e:	4605      	mov	r5, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008a70:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8008a74:	f7fa f9d0 	bl	8002e18 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8008a78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008a7c:	4298      	cmp	r0, r3
 8008a7e:	d01c      	beq.n	8008aba <RVBS_CalcAvVbus+0x4e>
    pHandle->aBuffer[pHandle->index] = hAux;
 8008a80:	6a2f      	ldr	r7, [r5, #32]
 8008a82:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 8008a86:	f827 0013 	strh.w	r0, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008a8a:	8b2e      	ldrh	r6, [r5, #24]
 8008a8c:	b1d6      	cbz	r6, 8008ac4 <RVBS_CalcAvVbus+0x58>
 8008a8e:	2300      	movs	r3, #0
    wtemp = 0;
 8008a90:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8008a92:	f837 4013 	ldrh.w	r4, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008a96:	3301      	adds	r3, #1
 8008a98:	b2d9      	uxtb	r1, r3
 8008a9a:	42b1      	cmp	r1, r6
      wtemp += pHandle->aBuffer[i];
 8008a9c:	4422      	add	r2, r4
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	d3f7      	bcc.n	8008a92 <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8008aa2:	fbb2 f2f6 	udiv	r2, r2, r6
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008aa6:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008aaa:	80ea      	strh	r2, [r5, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008aac:	3e01      	subs	r6, #1
 8008aae:	42b3      	cmp	r3, r6
    pHandle->_Super.LatestConv = hAux;
 8008ab0:	80a8      	strh	r0, [r5, #4]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008ab2:	da09      	bge.n	8008ac8 <RVBS_CalcAvVbus+0x5c>
      pHandle->index++;
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8008aba:	4628      	mov	r0, r5
 8008abc:	f7ff ffca 	bl	8008a54 <RVBS_CheckFaultState>
 8008ac0:	8128      	strh	r0, [r5, #8]
}
 8008ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008ac4:	80ee      	strh	r6, [r5, #6]
    pHandle->_Super.LatestConv = hAux;
 8008ac6:	80a8      	strh	r0, [r5, #4]
      pHandle->index = 0;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8008ace:	4628      	mov	r0, r5
 8008ad0:	f7ff ffc0 	bl	8008a54 <RVBS_CheckFaultState>
 8008ad4:	8128      	strh	r0, [r5, #8]
}
 8008ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ad8 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8008ad8:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8008ada:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8008adc:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8008ae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8008ae4:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8008ae6:	4770      	bx	lr

08008ae8 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 8008ae8:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop

08008af0 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8008af0:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 8008af8:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop

08008b00 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8008b00:	f9b1 3000 	ldrsh.w	r3, [r1]
  else
  {
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
  }

  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008b04:	8a81      	ldrh	r1, [r0, #20]
{
 8008b06:	b430      	push	{r4, r5}
  if ( *pMecSpeedUnit < 0 )
 8008b08:	2b00      	cmp	r3, #0
    hAux = -( *pMecSpeedUnit );
 8008b0a:	bfb8      	it	lt
 8008b0c:	425b      	neglt	r3, r3
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8008b0e:	8ac5      	ldrh	r5, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008b10:	78c4      	ldrb	r4, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008b12:	7802      	ldrb	r2, [r0, #0]
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
 8008b14:	b29b      	uxth	r3, r3
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8008b16:	429d      	cmp	r5, r3
 8008b18:	d817      	bhi.n	8008b4a <SPD_IsMecSpeedReliable+0x4a>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008b1a:	4299      	cmp	r1, r3
 8008b1c:	bf2c      	ite	cs
 8008b1e:	2300      	movcs	r3, #0
 8008b20:	2301      	movcc	r3, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8008b22:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8008b26:	8b05      	ldrh	r5, [r0, #24]
  if ( pHandle->hMecAccelUnitP < 0 )
 8008b28:	2900      	cmp	r1, #0
    hAux = -( pHandle->hMecAccelUnitP );
 8008b2a:	bfb8      	it	lt
 8008b2c:	4249      	neglt	r1, r1
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
 8008b2e:	b289      	uxth	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8008b30:	428d      	cmp	r5, r1
 8008b32:	d300      	bcc.n	8008b36 <SPD_IsMecSpeedReliable+0x36>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8008b34:	b15b      	cbz	r3, 8008b4e <SPD_IsMecSpeedReliable+0x4e>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8008b36:	4294      	cmp	r4, r2
 8008b38:	d901      	bls.n	8008b3e <SPD_IsMecSpeedReliable+0x3e>
    {
      bSpeedErrorNumber++;
 8008b3a:	3201      	adds	r2, #1
 8008b3c:	b2d2      	uxtb	r2, r2
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008b3e:	7002      	strb	r2, [r0, #0]

  return ( SpeedSensorReliability );
}
 8008b40:	1b10      	subs	r0, r2, r4
 8008b42:	bf18      	it	ne
 8008b44:	2001      	movne	r0, #1
 8008b46:	bc30      	pop	{r4, r5}
 8008b48:	4770      	bx	lr
    SpeedError = true;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e7e9      	b.n	8008b22 <SPD_IsMecSpeedReliable+0x22>
      bSpeedErrorNumber = 0u;
 8008b4e:	4294      	cmp	r4, r2
 8008b50:	bf88      	it	hi
 8008b52:	2200      	movhi	r2, #0
 8008b54:	e7f3      	b.n	8008b3e <SPD_IsMecSpeedReliable+0x3e>
 8008b56:	bf00      	nop

08008b58 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 8008b58:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8008b5c:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 8008b60:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8008b64:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 8008b68:	b200      	sxth	r0, r0
 8008b6a:	4770      	bx	lr

08008b6c <STC_Init>:
  *         It can be equal to MC_NULL if the STC is used only in torque
  *         mode.
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{
 8008b6c:	b430      	push	{r4, r5}

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8008b6e:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8008b72:	f9b0 402c 	ldrsh.w	r4, [r0, #44]	; 0x2c
  pHandle->Mode = pHandle->ModeDefault;
 8008b76:	f890 502a 	ldrb.w	r5, [r0, #42]	; 0x2a
  pHandle->PISpeed = pPI;
 8008b7a:	6101      	str	r1, [r0, #16]
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8008b7c:	0424      	lsls	r4, r4, #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8008b7e:	0419      	lsls	r1, r3, #16
  pHandle->TargetFinal = 0;
 8008b80:	2300      	movs	r3, #0
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8008b82:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->Mode = pHandle->ModeDefault;
 8008b86:	7005      	strb	r5, [r0, #0]
  pHandle->SPD = SPD_Handle;
 8008b88:	6142      	str	r2, [r0, #20]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 8008b8a:	bc30      	pop	{r4, r5}
  pHandle->TargetFinal = 0;
 8008b8c:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
 8008b8e:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8008b90:	6183      	str	r3, [r0, #24]
}
 8008b92:	4770      	bx	lr

08008b94 <STC_SetSpeedSensor>:
  * @param SPD_Handle Speed sensor component to be set.
  * @retval none
  */
__weak void STC_SetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle, SpeednPosFdbk_Handle_t * SPD_Handle )
{
  pHandle->SPD = SPD_Handle;
 8008b94:	6141      	str	r1, [r0, #20]
}
 8008b96:	4770      	bx	lr

08008b98 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8008b98:	6940      	ldr	r0, [r0, #20]
 8008b9a:	4770      	bx	lr

08008b9c <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8008b9c:	7803      	ldrb	r3, [r0, #0]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d000      	beq.n	8008ba4 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 8008ba2:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8008ba4:	6900      	ldr	r0, [r0, #16]
 8008ba6:	2100      	movs	r1, #0
 8008ba8:	f7fe bed6 	b.w	8007958 <PID_SetIntegralTerm>

08008bac <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8008bac:	6840      	ldr	r0, [r0, #4]
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	bfbc      	itt	lt
 8008bb2:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8008bb6:	30ff      	addlt	r0, #255	; 0xff
}
 8008bb8:	1400      	asrs	r0, r0, #16
 8008bba:	4770      	bx	lr

08008bbc <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8008bbc:	6880      	ldr	r0, [r0, #8]
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	bfbc      	itt	lt
 8008bc2:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8008bc6:	30ff      	addlt	r0, #255	; 0xff
}
 8008bc8:	1400      	asrs	r0, r0, #16
 8008bca:	4770      	bx	lr

08008bcc <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008bcc:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8008bce:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008bd0:	60c3      	str	r3, [r0, #12]
}
 8008bd2:	4770      	bx	lr

08008bd4 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 8008bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8008bd6:	7806      	ldrb	r6, [r0, #0]
{
 8008bd8:	4604      	mov	r4, r0
 8008bda:	460d      	mov	r5, r1
 8008bdc:	4617      	mov	r7, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8008bde:	b326      	cbz	r6, 8008c2a <STC_ExecRamp+0x56>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008be0:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008be2:	8be1      	ldrh	r1, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008be4:	2800      	cmp	r0, #0
 8008be6:	bfbc      	itt	lt
 8008be8:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8008bec:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008bee:	428d      	cmp	r5, r1
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008bf0:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008bf4:	dd01      	ble.n	8008bfa <STC_ExecRamp+0x26>
      AllowedRange = false;
 8008bf6:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8008bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8008bfa:	f9b4 1024 	ldrsh.w	r1, [r4, #36]	; 0x24
 8008bfe:	42a9      	cmp	r1, r5
 8008c00:	dcf9      	bgt.n	8008bf6 <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 8008c02:	8c23      	ldrh	r3, [r4, #32]
 8008c04:	429d      	cmp	r5, r3
 8008c06:	da03      	bge.n	8008c10 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 8008c08:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 8008c0c:	42ab      	cmp	r3, r5
 8008c0e:	dbf2      	blt.n	8008bf6 <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 8008c10:	b9af      	cbnz	r7, 8008c3e <STC_ExecRamp+0x6a>
      if ( pHandle->Mode == STC_SPEED_MODE )
 8008c12:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8008c14:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 8008c16:	2b01      	cmp	r3, #1
      pHandle->RampRemainingStep = 0u;
 8008c18:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8008c1c:	bf0c      	ite	eq
 8008c1e:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 8008c20:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 8008c22:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 8008c24:	61a3      	str	r3, [r4, #24]
 8008c26:	2001      	movs	r0, #1
}
 8008c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8008c2a:	f7ff ffc7 	bl	8008bbc <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 8008c2e:	8ce6      	ldrh	r6, [r4, #38]	; 0x26
 8008c30:	42b5      	cmp	r5, r6
 8008c32:	dce0      	bgt.n	8008bf6 <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8008c34:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8008c38:	42ab      	cmp	r3, r5
 8008c3a:	dcdc      	bgt.n	8008bf6 <STC_ExecRamp+0x22>
 8008c3c:	e7e8      	b.n	8008c10 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8008c3e:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 8008c40:	4a07      	ldr	r2, [pc, #28]	; (8008c60 <STC_ExecRamp+0x8c>)
      pHandle->TargetFinal = hTargetFinal;
 8008c42:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8008c44:	fb07 f303 	mul.w	r3, r7, r3
      wAux /= 1000u;
 8008c48:	fba2 2303 	umull	r2, r3, r2, r3
 8008c4c:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8008c4e:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 8008c50:	1a2d      	subs	r5, r5, r0
 8008c52:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep++;
 8008c54:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 8008c56:	fb95 f5f3 	sdiv	r5, r5, r3
      pHandle->IncDecAmount = wAux1;
 8008c5a:	2001      	movs	r0, #1
 8008c5c:	61a5      	str	r5, [r4, #24]
}
 8008c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c60:	10624dd3 	.word	0x10624dd3

08008c64 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8008c64:	2300      	movs	r3, #0
 8008c66:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8008c68:	6183      	str	r3, [r0, #24]
}
 8008c6a:	4770      	bx	lr

08008c6c <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 8008c6c:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 8008c6e:	e9d0 6101 	ldrd	r6, r1, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8008c72:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8008c74:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->TorqueRef;
 8008c76:	2a00      	cmp	r2, #0
 8008c78:	bf08      	it	eq
 8008c7a:	460e      	moveq	r6, r1
  if ( pHandle->RampRemainingStep > 1u )
 8008c7c:	2b01      	cmp	r3, #1
{
 8008c7e:	4604      	mov	r4, r0
  if ( pHandle->RampRemainingStep > 1u )
 8008c80:	d90c      	bls.n	8008c9c <STC_CalcTorqueReference+0x30>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8008c82:	6981      	ldr	r1, [r0, #24]
 8008c84:	440e      	add	r6, r1

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8008c86:	3b01      	subs	r3, #1
 8008c88:	2e00      	cmp	r6, #0
 8008c8a:	60c3      	str	r3, [r0, #12]
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	db09      	blt.n	8008ca4 <STC_CalcTorqueReference+0x38>
 8008c90:	1405      	asrs	r5, r0, #16
  else
  {
    /* Do nothing. */
  }

  if ( pHandle->Mode == STC_SPEED_MODE )
 8008c92:	2a01      	cmp	r2, #1
 8008c94:	d00a      	beq.n	8008cac <STC_CalcTorqueReference+0x40>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 8008c96:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8008c98:	b228      	sxth	r0, r5
  }

  return hTorqueReference;
}
 8008c9a:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8008c9c:	d012      	beq.n	8008cc4 <STC_CalcTorqueReference+0x58>
 8008c9e:	2e00      	cmp	r6, #0
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	daf5      	bge.n	8008c90 <STC_CalcTorqueReference+0x24>
 8008ca4:	f506 407f 	add.w	r0, r6, #65280	; 0xff00
 8008ca8:	30ff      	adds	r0, #255	; 0xff
 8008caa:	e7f1      	b.n	8008c90 <STC_CalcTorqueReference+0x24>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8008cac:	6960      	ldr	r0, [r4, #20]
 8008cae:	f7ff ff1f 	bl	8008af0 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8008cb2:	1a28      	subs	r0, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8008cb4:	b201      	sxth	r1, r0
 8008cb6:	6920      	ldr	r0, [r4, #16]
 8008cb8:	f7fe fe5a 	bl	8007970 <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8008cbc:	0403      	lsls	r3, r0, #16
 8008cbe:	e9c4 6301 	strd	r6, r3, [r4, #4]
}
 8008cc2:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008cc4:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8008cc8:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008cca:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 8008ccc:	60c3      	str	r3, [r0, #12]
 8008cce:	e7e0      	b.n	8008c92 <STC_CalcTorqueReference+0x26>

08008cd0 <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8008cd0:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop

08008cd8 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 8008cd8:	8bc0      	ldrh	r0, [r0, #30]
 8008cda:	4770      	bx	lr

08008cdc <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8008cdc:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	; 0x24
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop

08008ce4 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8008ce4:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8008ce8:	2200      	movs	r2, #0
 8008cea:	b299      	uxth	r1, r3
 8008cec:	f361 020f 	bfi	r2, r1, #0, #16
 8008cf0:	0c1b      	lsrs	r3, r3, #16
 8008cf2:	f363 421f 	bfi	r2, r3, #16, #16
{
 8008cf6:	b082      	sub	sp, #8
}
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	b002      	add	sp, #8
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop

08008d00 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8008d00:	b510      	push	{r4, lr}
 8008d02:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8008d04:	6940      	ldr	r0, [r0, #20]
 8008d06:	f7ff fef3 	bl	8008af0 <SPD_GetAvrgMecSpeedUnit>
 8008d0a:	0400      	lsls	r0, r0, #16
 8008d0c:	6060      	str	r0, [r4, #4]
}
 8008d0e:	bd10      	pop	{r4, pc}

08008d10 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8008d10:	2300      	movs	r3, #0
 8008d12:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8008d14:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop

08008d1c <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 8008d1c:	b430      	push	{r4, r5}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008d1e:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8008d20:	8885      	ldrh	r5, [r0, #4]
  State_t LocalState =  pHandle->bState;
 8008d22:	7804      	ldrb	r4, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008d24:	430b      	orrs	r3, r1
 8008d26:	ea23 0202 	bic.w	r2, r3, r2
 8008d2a:	b292      	uxth	r2, r2
  pHandle->hFaultOccurred |= hSetErrors;
 8008d2c:	4329      	orrs	r1, r5

  if ( LocalState == FAULT_NOW )
 8008d2e:	2c0a      	cmp	r4, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008d30:	8042      	strh	r2, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8008d32:	8081      	strh	r1, [r0, #4]
  if ( LocalState == FAULT_NOW )
 8008d34:	d008      	beq.n	8008d48 <STM_FaultProcessing+0x2c>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8008d36:	b912      	cbnz	r2, 8008d3e <STM_FaultProcessing+0x22>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8008d38:	4620      	mov	r0, r4
 8008d3a:	bc30      	pop	{r4, r5}
 8008d3c:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 8008d3e:	240a      	movs	r4, #10
 8008d40:	7004      	strb	r4, [r0, #0]
}
 8008d42:	4620      	mov	r0, r4
 8008d44:	bc30      	pop	{r4, r5}
 8008d46:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8008d48:	2a00      	cmp	r2, #0
 8008d4a:	d1f5      	bne.n	8008d38 <STM_FaultProcessing+0x1c>
      pHandle->bState = FAULT_OVER;
 8008d4c:	240b      	movs	r4, #11
 8008d4e:	7004      	strb	r4, [r0, #0]
}
 8008d50:	4620      	mov	r0, r4
 8008d52:	bc30      	pop	{r4, r5}
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop

08008d58 <STM_NextState>:
{
 8008d58:	b508      	push	{r3, lr}
 8008d5a:	7803      	ldrb	r3, [r0, #0]
 8008d5c:	2b14      	cmp	r3, #20
 8008d5e:	d810      	bhi.n	8008d82 <STM_NextState+0x2a>
 8008d60:	e8df f003 	tbb	[pc, r3]
 8008d64:	240d545e 	.word	0x240d545e
 8008d68:	390d352e 	.word	0x390d352e
 8008d6c:	0f0f3f3c 	.word	0x0f0f3f3c
 8008d70:	47650b44 	.word	0x47650b44
 8008d74:	504d1b4a 	.word	0x504d1b4a
 8008d78:	5b          	.byte	0x5b
 8008d79:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8008d7a:	290e      	cmp	r1, #14
 8008d7c:	d013      	beq.n	8008da6 <STM_NextState+0x4e>
      if ( bState == ANY_STOP )
 8008d7e:	2907      	cmp	r1, #7
 8008d80:	d011      	beq.n	8008da6 <STM_NextState+0x4e>
 8008d82:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d018      	beq.n	8008dbc <STM_NextState+0x64>
 8008d8a:	2907      	cmp	r1, #7
 8008d8c:	d016      	beq.n	8008dbc <STM_NextState+0x64>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8008d8e:	2200      	movs	r2, #0
 8008d90:	2180      	movs	r1, #128	; 0x80
 8008d92:	f7ff ffc3 	bl	8008d1c <STM_FaultProcessing>
 8008d96:	2000      	movs	r0, #0
}
 8008d98:	bd08      	pop	{r3, pc}
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 8008d9a:	2914      	cmp	r1, #20
 8008d9c:	d8f1      	bhi.n	8008d82 <STM_NextState+0x2a>
 8008d9e:	4b26      	ldr	r3, [pc, #152]	; (8008e38 <STM_NextState+0xe0>)
 8008da0:	40cb      	lsrs	r3, r1
 8008da2:	07db      	lsls	r3, r3, #31
 8008da4:	d5ed      	bpl.n	8008d82 <STM_NextState+0x2a>
    pHandle->bState = bNewState;
 8008da6:	7001      	strb	r1, [r0, #0]
 8008da8:	2001      	movs	r0, #1
}
 8008daa:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 8008dac:	2911      	cmp	r1, #17
 8008dae:	d8ee      	bhi.n	8008d8e <STM_NextState+0x36>
 8008db0:	4b22      	ldr	r3, [pc, #136]	; (8008e3c <STM_NextState+0xe4>)
 8008db2:	40cb      	lsrs	r3, r1
 8008db4:	07da      	lsls	r2, r3, #31
 8008db6:	d4f6      	bmi.n	8008da6 <STM_NextState+0x4e>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008db8:	2903      	cmp	r1, #3
 8008dba:	d1e8      	bne.n	8008d8e <STM_NextState+0x36>
 8008dbc:	2000      	movs	r0, #0
}
 8008dbe:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8008dc0:	2913      	cmp	r1, #19
 8008dc2:	d0f0      	beq.n	8008da6 <STM_NextState+0x4e>
 8008dc4:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8008dc8:	2b05      	cmp	r3, #5
 8008dca:	d1dc      	bne.n	8008d86 <STM_NextState+0x2e>
 8008dcc:	e7eb      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8008dce:	1f8b      	subs	r3, r1, #6
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d8d6      	bhi.n	8008d82 <STM_NextState+0x2a>
 8008dd4:	e7e7      	b.n	8008da6 <STM_NextState+0x4e>
      if ( bState == STOP )
 8008dd6:	2908      	cmp	r1, #8
 8008dd8:	d1d3      	bne.n	8008d82 <STM_NextState+0x2a>
 8008dda:	e7e4      	b.n	8008da6 <STM_NextState+0x4e>
      if ( bState == STOP_IDLE )
 8008ddc:	2909      	cmp	r1, #9
 8008dde:	d1d0      	bne.n	8008d82 <STM_NextState+0x2a>
 8008de0:	e7e1      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8008de2:	2900      	cmp	r1, #0
 8008de4:	d0df      	beq.n	8008da6 <STM_NextState+0x4e>
 8008de6:	290c      	cmp	r1, #12
 8008de8:	d1cb      	bne.n	8008d82 <STM_NextState+0x2a>
 8008dea:	e7dc      	b.n	8008da6 <STM_NextState+0x4e>
      if ( bState == IDLE )
 8008dec:	2900      	cmp	r1, #0
 8008dee:	d0da      	beq.n	8008da6 <STM_NextState+0x4e>
 8008df0:	e7c7      	b.n	8008d82 <STM_NextState+0x2a>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 8008df2:	2902      	cmp	r1, #2
 8008df4:	d1c3      	bne.n	8008d7e <STM_NextState+0x26>
 8008df6:	e7d6      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8008df8:	2911      	cmp	r1, #17
 8008dfa:	d1c0      	bne.n	8008d7e <STM_NextState+0x26>
 8008dfc:	e7d3      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8008dfe:	2904      	cmp	r1, #4
 8008e00:	d1bd      	bne.n	8008d7e <STM_NextState+0x26>
 8008e02:	e7d0      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8008e04:	1f0b      	subs	r3, r1, #4
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d8b9      	bhi.n	8008d7e <STM_NextState+0x26>
 8008e0a:	e7cc      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 8008e0c:	2907      	cmp	r1, #7
 8008e0e:	d0ca      	beq.n	8008da6 <STM_NextState+0x4e>
 8008e10:	f1a1 030d 	sub.w	r3, r1, #13
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d8b4      	bhi.n	8008d82 <STM_NextState+0x2a>
 8008e18:	e7c5      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8008e1a:	2912      	cmp	r1, #18
 8008e1c:	d1af      	bne.n	8008d7e <STM_NextState+0x26>
 8008e1e:	e7c2      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008e20:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d0be      	beq.n	8008da6 <STM_NextState+0x4e>
           || ( bState == ICLWAIT ) )
 8008e28:	290c      	cmp	r1, #12
 8008e2a:	d1ae      	bne.n	8008d8a <STM_NextState+0x32>
 8008e2c:	e7bb      	b.n	8008da6 <STM_NextState+0x4e>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 8008e2e:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 8008e32:	2b07      	cmp	r3, #7
 8008e34:	d1a5      	bne.n	8008d82 <STM_NextState+0x2a>
 8008e36:	e7b6      	b.n	8008da6 <STM_NextState+0x4e>
 8008e38:	00140080 	.word	0x00140080
 8008e3c:	00030092 	.word	0x00030092

08008e40 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 8008e40:	7800      	ldrb	r0, [r0, #0]
 8008e42:	4770      	bx	lr

08008e44 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8008e44:	7803      	ldrb	r3, [r0, #0]
 8008e46:	2b0b      	cmp	r3, #11
 8008e48:	d001      	beq.n	8008e4e <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 8008e4a:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 8008e4c:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 8008e4e:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8008e50:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 8008e52:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8008e54:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 8008e56:	2001      	movs	r0, #1
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop

08008e5c <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8008e5c:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8008e5e:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8008e60:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop

08008e68 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8008e68:	f7fe bcb0 	b.w	80077cc <FCP_Init>

08008e6c <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 8008e6c:	f890 2097 	ldrb.w	r2, [r0, #151]	; 0x97
 8008e70:	b16a      	cbz	r2, 8008e8e <UFCP_TX_IRQ_Handler+0x22>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 8008e72:	f890 2098 	ldrb.w	r2, [r0, #152]	; 0x98
 8008e76:	4603      	mov	r3, r0
 8008e78:	b1a2      	cbz	r2, 8008ea4 <UFCP_TX_IRQ_Handler+0x38>
 8008e7a:	2a01      	cmp	r2, #1
 8008e7c:	d108      	bne.n	8008e90 <UFCP_TX_IRQ_Handler+0x24>
      case 0:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
        break;

      case 1:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 8008e7e:	7d41      	ldrb	r1, [r0, #21]
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8008e80:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8008e84:	6281      	str	r1, [r0, #40]	; 0x28

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
    {
      pBaseHandle->TxFrameLevel++;
 8008e86:	3201      	adds	r2, #1
 8008e88:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 8008e8c:	4770      	bx	lr
 8008e8e:	4770      	bx	lr
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8008e90:	7d41      	ldrb	r1, [r0, #21]
 8008e92:	3101      	adds	r1, #1
 8008e94:	428a      	cmp	r2, r1
 8008e96:	dc07      	bgt.n	8008ea8 <UFCP_TX_IRQ_Handler+0x3c>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 8008e98:	1881      	adds	r1, r0, r2
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8008e9a:	f8d0 0120 	ldr.w	r0, [r0, #288]	; 0x120
 8008e9e:	7d09      	ldrb	r1, [r1, #20]
 8008ea0:	6281      	str	r1, [r0, #40]	; 0x28
    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8008ea2:	e7f0      	b.n	8008e86 <UFCP_TX_IRQ_Handler+0x1a>
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
 8008ea4:	7d01      	ldrb	r1, [r0, #20]
        break;
 8008ea6:	e7eb      	b.n	8008e80 <UFCP_TX_IRQ_Handler+0x14>
{
 8008ea8:	b430      	push	{r4, r5}
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8008eaa:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
 8008eae:	f890 1096 	ldrb.w	r1, [r0, #150]	; 0x96
 8008eb2:	6291      	str	r1, [r2, #40]	; 0x28
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008eb4:	6811      	ldr	r1, [r2, #0]
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8008eb6:	e9d0 0400 	ldrd	r0, r4, [r0]
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8008eba:	2500      	movs	r5, #0
 8008ebc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008ec0:	6011      	str	r1, [r2, #0]
 8008ec2:	f883 5097 	strb.w	r5, [r3, #151]	; 0x97
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8008ec6:	4623      	mov	r3, r4
}
 8008ec8:	bc30      	pop	{r4, r5}
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8008eca:	4718      	bx	r3

08008ecc <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8008ecc:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8008ed0:	b10b      	cbz	r3, 8008ed6 <UFCP_Receive+0xa>
    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8008ed2:	2001      	movs	r0, #1
  }

  return ret_val;
}
 8008ed4:	4770      	bx	lr
    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
 8008ed6:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 8008eda:	2301      	movs	r3, #1
 8008edc:	f8a0 311c 	strh.w	r3, [r0, #284]	; 0x11c
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008ee0:	6813      	ldr	r3, [r2, #0]
 8008ee2:	f043 0320 	orr.w	r3, r3, #32
 8008ee6:	6013      	str	r3, [r2, #0]
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 8008ee8:	2002      	movs	r0, #2
 8008eea:	4770      	bx	lr

08008eec <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8008ef0:	f890 0097 	ldrb.w	r0, [r0, #151]	; 0x97
 8008ef4:	b108      	cbz	r0, 8008efa <UFCP_Send+0xe>
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8008ef6:	2001      	movs	r0, #1
  }

  return ret_val;
}
 8008ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while ( size-- ) *dest++ = *buffer++;
 8008efa:	1e58      	subs	r0, r3, #1
    pHandle->TxFrame.Code = code;
 8008efc:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 8008efe:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8008f00:	b2c0      	uxtb	r0, r0
    uint8_t *dest = pHandle->TxFrame.Buffer;
 8008f02:	f104 0c16 	add.w	ip, r4, #22
    while ( size-- ) *dest++ = *buffer++;
 8008f06:	b34b      	cbz	r3, 8008f5c <UFCP_Send+0x70>
 8008f08:	f104 011a 	add.w	r1, r4, #26
 8008f0c:	1d17      	adds	r7, r2, #4
 8008f0e:	45bc      	cmp	ip, r7
 8008f10:	bf38      	it	cc
 8008f12:	428a      	cmpcc	r2, r1
 8008f14:	d336      	bcc.n	8008f84 <UFCP_Send+0x98>
 8008f16:	2807      	cmp	r0, #7
 8008f18:	d934      	bls.n	8008f84 <UFCP_Send+0x98>
 8008f1a:	0899      	lsrs	r1, r3, #2
 8008f1c:	3901      	subs	r1, #1
 8008f1e:	b2c9      	uxtb	r1, r1
 8008f20:	eb07 0781 	add.w	r7, r7, r1, lsl #2
 8008f24:	4665      	mov	r5, ip
 8008f26:	4611      	mov	r1, r2
 8008f28:	f851 6b04 	ldr.w	r6, [r1], #4
 8008f2c:	f845 6b04 	str.w	r6, [r5], #4
 8008f30:	42b9      	cmp	r1, r7
 8008f32:	d1f9      	bne.n	8008f28 <UFCP_Send+0x3c>
 8008f34:	f003 01fc 	and.w	r1, r3, #252	; 0xfc
 8008f38:	1a40      	subs	r0, r0, r1
 8008f3a:	428b      	cmp	r3, r1
 8008f3c:	b2c0      	uxtb	r0, r0
 8008f3e:	eb02 0601 	add.w	r6, r2, r1
 8008f42:	eb0c 0501 	add.w	r5, ip, r1
 8008f46:	d009      	beq.n	8008f5c <UFCP_Send+0x70>
 8008f48:	5c53      	ldrb	r3, [r2, r1]
 8008f4a:	f80c 3001 	strb.w	r3, [ip, r1]
 8008f4e:	b128      	cbz	r0, 8008f5c <UFCP_Send+0x70>
 8008f50:	7873      	ldrb	r3, [r6, #1]
 8008f52:	706b      	strb	r3, [r5, #1]
 8008f54:	2801      	cmp	r0, #1
 8008f56:	d001      	beq.n	8008f5c <UFCP_Send+0x70>
 8008f58:	78b3      	ldrb	r3, [r6, #2]
 8008f5a:	70ab      	strb	r3, [r5, #2]
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8008f5c:	f104 0014 	add.w	r0, r4, #20
 8008f60:	f7fe fc48 	bl	80077f4 <FCP_CalcCRC>
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
 8008f64:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8008f68:	f884 0096 	strb.w	r0, [r4, #150]	; 0x96
    pHandle->TxFrameLevel = 0;
 8008f6c:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8008f6e:	2301      	movs	r3, #1
    pHandle->TxFrameLevel = 0;
 8008f70:	f884 1098 	strb.w	r1, [r4, #152]	; 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8008f74:	f884 3097 	strb.w	r3, [r4, #151]	; 0x97
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008f78:	6813      	ldr	r3, [r2, #0]
 8008f7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f7e:	6013      	str	r3, [r2, #0]
 8008f80:	2002      	movs	r0, #2
}
 8008f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f84:	3001      	adds	r0, #1
 8008f86:	4410      	add	r0, r2
 8008f88:	f104 0315 	add.w	r3, r4, #21
    while ( size-- ) *dest++ = *buffer++;
 8008f8c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008f90:	f803 1f01 	strb.w	r1, [r3, #1]!
 8008f94:	4282      	cmp	r2, r0
 8008f96:	d1f9      	bne.n	8008f8c <UFCP_Send+0xa0>
 8008f98:	e7e0      	b.n	8008f5c <UFCP_Send+0x70>
 8008f9a:	bf00      	nop

08008f9c <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 8008f9c:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8008fa0:	b90b      	cbnz	r3, 8008fa6 <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8008fa2:	482c      	ldr	r0, [pc, #176]	; (8009054 <UFCP_RX_IRQ_Handler+0xb8>)
}
 8008fa4:	4770      	bx	lr
{
 8008fa6:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 8008fa8:	f890 311d 	ldrb.w	r3, [r0, #285]	; 0x11d
{
 8008fac:	b083      	sub	sp, #12
 8008fae:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 8008fb0:	b2ca      	uxtb	r2, r1
    switch ( pBaseHandle->RxFrameLevel )
 8008fb2:	b1d3      	cbz	r3, 8008fea <UFCP_RX_IRQ_Handler+0x4e>
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d00d      	beq.n	8008fd4 <UFCP_RX_IRQ_Handler+0x38>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 8008fb8:	f890 109a 	ldrb.w	r1, [r0, #154]	; 0x9a
 8008fbc:	3101      	adds	r1, #1
 8008fbe:	428b      	cmp	r3, r1
 8008fc0:	dc1d      	bgt.n	8008ffe <UFCP_RX_IRQ_Handler+0x62>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8008fc2:	18c1      	adds	r1, r0, r3
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8008fc4:	4823      	ldr	r0, [pc, #140]	; (8009054 <UFCP_RX_IRQ_Handler+0xb8>)
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8008fc6:	f881 2099 	strb.w	r2, [r1, #153]	; 0x99
          pBaseHandle->RxFrameLevel++;
 8008fca:	3301      	adds	r3, #1
 8008fcc:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8008fd0:	b003      	add	sp, #12
 8008fd2:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8008fd4:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrameLevel++;
 8008fd6:	bf54      	ite	pl
 8008fd8:	2302      	movpl	r3, #2
          pBaseHandle->RxFrameLevel =0 ;
 8008fda:	2300      	movmi	r3, #0
        pBaseHandle->RxFrame.Size = rx_byte;
 8008fdc:	f880 209a 	strb.w	r2, [r0, #154]	; 0x9a
          pBaseHandle->RxFrameLevel =0 ;
 8008fe0:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8008fe4:	481b      	ldr	r0, [pc, #108]	; (8009054 <UFCP_RX_IRQ_Handler+0xb8>)
}
 8008fe6:	b003      	add	sp, #12
 8008fe8:	bd30      	pop	{r4, r5, pc}
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8008fea:	8a01      	ldrh	r1, [r0, #16]
        pBaseHandle->RxFrame.Code = rx_byte;
 8008fec:	f880 2099 	strb.w	r2, [r0, #153]	; 0x99
        pBaseHandle->RxFrameLevel++;
 8008ff0:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8008ff2:	8241      	strh	r1, [r0, #18]
        pBaseHandle->RxFrameLevel++;
 8008ff4:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 8008ff8:	4817      	ldr	r0, [pc, #92]	; (8009058 <UFCP_RX_IRQ_Handler+0xbc>)
}
 8008ffa:	b003      	add	sp, #12
 8008ffc:	bd30      	pop	{r4, r5, pc}
          LL_USART_DisableIT_RXNE(pHandle->USARTx);
 8008ffe:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 8009002:	f880 211b 	strb.w	r2, [r0, #283]	; 0x11b
  CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009006:	680b      	ldr	r3, [r1, #0]
          pBaseHandle->RxTimeoutCountdown = 0;
 8009008:	2200      	movs	r2, #0
 800900a:	f023 0320 	bic.w	r3, r3, #32
 800900e:	8242      	strh	r2, [r0, #18]
 8009010:	600b      	str	r3, [r1, #0]
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8009012:	3099      	adds	r0, #153	; 0x99
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8009014:	f884 211c 	strb.w	r2, [r4, #284]	; 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8009018:	f7fe fbec 	bl	80077f4 <FCP_CalcCRC>
 800901c:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 8009020:	4283      	cmp	r3, r0
 8009022:	d10a      	bne.n	800903a <UFCP_RX_IRQ_Handler+0x9e>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8009024:	6820      	ldr	r0, [r4, #0]
 8009026:	68a5      	ldr	r5, [r4, #8]
 8009028:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800902c:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
 8009030:	f104 029b 	add.w	r2, r4, #155	; 0x9b
 8009034:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8009036:	4809      	ldr	r0, [pc, #36]	; (800905c <UFCP_RX_IRQ_Handler+0xc0>)
 8009038:	e7d5      	b.n	8008fe6 <UFCP_RX_IRQ_Handler+0x4a>
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 800903a:	4620      	mov	r0, r4
 800903c:	2301      	movs	r3, #1
            error_code = FCP_MSG_RX_BAD_CRC;
 800903e:	240a      	movs	r4, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009040:	f10d 0207 	add.w	r2, sp, #7
 8009044:	21ff      	movs	r1, #255	; 0xff
            error_code = FCP_MSG_RX_BAD_CRC;
 8009046:	f88d 4007 	strb.w	r4, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 800904a:	f7ff ff4f 	bl	8008eec <UFCP_Send>
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 800904e:	4803      	ldr	r0, [pc, #12]	; (800905c <UFCP_RX_IRQ_Handler+0xc0>)
  return ret_val;
 8009050:	e7c9      	b.n	8008fe6 <UFCP_RX_IRQ_Handler+0x4a>
 8009052:	bf00      	nop
 8009054:	080095e0 	.word	0x080095e0
 8009058:	080095e2 	.word	0x080095e2
 800905c:	080095e4 	.word	0x080095e4

08009060 <UFCP_OVR_IRQ_Handler>:
{
 8009060:	b510      	push	{r4, lr}
 8009062:	b082      	sub	sp, #8
  error_code = UFCP_MSG_OVERRUN;
 8009064:	2408      	movs	r4, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009066:	2301      	movs	r3, #1
 8009068:	f10d 0207 	add.w	r2, sp, #7
 800906c:	21ff      	movs	r1, #255	; 0xff
  error_code = UFCP_MSG_OVERRUN;
 800906e:	f88d 4007 	strb.w	r4, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009072:	f7ff ff3b 	bl	8008eec <UFCP_Send>
}
 8009076:	b002      	add	sp, #8
 8009078:	bd10      	pop	{r4, pc}
 800907a:	bf00      	nop

0800907c <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 800907c:	2300      	movs	r3, #0
 800907e:	f880 311c 	strb.w	r3, [r0, #284]	; 0x11c
}
 8009082:	4770      	bx	lr

08009084 <VSS_Clear>:
* @retval none
*/
__weak void VSS_Clear( VirtualSpeedSensor_Handle_t * pHandle )
{

  pHandle->_Super.bSpeedErrorNumber = 0u;
 8009084:	2300      	movs	r3, #0
  pHandle->hRemainingStep = 0u;
  pHandle->hElAngleAccu = 0;

  pHandle->bTransitionStarted = false;
  pHandle->bTransitionEnded = false;
  pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009086:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8009088:	85c2      	strh	r2, [r0, #46]	; 0x2e
  pHandle->wElSpeedDpp32 = 0;
 800908a:	e9c0 3308 	strd	r3, r3, [r0, #32]
  pHandle->_Super.bSpeedErrorNumber = 0u;
 800908e:	7003      	strb	r3, [r0, #0]
  pHandle->_Super.hElAngle = 0;
 8009090:	6043      	str	r3, [r0, #4]
  pHandle->_Super.hAvrMecSpeedUnit = 0;
 8009092:	60c3      	str	r3, [r0, #12]
  pHandle->_Super.hMecAccelUnitP = 0;
 8009094:	8243      	strh	r3, [r0, #18]
  pHandle->hRemainingStep = 0u;
 8009096:	8503      	strh	r3, [r0, #40]	; 0x28
  pHandle->bTransitionStarted = false;
 8009098:	8583      	strh	r3, [r0, #44]	; 0x2c
  pHandle->hElAngleAccu = 0;
 800909a:	6303      	str	r3, [r0, #48]	; 0x30
  /* (Fast division optimization for cortex-M0 micros)*/
  /* Dummy division to speed up next executions */
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->_Super.bElToMecRatio ) );
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->hTransitionSteps ) );
#endif
}
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop

080090a0 <VSS_Init>:
{
 80090a0:	b508      	push	{r3, lr}
  VSS_Clear( pHandle );
 80090a2:	f7ff ffef 	bl	8009084 <VSS_Clear>
}
 80090a6:	bd08      	pop	{r3, pc}

080090a8 <VSS_SetMecAngle>:
  */
__weak void VSS_SetMecAngle( VirtualSpeedSensor_Handle_t * pHandle, int16_t hMecAngle )
{

  pHandle->hElAngleAccu = hMecAngle;
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 80090a8:	7843      	ldrb	r3, [r0, #1]
  pHandle->hElAngleAccu = hMecAngle;
 80090aa:	8601      	strh	r1, [r0, #48]	; 0x30
  pHandle->_Super.hElAngle = hMecAngle;
 80090ac:	8081      	strh	r1, [r0, #4]
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 80090ae:	fb91 f1f3 	sdiv	r1, r1, r3
 80090b2:	80c1      	strh	r1, [r0, #6]
}
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop

080090b8 <VSS_SetMecAcceleration>:
            instantaneous the final speed.
  * @retval none
  */
__weak void  VSS_SetMecAcceleration( VirtualSpeedSensor_Handle_t * pHandle, int16_t  hFinalMecSpeedUnit,
                              uint16_t hDurationms )
{
 80090b8:	b470      	push	{r4, r5, r6}
  uint16_t hNbrStep;
  int16_t hCurrentMecSpeedDpp;
  int32_t wMecAccDppP32;
  int16_t hFinalMecSpeedDpp;

  if ( pHandle->bTransitionStarted == false )
 80090ba:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
 80090be:	b984      	cbnz	r4, 80090e2 <VSS_SetMecAcceleration+0x2a>
  {
    if ( hDurationms == 0u )
 80090c0:	b98a      	cbnz	r2, 80090e6 <VSS_SetMecAcceleration+0x2e>
    {
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80090c2:	8b43      	ldrh	r3, [r0, #26]
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 80090c4:	69c4      	ldr	r4, [r0, #28]

      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80090c6:	7845      	ldrb	r5, [r0, #1]
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80090c8:	8181      	strh	r1, [r0, #12]
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80090ca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80090ce:	005b      	lsls	r3, r3, #1
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 80090d0:	fb04 f401 	mul.w	r4, r4, r1
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 80090d4:	fb94 f3f3 	sdiv	r3, r4, r3
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80090d8:	fb15 f303 	smulbb	r3, r5, r3

      pHandle->hRemainingStep = 0u;
 80090dc:	8502      	strh	r2, [r0, #40]	; 0x28

      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80090de:	8541      	strh	r1, [r0, #42]	; 0x2a
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 80090e0:	81c3      	strh	r3, [r0, #14]
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
    }
  }
}
 80090e2:	bc70      	pop	{r4, r5, r6}
 80090e4:	4770      	bx	lr
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 80090e6:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 80090e8:	4d11      	ldr	r5, [pc, #68]	; (8009130 <VSS_SetMecAcceleration+0x78>)
                                       ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 80090ea:	8b44      	ldrh	r4, [r0, #26]
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 80090ec:	f9b0 600e 	ldrsh.w	r6, [r0, #14]
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80090f0:	8541      	strh	r1, [r0, #42]	; 0x2a
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 80090f2:	fb02 f303 	mul.w	r3, r2, r3
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 80090f6:	fba5 2303 	umull	r2, r3, r5, r3
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 80090fa:	69c2      	ldr	r2, [r0, #28]
                            ( int16_t )pHandle->_Super.bElToMecRatio;
 80090fc:	7845      	ldrb	r5, [r0, #1]
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 80090fe:	f3c3 138f 	ubfx	r3, r3, #6, #16
                                       ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009102:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8009106:	0064      	lsls	r4, r4, #1
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009108:	fb02 f201 	mul.w	r2, r2, r1
      hNbrStep++;
 800910c:	3301      	adds	r3, #1
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 800910e:	fb96 f1f5 	sdiv	r1, r6, r5
      hFinalMecSpeedDpp = ( int16_t )( ( ( int32_t )hFinalMecSpeedUnit * ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009112:	fb92 f2f4 	sdiv	r2, r2, r4
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 8009116:	1a52      	subs	r2, r2, r1
      hNbrStep++;
 8009118:	b29b      	uxth	r3, r3
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 800911a:	0436      	lsls	r6, r6, #16
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 800911c:	0412      	lsls	r2, r2, #16
 800911e:	fb92 f2f3 	sdiv	r2, r2, r3
      pHandle->wElAccDppP32 = wMecAccDppP32 * ( int16_t )pHandle->_Super.bElToMecRatio;
 8009122:	fb05 f202 	mul.w	r2, r5, r2
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 8009126:	e9c0 2608 	strd	r2, r6, [r0, #32]
      pHandle->hRemainingStep = hNbrStep;
 800912a:	8503      	strh	r3, [r0, #40]	; 0x28
}
 800912c:	bc70      	pop	{r4, r5, r6}
 800912e:	4770      	bx	lr
 8009130:	10624dd3 	.word	0x10624dd3

08009134 <RUC_SetPhaseDurationms>:
 8009134:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009138:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800913c:	818a      	strh	r2, [r1, #12]
 800913e:	4770      	bx	lr

08009140 <RUC_SetPhaseFinalMecSpeedUnit>:
 8009140:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009144:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009148:	81ca      	strh	r2, [r1, #14]
 800914a:	4770      	bx	lr

0800914c <RUC_SetPhaseFinalTorque>:
 800914c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009150:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009154:	820a      	strh	r2, [r1, #16]
 8009156:	4770      	bx	lr

08009158 <RUC_GetPhaseDurationms>:
 8009158:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800915c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009160:	8988      	ldrh	r0, [r1, #12]
 8009162:	4770      	bx	lr

08009164 <RUC_GetPhaseFinalMecSpeedUnit>:
 8009164:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009168:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800916c:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop

08009174 <RUC_GetPhaseFinalTorque>:
 8009174:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009178:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800917c:	f9b1 0010 	ldrsh.w	r0, [r1, #16]
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop

08009184 <RUC_GetNumberOfPhases>:
 8009184:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop

0800918c <__errno>:
 800918c:	4b01      	ldr	r3, [pc, #4]	; (8009194 <__errno+0x8>)
 800918e:	6818      	ldr	r0, [r3, #0]
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	20000584 	.word	0x20000584

08009198 <__libc_init_array>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	4d0d      	ldr	r5, [pc, #52]	; (80091d0 <__libc_init_array+0x38>)
 800919c:	4c0d      	ldr	r4, [pc, #52]	; (80091d4 <__libc_init_array+0x3c>)
 800919e:	1b64      	subs	r4, r4, r5
 80091a0:	10a4      	asrs	r4, r4, #2
 80091a2:	2600      	movs	r6, #0
 80091a4:	42a6      	cmp	r6, r4
 80091a6:	d109      	bne.n	80091bc <__libc_init_array+0x24>
 80091a8:	4d0b      	ldr	r5, [pc, #44]	; (80091d8 <__libc_init_array+0x40>)
 80091aa:	4c0c      	ldr	r4, [pc, #48]	; (80091dc <__libc_init_array+0x44>)
 80091ac:	f000 f96e 	bl	800948c <_init>
 80091b0:	1b64      	subs	r4, r4, r5
 80091b2:	10a4      	asrs	r4, r4, #2
 80091b4:	2600      	movs	r6, #0
 80091b6:	42a6      	cmp	r6, r4
 80091b8:	d105      	bne.n	80091c6 <__libc_init_array+0x2e>
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c0:	4798      	blx	r3
 80091c2:	3601      	adds	r6, #1
 80091c4:	e7ee      	b.n	80091a4 <__libc_init_array+0xc>
 80091c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80091ca:	4798      	blx	r3
 80091cc:	3601      	adds	r6, #1
 80091ce:	e7f2      	b.n	80091b6 <__libc_init_array+0x1e>
 80091d0:	08009600 	.word	0x08009600
 80091d4:	08009600 	.word	0x08009600
 80091d8:	08009600 	.word	0x08009600
 80091dc:	08009604 	.word	0x08009604

080091e0 <memset>:
 80091e0:	4402      	add	r2, r0
 80091e2:	4603      	mov	r3, r0
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d100      	bne.n	80091ea <memset+0xa>
 80091e8:	4770      	bx	lr
 80091ea:	f803 1b01 	strb.w	r1, [r3], #1
 80091ee:	e7f9      	b.n	80091e4 <memset+0x4>

080091f0 <fmod>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	ed2d 8b02 	vpush	{d8}
 80091f6:	ec57 6b10 	vmov	r6, r7, d0
 80091fa:	ec55 4b11 	vmov	r4, r5, d1
 80091fe:	f000 f833 	bl	8009268 <__ieee754_fmod>
 8009202:	4b18      	ldr	r3, [pc, #96]	; (8009264 <fmod+0x74>)
 8009204:	eeb0 8a40 	vmov.f32	s16, s0
 8009208:	eef0 8a60 	vmov.f32	s17, s1
 800920c:	f993 3000 	ldrsb.w	r3, [r3]
 8009210:	3301      	adds	r3, #1
 8009212:	d020      	beq.n	8009256 <fmod+0x66>
 8009214:	4622      	mov	r2, r4
 8009216:	462b      	mov	r3, r5
 8009218:	4620      	mov	r0, r4
 800921a:	4629      	mov	r1, r5
 800921c:	f7f7 fc52 	bl	8000ac4 <__aeabi_dcmpun>
 8009220:	b9c8      	cbnz	r0, 8009256 <fmod+0x66>
 8009222:	4632      	mov	r2, r6
 8009224:	463b      	mov	r3, r7
 8009226:	4630      	mov	r0, r6
 8009228:	4639      	mov	r1, r7
 800922a:	f7f7 fc4b 	bl	8000ac4 <__aeabi_dcmpun>
 800922e:	b990      	cbnz	r0, 8009256 <fmod+0x66>
 8009230:	2200      	movs	r2, #0
 8009232:	2300      	movs	r3, #0
 8009234:	4620      	mov	r0, r4
 8009236:	4629      	mov	r1, r5
 8009238:	f7f7 fc12 	bl	8000a60 <__aeabi_dcmpeq>
 800923c:	b158      	cbz	r0, 8009256 <fmod+0x66>
 800923e:	f7ff ffa5 	bl	800918c <__errno>
 8009242:	2321      	movs	r3, #33	; 0x21
 8009244:	6003      	str	r3, [r0, #0]
 8009246:	2200      	movs	r2, #0
 8009248:	2300      	movs	r3, #0
 800924a:	4610      	mov	r0, r2
 800924c:	4619      	mov	r1, r3
 800924e:	f7f7 fac9 	bl	80007e4 <__aeabi_ddiv>
 8009252:	ec41 0b18 	vmov	d8, r0, r1
 8009256:	eeb0 0a48 	vmov.f32	s0, s16
 800925a:	eef0 0a68 	vmov.f32	s1, s17
 800925e:	ecbd 8b02 	vpop	{d8}
 8009262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009264:	200005e8 	.word	0x200005e8

08009268 <__ieee754_fmod>:
 8009268:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800926c:	ec53 2b11 	vmov	r2, r3, d1
 8009270:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8009274:	ea5e 0402 	orrs.w	r4, lr, r2
 8009278:	ec51 0b10 	vmov	r0, r1, d0
 800927c:	ee11 7a10 	vmov	r7, s2
 8009280:	ee11 ca10 	vmov	ip, s2
 8009284:	461e      	mov	r6, r3
 8009286:	d00d      	beq.n	80092a4 <__ieee754_fmod+0x3c>
 8009288:	4c7a      	ldr	r4, [pc, #488]	; (8009474 <__ieee754_fmod+0x20c>)
 800928a:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800928e:	45a0      	cmp	r8, r4
 8009290:	4689      	mov	r9, r1
 8009292:	dc07      	bgt.n	80092a4 <__ieee754_fmod+0x3c>
 8009294:	4254      	negs	r4, r2
 8009296:	4d78      	ldr	r5, [pc, #480]	; (8009478 <__ieee754_fmod+0x210>)
 8009298:	4314      	orrs	r4, r2
 800929a:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800929e:	42ac      	cmp	r4, r5
 80092a0:	46ab      	mov	fp, r5
 80092a2:	d909      	bls.n	80092b8 <__ieee754_fmod+0x50>
 80092a4:	f7f7 f974 	bl	8000590 <__aeabi_dmul>
 80092a8:	4602      	mov	r2, r0
 80092aa:	460b      	mov	r3, r1
 80092ac:	f7f7 fa9a 	bl	80007e4 <__aeabi_ddiv>
 80092b0:	ec41 0b10 	vmov	d0, r0, r1
 80092b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b8:	45f0      	cmp	r8, lr
 80092ba:	ee10 aa10 	vmov	sl, s0
 80092be:	ee10 4a10 	vmov	r4, s0
 80092c2:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80092c6:	dc0a      	bgt.n	80092de <__ieee754_fmod+0x76>
 80092c8:	dbf2      	blt.n	80092b0 <__ieee754_fmod+0x48>
 80092ca:	4290      	cmp	r0, r2
 80092cc:	d3f0      	bcc.n	80092b0 <__ieee754_fmod+0x48>
 80092ce:	d106      	bne.n	80092de <__ieee754_fmod+0x76>
 80092d0:	4a6a      	ldr	r2, [pc, #424]	; (800947c <__ieee754_fmod+0x214>)
 80092d2:	0fed      	lsrs	r5, r5, #31
 80092d4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80092d8:	e9d5 0100 	ldrd	r0, r1, [r5]
 80092dc:	e7e8      	b.n	80092b0 <__ieee754_fmod+0x48>
 80092de:	ea19 0f0b 	tst.w	r9, fp
 80092e2:	d14a      	bne.n	800937a <__ieee754_fmod+0x112>
 80092e4:	f1b8 0f00 	cmp.w	r8, #0
 80092e8:	d13f      	bne.n	800936a <__ieee754_fmod+0x102>
 80092ea:	4965      	ldr	r1, [pc, #404]	; (8009480 <__ieee754_fmod+0x218>)
 80092ec:	4653      	mov	r3, sl
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	dc38      	bgt.n	8009364 <__ieee754_fmod+0xfc>
 80092f2:	4b61      	ldr	r3, [pc, #388]	; (8009478 <__ieee754_fmod+0x210>)
 80092f4:	4033      	ands	r3, r6
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d14f      	bne.n	800939a <__ieee754_fmod+0x132>
 80092fa:	f1be 0f00 	cmp.w	lr, #0
 80092fe:	d144      	bne.n	800938a <__ieee754_fmod+0x122>
 8009300:	4a5f      	ldr	r2, [pc, #380]	; (8009480 <__ieee754_fmod+0x218>)
 8009302:	463b      	mov	r3, r7
 8009304:	2b00      	cmp	r3, #0
 8009306:	dc3d      	bgt.n	8009384 <__ieee754_fmod+0x11c>
 8009308:	4b5e      	ldr	r3, [pc, #376]	; (8009484 <__ieee754_fmod+0x21c>)
 800930a:	4299      	cmp	r1, r3
 800930c:	db4a      	blt.n	80093a4 <__ieee754_fmod+0x13c>
 800930e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009312:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009316:	485b      	ldr	r0, [pc, #364]	; (8009484 <__ieee754_fmod+0x21c>)
 8009318:	4282      	cmp	r2, r0
 800931a:	db57      	blt.n	80093cc <__ieee754_fmod+0x164>
 800931c:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8009320:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8009324:	1a89      	subs	r1, r1, r2
 8009326:	1b98      	subs	r0, r3, r6
 8009328:	eba4 070c 	sub.w	r7, r4, ip
 800932c:	2900      	cmp	r1, #0
 800932e:	d164      	bne.n	80093fa <__ieee754_fmod+0x192>
 8009330:	4564      	cmp	r4, ip
 8009332:	bf38      	it	cc
 8009334:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8009338:	2800      	cmp	r0, #0
 800933a:	bfa4      	itt	ge
 800933c:	463c      	movge	r4, r7
 800933e:	4603      	movge	r3, r0
 8009340:	ea53 0104 	orrs.w	r1, r3, r4
 8009344:	d0c4      	beq.n	80092d0 <__ieee754_fmod+0x68>
 8009346:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800934a:	db6b      	blt.n	8009424 <__ieee754_fmod+0x1bc>
 800934c:	494d      	ldr	r1, [pc, #308]	; (8009484 <__ieee754_fmod+0x21c>)
 800934e:	428a      	cmp	r2, r1
 8009350:	db6e      	blt.n	8009430 <__ieee754_fmod+0x1c8>
 8009352:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009356:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800935a:	431d      	orrs	r5, r3
 800935c:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 8009360:	4620      	mov	r0, r4
 8009362:	e7a5      	b.n	80092b0 <__ieee754_fmod+0x48>
 8009364:	3901      	subs	r1, #1
 8009366:	005b      	lsls	r3, r3, #1
 8009368:	e7c1      	b.n	80092ee <__ieee754_fmod+0x86>
 800936a:	4946      	ldr	r1, [pc, #280]	; (8009484 <__ieee754_fmod+0x21c>)
 800936c:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8009370:	2b00      	cmp	r3, #0
 8009372:	ddbe      	ble.n	80092f2 <__ieee754_fmod+0x8a>
 8009374:	3901      	subs	r1, #1
 8009376:	005b      	lsls	r3, r3, #1
 8009378:	e7fa      	b.n	8009370 <__ieee754_fmod+0x108>
 800937a:	ea4f 5128 	mov.w	r1, r8, asr #20
 800937e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009382:	e7b6      	b.n	80092f2 <__ieee754_fmod+0x8a>
 8009384:	3a01      	subs	r2, #1
 8009386:	005b      	lsls	r3, r3, #1
 8009388:	e7bc      	b.n	8009304 <__ieee754_fmod+0x9c>
 800938a:	4a3e      	ldr	r2, [pc, #248]	; (8009484 <__ieee754_fmod+0x21c>)
 800938c:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8009390:	2b00      	cmp	r3, #0
 8009392:	ddb9      	ble.n	8009308 <__ieee754_fmod+0xa0>
 8009394:	3a01      	subs	r2, #1
 8009396:	005b      	lsls	r3, r3, #1
 8009398:	e7fa      	b.n	8009390 <__ieee754_fmod+0x128>
 800939a:	ea4f 522e 	mov.w	r2, lr, asr #20
 800939e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80093a2:	e7b1      	b.n	8009308 <__ieee754_fmod+0xa0>
 80093a4:	1a5c      	subs	r4, r3, r1
 80093a6:	2c1f      	cmp	r4, #31
 80093a8:	dc0a      	bgt.n	80093c0 <__ieee754_fmod+0x158>
 80093aa:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 80093ae:	fa08 f804 	lsl.w	r8, r8, r4
 80093b2:	fa2a f303 	lsr.w	r3, sl, r3
 80093b6:	ea43 0308 	orr.w	r3, r3, r8
 80093ba:	fa0a f404 	lsl.w	r4, sl, r4
 80093be:	e7aa      	b.n	8009316 <__ieee754_fmod+0xae>
 80093c0:	4b31      	ldr	r3, [pc, #196]	; (8009488 <__ieee754_fmod+0x220>)
 80093c2:	1a5b      	subs	r3, r3, r1
 80093c4:	fa0a f303 	lsl.w	r3, sl, r3
 80093c8:	2400      	movs	r4, #0
 80093ca:	e7a4      	b.n	8009316 <__ieee754_fmod+0xae>
 80093cc:	eba0 0c02 	sub.w	ip, r0, r2
 80093d0:	f1bc 0f1f 	cmp.w	ip, #31
 80093d4:	dc0a      	bgt.n	80093ec <__ieee754_fmod+0x184>
 80093d6:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 80093da:	fa0e fe0c 	lsl.w	lr, lr, ip
 80093de:	fa27 f606 	lsr.w	r6, r7, r6
 80093e2:	ea46 060e 	orr.w	r6, r6, lr
 80093e6:	fa07 fc0c 	lsl.w	ip, r7, ip
 80093ea:	e79b      	b.n	8009324 <__ieee754_fmod+0xbc>
 80093ec:	4e26      	ldr	r6, [pc, #152]	; (8009488 <__ieee754_fmod+0x220>)
 80093ee:	1ab6      	subs	r6, r6, r2
 80093f0:	fa07 f606 	lsl.w	r6, r7, r6
 80093f4:	f04f 0c00 	mov.w	ip, #0
 80093f8:	e794      	b.n	8009324 <__ieee754_fmod+0xbc>
 80093fa:	4564      	cmp	r4, ip
 80093fc:	bf38      	it	cc
 80093fe:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8009402:	2800      	cmp	r0, #0
 8009404:	da05      	bge.n	8009412 <__ieee754_fmod+0x1aa>
 8009406:	0fe0      	lsrs	r0, r4, #31
 8009408:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800940c:	0064      	lsls	r4, r4, #1
 800940e:	3901      	subs	r1, #1
 8009410:	e789      	b.n	8009326 <__ieee754_fmod+0xbe>
 8009412:	ea50 0307 	orrs.w	r3, r0, r7
 8009416:	f43f af5b 	beq.w	80092d0 <__ieee754_fmod+0x68>
 800941a:	0ffb      	lsrs	r3, r7, #31
 800941c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8009420:	007c      	lsls	r4, r7, #1
 8009422:	e7f4      	b.n	800940e <__ieee754_fmod+0x1a6>
 8009424:	0fe1      	lsrs	r1, r4, #31
 8009426:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800942a:	0064      	lsls	r4, r4, #1
 800942c:	3a01      	subs	r2, #1
 800942e:	e78a      	b.n	8009346 <__ieee754_fmod+0xde>
 8009430:	1a89      	subs	r1, r1, r2
 8009432:	2914      	cmp	r1, #20
 8009434:	dc0a      	bgt.n	800944c <__ieee754_fmod+0x1e4>
 8009436:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800943a:	fa03 f202 	lsl.w	r2, r3, r2
 800943e:	40cc      	lsrs	r4, r1
 8009440:	4322      	orrs	r2, r4
 8009442:	410b      	asrs	r3, r1
 8009444:	ea43 0105 	orr.w	r1, r3, r5
 8009448:	4610      	mov	r0, r2
 800944a:	e731      	b.n	80092b0 <__ieee754_fmod+0x48>
 800944c:	291f      	cmp	r1, #31
 800944e:	dc07      	bgt.n	8009460 <__ieee754_fmod+0x1f8>
 8009450:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8009454:	40cc      	lsrs	r4, r1
 8009456:	fa03 f202 	lsl.w	r2, r3, r2
 800945a:	4322      	orrs	r2, r4
 800945c:	462b      	mov	r3, r5
 800945e:	e7f1      	b.n	8009444 <__ieee754_fmod+0x1dc>
 8009460:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8009464:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009468:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800946c:	32e2      	adds	r2, #226	; 0xe2
 800946e:	fa43 f202 	asr.w	r2, r3, r2
 8009472:	e7f3      	b.n	800945c <__ieee754_fmod+0x1f4>
 8009474:	7fefffff 	.word	0x7fefffff
 8009478:	7ff00000 	.word	0x7ff00000
 800947c:	080095e8 	.word	0x080095e8
 8009480:	fffffbed 	.word	0xfffffbed
 8009484:	fffffc02 	.word	0xfffffc02
 8009488:	fffffbe2 	.word	0xfffffbe2

0800948c <_init>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	bf00      	nop
 8009490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009492:	bc08      	pop	{r3}
 8009494:	469e      	mov	lr, r3
 8009496:	4770      	bx	lr

08009498 <_fini>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	bf00      	nop
 800949c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949e:	bc08      	pop	{r3}
 80094a0:	469e      	mov	lr, r3
 80094a2:	4770      	bx	lr
