Timing Analyzer report for Robot
Sat Oct 28 16:36:26 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Robot                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 158.83 MHz ; 158.83 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 190.95 MHz ; 190.95 MHz      ; CLOCK_50                                       ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.161  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 13.704 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.403 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 9.681 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.708 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                               ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 9.161  ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 13.472     ;
; 9.207  ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 13.426     ;
; 9.741  ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 12.892     ;
; 9.775  ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 12.844     ;
; 9.838  ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 12.781     ;
; 10.210 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.396     ;
; 10.273 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.333     ;
; 10.341 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 12.278     ;
; 10.373 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.233     ;
; 10.421 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.185     ;
; 10.436 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.170     ;
; 10.484 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 12.122     ;
; 10.660 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.946     ;
; 10.694 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.927     ;
; 10.701 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.920     ;
; 10.723 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.883     ;
; 10.726 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.880     ;
; 10.757 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.864     ;
; 10.764 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.857     ;
; 10.772 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.834     ;
; 10.776 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.830     ;
; 10.786 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.820     ;
; 10.804 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.817     ;
; 10.809 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.812     ;
; 10.832 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.774     ;
; 10.867 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.754     ;
; 10.872 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.749     ;
; 10.939 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.667     ;
; 10.987 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.619     ;
; 10.998 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.623     ;
; 11.061 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.560     ;
; 11.089 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.532     ;
; 11.107 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.514     ;
; 11.139 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.482     ;
; 11.145 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.476     ;
; 11.170 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.451     ;
; 11.185 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.436     ;
; 11.226 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.380     ;
; 11.260 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.361     ;
; 11.267 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.354     ;
; 11.283 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.350     ;
; 11.284 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.349     ;
; 11.306 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.300     ;
; 11.329 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.304     ;
; 11.330 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.303     ;
; 11.366 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.688      ; 11.240     ;
; 11.370 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.251     ;
; 11.375 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.246     ;
; 11.564 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 11.057     ;
; 11.569 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.064     ;
; 11.605 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.028     ;
; 11.615 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.018     ;
; 11.616 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 11.017     ;
; 11.651 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.982     ;
; 11.655 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 10.966     ;
; 11.662 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.971     ;
; 11.673 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 10.948     ;
; 11.716 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.908     ;
; 11.717 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.907     ;
; 11.719 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.703      ; 10.902     ;
; 11.762 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.862     ;
; 11.763 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.861     ;
; 11.824 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.800     ;
; 11.824 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.800     ;
; 11.863 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.770     ;
; 11.864 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.769     ;
; 11.870 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.754     ;
; 11.870 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.754     ;
; 12.001 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.623     ;
; 12.037 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.587     ;
; 12.047 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.577     ;
; 12.083 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.541     ;
; 12.084 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.535     ;
; 12.110 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.514     ;
; 12.147 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.472     ;
; 12.147 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.477     ;
; 12.149 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.484     ;
; 12.156 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.468     ;
; 12.185 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.448     ;
; 12.193 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.715      ; 10.440     ;
; 12.193 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.431     ;
; 12.296 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.328     ;
; 12.297 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.327     ;
; 12.393 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.226     ;
; 12.404 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.220     ;
; 12.404 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.220     ;
; 12.406 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.213     ;
; 12.452 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.167     ;
; 12.456 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 10.163     ;
; 12.581 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.043     ;
; 12.617 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 10.007     ;
; 12.650 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 9.969      ;
; 12.690 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 9.934      ;
; 12.727 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.706      ; 9.897      ;
; 12.959 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 9.660      ;
; 12.986 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.701      ; 9.633      ;
; 14.763 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 5.142      ;
; 14.913 ; uart_tx:uart_tx_u|count[22] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 4.992      ;
; 14.932 ; uart_tx:uart_tx_u|count[21] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.093     ; 4.973      ;
; 15.016 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|count[27]            ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.080     ; 4.902      ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.704 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.197      ;
; 13.761 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.140      ;
; 13.774 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.127      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.842 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.075      ;
; 13.850 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.051      ;
; 13.879 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 6.028      ;
; 13.882 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.037      ;
; 13.882 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.037      ;
; 13.882 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 6.037      ;
; 13.893 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 6.024      ;
; 13.901 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 6.001      ;
; 13.904 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.997      ;
; 13.920 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.981      ;
; 13.924 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.978      ;
; 13.924 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.978      ;
; 13.927 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.975      ;
; 13.949 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.958      ;
; 13.950 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.957      ;
; 13.969 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.933      ;
; 13.980 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.922      ;
; 13.985 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.917      ;
; 13.987 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.915      ;
; 13.993 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.909      ;
; 13.994 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.908      ;
; 13.998 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.904      ;
; 14.014 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.888      ;
; 14.018 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.889      ;
; 14.034 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.873      ;
; 14.038 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.869      ;
; 14.045 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.856      ;
; 14.047 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.855      ;
; 14.070 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.832      ;
; 14.070 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.832      ;
; 14.073 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.829      ;
; 14.076 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.832      ;
; 14.077 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.087 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.830      ;
; 14.088 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.819      ;
; 14.099 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.809      ;
; 14.099 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.809      ;
; 14.102 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.806      ;
; 14.104 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.810      ;
; 14.104 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.810      ;
; 14.104 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.810      ;
; 14.104 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.810      ;
; 14.104 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.810      ;
; 14.104 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.803      ;
; 14.108 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.799      ;
; 14.115 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.786      ;
; 14.115 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.787      ;
; 14.119 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.782      ;
; 14.123 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.779      ;
; 14.125 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.782      ;
; 14.127 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.780      ;
; 14.127 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.792      ;
; 14.127 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.792      ;
; 14.127 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 5.792      ;
; 14.131 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.771      ;
; 14.131 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.776      ;
; 14.133 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.768      ;
; 14.133 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.769      ;
; 14.138 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.779      ;
; 14.139 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.763      ;
; 14.140 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.762      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.141 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.776      ;
; 14.144 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.764      ;
; 14.144 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.758      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.150 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.753      ;
; 14.157 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.745      ;
; 14.160 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.748      ;
; 14.162 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.746      ;
; 14.168 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.740      ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.655 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.691 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.956      ;
; 0.692 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.957      ;
; 0.699 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.965      ;
; 0.710 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.975      ;
; 0.797 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.062      ;
; 0.880 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.145      ;
; 0.973 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.973 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.985 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.987 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.987 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.258      ;
; 0.994 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 1.039 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.304      ;
; 1.064 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.329      ;
; 1.065 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.330      ;
; 1.085 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.350      ;
; 1.094 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.404 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.429 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.431 ; IR_RECEIVE:u1|data_buf[28]    ; IR_RECEIVE:u1|oDATA[28]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; IR_RECEIVE:u1|data_buf[21]    ; IR_RECEIVE:u1|oDATA[21]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; IR_RECEIVE:u1|data_buf[5]     ; IR_RECEIVE:u1|oDATA[5]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; IR_RECEIVE:u1|data_buf[2]     ; IR_RECEIVE:u1|oDATA[2]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; IR_RECEIVE:u1|data_buf[3]     ; IR_RECEIVE:u1|oDATA[3]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; IR_RECEIVE:u1|data_buf[12]    ; IR_RECEIVE:u1|oDATA[12]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; IR_RECEIVE:u1|data_buf[22]    ; IR_RECEIVE:u1|oDATA[22]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; IR_RECEIVE:u1|data_buf[13]    ; IR_RECEIVE:u1|oDATA[13]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.697      ;
; 0.435 ; IR_RECEIVE:u1|data_buf[14]    ; IR_RECEIVE:u1|oDATA[14]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.698      ;
; 0.438 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.443 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.467 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.731      ;
; 0.467 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.731      ;
; 0.477 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.741      ;
; 0.478 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.742      ;
; 0.557 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data_buf[0]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.821      ;
; 0.561 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.825      ;
; 0.602 ; IR_RECEIVE:u1|data_buf[31]    ; IR_RECEIVE:u1|oDATA[31]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; IR_RECEIVE:u1|data_buf[29]    ; IR_RECEIVE:u1|oDATA[29]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; IR_RECEIVE:u1|data_buf[23]    ; IR_RECEIVE:u1|oDATA[23]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; IR_RECEIVE:u1|data_buf[7]     ; IR_RECEIVE:u1|oDATA[7]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.867      ;
; 0.604 ; IR_RECEIVE:u1|data_buf[15]    ; IR_RECEIVE:u1|oDATA[15]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; IR_RECEIVE:u1|data_buf[8]     ; IR_RECEIVE:u1|oDATA[8]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.868      ;
; 0.605 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.869      ;
; 0.606 ; IR_RECEIVE:u1|data_buf[20]    ; IR_RECEIVE:u1|oDATA[20]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.870      ;
; 0.625 ; IR_RECEIVE:u1|data_buf[24]    ; IR_RECEIVE:u1|oDATA[24]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.888      ;
; 0.643 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.915      ;
; 0.650 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.915      ;
; 0.658 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; IR_RECEIVE:u1|data_count[8]   ; IR_RECEIVE:u1|data_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; IR_RECEIVE:u1|bitcount[1]     ; IR_RECEIVE:u1|bitcount[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.923      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 27.939 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 172.38 MHz ; 172.38 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 208.03 MHz ; 208.03 MHz      ; CLOCK_50                                       ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.874  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 14.199 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.355 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 9.689 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.708 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 9.874  ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 12.414     ;
; 9.966  ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 12.322     ;
; 10.436 ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 11.852     ;
; 10.472 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 11.802     ;
; 10.523 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 11.751     ;
; 10.894 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.369     ;
; 10.915 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.348     ;
; 10.970 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 11.304     ;
; 11.034 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.229     ;
; 11.055 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.208     ;
; 11.079 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.184     ;
; 11.100 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 11.163     ;
; 11.288 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.975     ;
; 11.309 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.954     ;
; 11.321 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.957     ;
; 11.325 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.953     ;
; 11.342 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.936     ;
; 11.346 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.932     ;
; 11.362 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.901     ;
; 11.377 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.886     ;
; 11.404 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.859     ;
; 11.422 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.841     ;
; 11.432 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.846     ;
; 11.435 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.843     ;
; 11.449 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.814     ;
; 11.453 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.825     ;
; 11.456 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.822     ;
; 11.502 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.761     ;
; 11.547 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.716     ;
; 11.589 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.689     ;
; 11.610 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.668     ;
; 11.676 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.602     ;
; 11.697 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.581     ;
; 11.699 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.579     ;
; 11.720 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.558     ;
; 11.753 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.525     ;
; 11.756 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.507     ;
; 11.787 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.491     ;
; 11.789 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.489     ;
; 11.793 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.485     ;
; 11.851 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.412     ;
; 11.862 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.426     ;
; 11.862 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.426     ;
; 11.896 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.344      ; 10.367     ;
; 11.900 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.378     ;
; 11.903 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.375     ;
; 11.954 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.334     ;
; 11.954 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.334     ;
; 12.057 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.221     ;
; 12.131 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.157     ;
; 12.137 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.151     ;
; 12.144 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.134     ;
; 12.160 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.128     ;
; 12.167 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.111     ;
; 12.223 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.065     ;
; 12.225 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.063     ;
; 12.229 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 10.059     ;
; 12.234 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.359      ; 10.044     ;
; 12.251 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 10.031     ;
; 12.251 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 10.031     ;
; 12.341 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.941      ;
; 12.342 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.940      ;
; 12.343 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.939      ;
; 12.343 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.939      ;
; 12.404 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 9.884      ;
; 12.409 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 9.879      ;
; 12.433 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.849      ;
; 12.434 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.848      ;
; 12.525 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.757      ;
; 12.547 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.735      ;
; 12.604 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.670      ;
; 12.617 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.665      ;
; 12.617 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.665      ;
; 12.639 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.643      ;
; 12.640 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.642      ;
; 12.651 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.623      ;
; 12.672 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 9.616      ;
; 12.693 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 9.595      ;
; 12.709 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.573      ;
; 12.732 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.550      ;
; 12.738 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.369      ; 9.550      ;
; 12.837 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.445      ;
; 12.842 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.440      ;
; 12.881 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.393      ;
; 12.903 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.371      ;
; 12.919 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.363      ;
; 12.924 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.350      ;
; 12.926 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.356      ;
; 12.973 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.301      ;
; 13.098 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 9.176      ;
; 13.103 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.179      ;
; 13.148 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.134      ;
; 13.189 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.093      ;
; 13.240 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.363      ; 9.042      ;
; 13.371 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 8.903      ;
; 13.435 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.355      ; 8.839      ;
; 15.193 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 4.721      ;
; 15.313 ; uart_tx:uart_tx_u|count[22] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 4.601      ;
; 15.357 ; uart_tx:uart_tx_u|count[21] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 4.557      ;
; 15.437 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.085     ; 4.477      ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.199 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.712      ;
; 14.230 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.681      ;
; 14.251 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.660      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.334 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.592      ;
; 14.345 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.566      ;
; 14.369 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.560      ;
; 14.369 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.560      ;
; 14.369 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.560      ;
; 14.376 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.535      ;
; 14.377 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.549      ;
; 14.392 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.525      ;
; 14.397 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.514      ;
; 14.401 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.511      ;
; 14.416 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.496      ;
; 14.423 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.494      ;
; 14.436 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.476      ;
; 14.439 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.473      ;
; 14.442 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.470      ;
; 14.444 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.473      ;
; 14.447 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.465      ;
; 14.449 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.463      ;
; 14.466 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.446      ;
; 14.478 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.434      ;
; 14.493 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.419      ;
; 14.493 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.419      ;
; 14.497 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.415      ;
; 14.498 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.419      ;
; 14.529 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.388      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.541 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.385      ;
; 14.547 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.365      ;
; 14.550 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.361      ;
; 14.550 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.367      ;
; 14.562 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.350      ;
; 14.572 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.345      ;
; 14.574 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.343      ;
; 14.576 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.353      ;
; 14.576 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.353      ;
; 14.576 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.353      ;
; 14.580 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.342      ;
; 14.580 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.342      ;
; 14.580 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.342      ;
; 14.580 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.342      ;
; 14.580 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.342      ;
; 14.581 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.330      ;
; 14.582 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.330      ;
; 14.584 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.342      ;
; 14.585 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.327      ;
; 14.588 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.324      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.591 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.320      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.592 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.334      ;
; 14.593 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.319      ;
; 14.594 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.324      ;
; 14.595 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.317      ;
; 14.602 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.309      ;
; 14.603 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.314      ;
; 14.605 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.312      ;
; 14.609 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.309      ;
; 14.612 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.300      ;
; 14.613 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.304      ;
; 14.624 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.293      ;
; 14.624 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 5.288      ;
; 14.626 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.288      ;
; 14.626 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.288      ;
; 14.626 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.288      ;
; 14.626 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 5.291      ;
; 14.627 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.302      ;
; 14.627 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.302      ;
; 14.627 ; IR_RECEIVE:u1|bitcount[2]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.302      ;
; 14.629 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.289      ;
; 14.630 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.281      ;
; 14.632 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.286      ;
; 14.634 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.277      ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.599 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.624 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.635 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.876      ;
; 0.636 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.877      ;
; 0.637 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.879      ;
; 0.656 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.897      ;
; 0.729 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.970      ;
; 0.816 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.057      ;
; 0.885 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.902 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.903 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.145      ;
; 0.904 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.949 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.190      ;
; 0.968 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.209      ;
; 0.978 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.219      ;
; 0.984 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
; 0.984 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
; 0.985 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.226      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.356 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.389 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.389 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.398 ; IR_RECEIVE:u1|data_buf[12]    ; IR_RECEIVE:u1|oDATA[12]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; IR_RECEIVE:u1|data_buf[5]     ; IR_RECEIVE:u1|oDATA[5]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; IR_RECEIVE:u1|data_buf[2]     ; IR_RECEIVE:u1|oDATA[2]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; IR_RECEIVE:u1|data_buf[28]    ; IR_RECEIVE:u1|oDATA[28]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; IR_RECEIVE:u1|data_buf[21]    ; IR_RECEIVE:u1|oDATA[21]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; IR_RECEIVE:u1|data_buf[22]    ; IR_RECEIVE:u1|oDATA[22]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; IR_RECEIVE:u1|data_buf[3]     ; IR_RECEIVE:u1|oDATA[3]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; IR_RECEIVE:u1|data_buf[13]    ; IR_RECEIVE:u1|oDATA[13]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; IR_RECEIVE:u1|data_buf[14]    ; IR_RECEIVE:u1|oDATA[14]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.642      ;
; 0.402 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.643      ;
; 0.405 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.423 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.663      ;
; 0.423 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.663      ;
; 0.440 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.680      ;
; 0.440 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.680      ;
; 0.512 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data_buf[0]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.752      ;
; 0.515 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.755      ;
; 0.550 ; IR_RECEIVE:u1|data_buf[31]    ; IR_RECEIVE:u1|oDATA[31]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.790      ;
; 0.551 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; IR_RECEIVE:u1|data_buf[29]    ; IR_RECEIVE:u1|oDATA[29]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.791      ;
; 0.552 ; IR_RECEIVE:u1|data_buf[7]     ; IR_RECEIVE:u1|oDATA[7]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; IR_RECEIVE:u1|data_buf[8]     ; IR_RECEIVE:u1|oDATA[8]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; IR_RECEIVE:u1|data_buf[15]    ; IR_RECEIVE:u1|oDATA[15]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; IR_RECEIVE:u1|data_buf[23]    ; IR_RECEIVE:u1|oDATA[23]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.792      ;
; 0.553 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; IR_RECEIVE:u1|data_buf[20]    ; IR_RECEIVE:u1|oDATA[20]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.794      ;
; 0.577 ; IR_RECEIVE:u1|data_buf[24]    ; IR_RECEIVE:u1|oDATA[24]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.817      ;
; 0.587 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.595 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.836      ;
; 0.595 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.836      ;
; 0.601 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; IR_RECEIVE:u1|data_count[12]  ; IR_RECEIVE:u1|data_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; IR_RECEIVE:u1|data_count[8]   ; IR_RECEIVE:u1|data_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; IR_RECEIVE:u1|data_count[6]   ; IR_RECEIVE:u1|data_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.843      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 28.773 ns




+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 14.561 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 16.828 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.182 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.183 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 9.265 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; 9.780 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 14.561 ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 6.865      ;
; 14.571 ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 6.855      ;
; 14.846 ; IR_RECEIVE:u1|oDATA[24]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 6.580      ;
; 14.877 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 6.535      ;
; 14.887 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 6.525      ;
; 15.109 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.291      ;
; 15.120 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.280      ;
; 15.138 ; IR_RECEIVE:u1|oDATA[19]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 6.274      ;
; 15.185 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.215      ;
; 15.196 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.204      ;
; 15.217 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.183      ;
; 15.228 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.172      ;
; 15.318 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.082      ;
; 15.324 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.076      ;
; 15.329 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.071      ;
; 15.335 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.065      ;
; 15.344 ; IR_RECEIVE:u1|oDATA[27]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.056      ;
; 15.351 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.049      ;
; 15.362 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 6.038      ;
; 15.394 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 6.021      ;
; 15.395 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 6.020      ;
; 15.405 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 6.010      ;
; 15.406 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 6.009      ;
; 15.420 ; IR_RECEIVE:u1|oDATA[16]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 5.980      ;
; 15.448 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.967      ;
; 15.450 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.965      ;
; 15.452 ; IR_RECEIVE:u1|oDATA[26]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 5.948      ;
; 15.459 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.956      ;
; 15.461 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.954      ;
; 15.529 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.886      ;
; 15.538 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.877      ;
; 15.540 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.875      ;
; 15.549 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.866      ;
; 15.553 ; IR_RECEIVE:u1|oDATA[18]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 5.847      ;
; 15.559 ; IR_RECEIVE:u1|oDATA[25]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 5.841      ;
; 15.572 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.843      ;
; 15.583 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.832      ;
; 15.586 ; IR_RECEIVE:u1|oDATA[17]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.493      ; 5.814      ;
; 15.592 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.823      ;
; 15.603 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.812      ;
; 15.629 ; IR_RECEIVE:u1|oDATA[20]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.786      ;
; 15.630 ; IR_RECEIVE:u1|oDATA[21]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.785      ;
; 15.680 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.746      ;
; 15.680 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.746      ;
; 15.683 ; IR_RECEIVE:u1|oDATA[28]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.732      ;
; 15.685 ; IR_RECEIVE:u1|oDATA[30]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.730      ;
; 15.690 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.736      ;
; 15.691 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.735      ;
; 15.764 ; IR_RECEIVE:u1|oDATA[23]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.651      ;
; 15.773 ; IR_RECEIVE:u1|oDATA[22]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.642      ;
; 15.777 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.649      ;
; 15.787 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.639      ;
; 15.802 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.624      ;
; 15.807 ; IR_RECEIVE:u1|oDATA[31]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.608      ;
; 15.813 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.613      ;
; 15.823 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.603      ;
; 15.827 ; IR_RECEIVE:u1|oDATA[29]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.508      ; 5.588      ;
; 15.834 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.592      ;
; 15.893 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.524      ;
; 15.899 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.518      ;
; 15.903 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.514      ;
; 15.909 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.508      ;
; 15.915 ; IR_RECEIVE:u1|oDATA[7]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.511      ;
; 15.915 ; IR_RECEIVE:u1|oDATA[6]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.511      ;
; 15.937 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.480      ;
; 15.946 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.471      ;
; 15.947 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.470      ;
; 15.956 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.461      ;
; 16.024 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.388      ;
; 16.034 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.378      ;
; 16.034 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.383      ;
; 16.037 ; IR_RECEIVE:u1|oDATA[8]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.389      ;
; 16.044 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.373      ;
; 16.045 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.372      ;
; 16.054 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.363      ;
; 16.058 ; IR_RECEIVE:u1|oDATA[5]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.368      ;
; 16.084 ; IR_RECEIVE:u1|oDATA[14]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.519      ; 5.342      ;
; 16.094 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.323      ;
; 16.099 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.318      ;
; 16.104 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.313      ;
; 16.110 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.307      ;
; 16.148 ; IR_RECEIVE:u1|oDATA[1]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.269      ;
; 16.148 ; IR_RECEIVE:u1|oDATA[2]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.269      ;
; 16.181 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.231      ;
; 16.191 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.221      ;
; 16.198 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.214      ;
; 16.209 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.203      ;
; 16.211 ; IR_RECEIVE:u1|oDATA[11]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.206      ;
; 16.212 ; IR_RECEIVE:u1|oDATA[9]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.205      ;
; 16.269 ; IR_RECEIVE:u1|oDATA[4]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.148      ;
; 16.289 ; IR_RECEIVE:u1|oDATA[3]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.128      ;
; 16.309 ; IR_RECEIVE:u1|oDATA[12]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 5.103      ;
; 16.334 ; IR_RECEIVE:u1|oDATA[0]      ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.083      ;
; 16.356 ; IR_RECEIVE:u1|oDATA[10]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.510      ; 5.061      ;
; 16.433 ; IR_RECEIVE:u1|oDATA[15]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 4.979      ;
; 16.455 ; IR_RECEIVE:u1|oDATA[13]     ; uart_tx:uart_tx_u|data_to_send_temp[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.505      ; 4.957      ;
; 17.347 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.055     ; 2.585      ;
; 17.423 ; uart_tx:uart_tx_u|count[22] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.055     ; 2.509      ;
; 17.439 ; uart_tx:uart_tx_u|count[21] ; uart_tx:uart_tx_u|bit_index[2]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.055     ; 2.493      ;
; 17.482 ; uart_tx:uart_tx_u|count[23] ; uart_tx:uart_tx_u|bit_index[1]         ; CLOCK_50                                       ; CLOCK_50    ; 20.000       ; -0.055     ; 2.450      ;
+--------+-----------------------------+----------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 16.828 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.101      ;
; 16.859 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.070      ;
; 16.873 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.056      ;
; 16.907 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.022      ;
; 16.914 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.021      ;
; 16.928 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.003      ;
; 16.936 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.995      ;
; 16.937 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.994      ;
; 16.938 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.991      ;
; 16.939 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.992      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.940 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.004      ;
; 16.945 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.990      ;
; 16.952 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.977      ;
; 16.958 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.973      ;
; 16.959 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.976      ;
; 16.961 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.970      ;
; 16.963 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.968      ;
; 16.965 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.982      ;
; 16.965 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.982      ;
; 16.965 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.982      ;
; 16.965 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.979      ;
; 16.968 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.963      ;
; 16.968 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.963      ;
; 16.972 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.959      ;
; 16.981 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.954      ;
; 16.985 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.946      ;
; 16.989 ; IR_RECEIVE:u1|data_count[11] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.942      ;
; 16.989 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.946      ;
; 16.992 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.943      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.004 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.924      ;
; 17.007 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.922      ;
; 17.007 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.924      ;
; 17.012 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.923      ;
; 17.014 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[14]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.923      ;
; 17.015 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.916      ;
; 17.016 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.915      ;
; 17.018 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.913      ;
; 17.020 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.915      ;
; 17.022 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[8]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.915      ;
; 17.023 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.914      ;
; 17.023 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.912      ;
; 17.025 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[4]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.912      ;
; 17.026 ; IR_RECEIVE:u1|data_count[6]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.909      ;
; 17.029 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.902      ;
; 17.029 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.902      ;
; 17.029 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.902      ;
; 17.029 ; IR_RECEIVE:u1|data[23]       ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.899      ;
; 17.034 ; IR_RECEIVE:u1|data_count[3]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.901      ;
; 17.037 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; IR_RECEIVE:u1|data_count[4]  ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.898      ;
; 17.038 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.891      ;
; 17.040 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.889      ;
; 17.040 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.891      ;
; 17.042 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.889      ;
; 17.044 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[30]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.893      ;
; 17.047 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[29]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.890      ;
; 17.047 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.884      ;
; 17.047 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.884      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[31] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[22] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[23] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[20] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[21] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[29] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[28] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.048 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[30] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.896      ;
; 17.049 ; IR_RECEIVE:u1|data_count[7]  ; IR_RECEIVE:u1|data[3]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.886      ;
; 17.049 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[21]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.888      ;
; 17.051 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.880      ;
; 17.052 ; IR_RECEIVE:u1|data_count[12] ; IR_RECEIVE:u1|data[7]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.877      ;
; 17.054 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[20]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.883      ;
; 17.054 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[24]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.883      ;
; 17.058 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[28]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.879      ;
; 17.064 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.867      ;
; 17.068 ; IR_RECEIVE:u1|data_count[10] ; IR_RECEIVE:u1|data[12]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.863      ;
; 17.071 ; IR_RECEIVE:u1|data_count[14] ; IR_RECEIVE:u1|data[11]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.858      ;
; 17.071 ; IR_RECEIVE:u1|data_count[8]  ; IR_RECEIVE:u1|data[13]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.866      ;
; 17.073 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[12] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.874      ;
; 17.073 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[13] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.874      ;
; 17.073 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[15] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 2.874      ;
; 17.073 ; IR_RECEIVE:u1|bitcount[3]    ; IR_RECEIVE:u1|data_buf[16] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.871      ;
; 17.074 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[2]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.868      ;
; 17.074 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[3]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.868      ;
; 17.074 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[4]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.868      ;
; 17.074 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[10] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.868      ;
; 17.074 ; IR_RECEIVE:u1|bitcount[1]    ; IR_RECEIVE:u1|data_buf[11] ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.868      ;
+--------+------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; uart_tx:uart_tx_u|state.START  ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|state.STOP   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx:uart_tx_u|bit_index[2] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.298 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_tx:uart_tx_u|count[31]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.320 ; uart_tx:uart_tx_u|state.IDLE   ; uart_tx:uart_tx_u|state.START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.445      ;
; 0.323 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.447      ;
; 0.325 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.449      ;
; 0.330 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|bit_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.454      ;
; 0.358 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.482      ;
; 0.397 ; uart_tx:uart_tx_u|state.DATA   ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.521      ;
; 0.448 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[21]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[11]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[17]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[19]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[29]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; uart_tx:uart_tx_u|count[27]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; uart_tx:uart_tx_u|count[9]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; uart_tx:uart_tx_u|count[23]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; uart_tx:uart_tx_u|count[25]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.458 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[23]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[30]    ; uart_tx:uart_tx_u|count[31]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[19]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[21]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[25]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[27]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[29]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[0]     ; uart_tx:uart_tx_u|count[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; uart_tx:uart_tx_u|count[6]     ; uart_tx:uart_tx_u|count[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; uart_tx:uart_tx_u|count[2]     ; uart_tx:uart_tx_u|count[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[16]    ; uart_tx:uart_tx_u|count[18]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[8]     ; uart_tx:uart_tx_u|count[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; uart_tx:uart_tx_u|count[22]    ; uart_tx:uart_tx_u|count[24]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; uart_tx:uart_tx_u|count[4]     ; uart_tx:uart_tx_u|count[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[12]    ; uart_tx:uart_tx_u|count[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[14]    ; uart_tx:uart_tx_u|count[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; uart_tx:uart_tx_u|count[20]    ; uart_tx:uart_tx_u|count[22]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[10]    ; uart_tx:uart_tx_u|count[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[18]    ; uart_tx:uart_tx_u|count[20]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; uart_tx:uart_tx_u|count[24]    ; uart_tx:uart_tx_u|count[26]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; uart_tx:uart_tx_u|count[28]    ; uart_tx:uart_tx_u|count[30]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; uart_tx:uart_tx_u|count[26]    ; uart_tx:uart_tx_u|count[28]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.476 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.600      ;
; 0.484 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.STOP   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.608      ;
; 0.489 ; uart_tx:uart_tx_u|bit_index[0] ; uart_tx:uart_tx_u|bit_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.613      ;
; 0.494 ; uart_tx:uart_tx_u|bit_index[1] ; uart_tx:uart_tx_u|state.DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.618      ;
; 0.511 ; uart_tx:uart_tx_u|count[5]     ; uart_tx:uart_tx_u|count[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; uart_tx:uart_tx_u|count[13]    ; uart_tx:uart_tx_u|count[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; uart_tx:uart_tx_u|count[15]    ; uart_tx:uart_tx_u|count[17]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; uart_tx:uart_tx_u|count[3]     ; uart_tx:uart_tx_u|count[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; uart_tx:uart_tx_u|count[1]     ; uart_tx:uart_tx_u|count[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; uart_tx:uart_tx_u|count[7]     ; uart_tx:uart_tx_u|count[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.183 ; IR_RECEIVE:u1|data[15]        ; IR_RECEIVE:u1|data[15]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[2]         ; IR_RECEIVE:u1|data[2]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[10]        ; IR_RECEIVE:u1|data[10]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[19]        ; IR_RECEIVE:u1|data[19]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[27]        ; IR_RECEIVE:u1|data[27]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[26]        ; IR_RECEIVE:u1|data[26]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[18]        ; IR_RECEIVE:u1|data[18]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|data[23]        ; IR_RECEIVE:u1|data[23]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|state.DATAREAD  ; IR_RECEIVE:u1|state.DATAREAD   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|state.IDLE       ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state.GUIDANCE   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[12]        ; IR_RECEIVE:u1|data[12]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[13]        ; IR_RECEIVE:u1|data[13]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[14]        ; IR_RECEIVE:u1|data[14]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[3]         ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[4]         ; IR_RECEIVE:u1|data[4]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[5]         ; IR_RECEIVE:u1|data[5]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[6]         ; IR_RECEIVE:u1|data[6]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[7]         ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[8]         ; IR_RECEIVE:u1|data[8]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[11]        ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[31]        ; IR_RECEIVE:u1|data[31]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[30]        ; IR_RECEIVE:u1|data[30]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[22]        ; IR_RECEIVE:u1|data[22]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[29]        ; IR_RECEIVE:u1|data[29]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[21]        ; IR_RECEIVE:u1|data[21]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[28]        ; IR_RECEIVE:u1|data[28]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[20]        ; IR_RECEIVE:u1|data[20]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; IR_RECEIVE:u1|data[24]        ; IR_RECEIVE:u1|data[24]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data[1]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data[9]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data[0]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[16]        ; IR_RECEIVE:u1|data[16]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data[17]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IR_RECEIVE:u1|data[25]        ; IR_RECEIVE:u1|data[25]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[2]     ; IR_RECEIVE:u1|oDATA[2]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[3]     ; IR_RECEIVE:u1|oDATA[3]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[28]    ; IR_RECEIVE:u1|oDATA[28]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[12]    ; IR_RECEIVE:u1|oDATA[12]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[21]    ; IR_RECEIVE:u1|oDATA[21]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; IR_RECEIVE:u1|data_buf[22]    ; IR_RECEIVE:u1|oDATA[22]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; IR_RECEIVE:u1|data_buf[5]     ; IR_RECEIVE:u1|oDATA[5]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; IR_RECEIVE:u1|data[9]         ; IR_RECEIVE:u1|data_buf[9]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; IR_RECEIVE:u1|data_buf[6]     ; IR_RECEIVE:u1|oDATA[6]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; IR_RECEIVE:u1|data_buf[13]    ; IR_RECEIVE:u1|oDATA[13]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; IR_RECEIVE:u1|data[1]         ; IR_RECEIVE:u1|data_buf[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; IR_RECEIVE:u1|state_count[17] ; IR_RECEIVE:u1|state_count[17]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; IR_RECEIVE:u1|idle_count[17]  ; IR_RECEIVE:u1|idle_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; IR_RECEIVE:u1|state.GUIDANCE  ; IR_RECEIVE:u1|state_count_flag ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; IR_RECEIVE:u1|data_buf[14]    ; IR_RECEIVE:u1|oDATA[14]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.201 ; IR_RECEIVE:u1|data_count[17]  ; IR_RECEIVE:u1|data_count[17]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.205 ; IR_RECEIVE:u1|state.IDLE      ; IR_RECEIVE:u1|idle_count_flag  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.329      ;
; 0.215 ; IR_RECEIVE:u1|bitcount[5]     ; IR_RECEIVE:u1|bitcount[5]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.338      ;
; 0.215 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[7]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.338      ;
; 0.216 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[11]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.339      ;
; 0.219 ; IR_RECEIVE:u1|bitcount[3]     ; IR_RECEIVE:u1|data[3]          ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.342      ;
; 0.253 ; IR_RECEIVE:u1|data[0]         ; IR_RECEIVE:u1|data_buf[0]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; IR_RECEIVE:u1|data[17]        ; IR_RECEIVE:u1|data_buf[17]     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.263 ; IR_RECEIVE:u1|data_buf[31]    ; IR_RECEIVE:u1|oDATA[31]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; IR_RECEIVE:u1|data_buf[30]    ; IR_RECEIVE:u1|oDATA[30]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; IR_RECEIVE:u1|data_buf[29]    ; IR_RECEIVE:u1|oDATA[29]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; IR_RECEIVE:u1|data_buf[10]    ; IR_RECEIVE:u1|oDATA[10]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.388      ;
; 0.265 ; IR_RECEIVE:u1|data_buf[23]    ; IR_RECEIVE:u1|oDATA[23]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; IR_RECEIVE:u1|data_buf[7]     ; IR_RECEIVE:u1|oDATA[7]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; IR_RECEIVE:u1|data_buf[11]    ; IR_RECEIVE:u1|oDATA[11]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; IR_RECEIVE:u1|data_buf[15]    ; IR_RECEIVE:u1|oDATA[15]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; IR_RECEIVE:u1|data_buf[8]     ; IR_RECEIVE:u1|oDATA[8]         ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; IR_RECEIVE:u1|data_buf[20]    ; IR_RECEIVE:u1|oDATA[20]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.390      ;
; 0.273 ; IR_RECEIVE:u1|data_buf[24]    ; IR_RECEIVE:u1|oDATA[24]        ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.293 ; IR_RECEIVE:u1|state_count[8]  ; IR_RECEIVE:u1|state_count[8]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; IR_RECEIVE:u1|state_count[7]  ; IR_RECEIVE:u1|state_count[7]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; IR_RECEIVE:u1|state_count[6]  ; IR_RECEIVE:u1|state_count[6]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; IR_RECEIVE:u1|idle_count[12]  ; IR_RECEIVE:u1|idle_count[12]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; IR_RECEIVE:u1|state_count[14] ; IR_RECEIVE:u1|state_count[14]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[12] ; IR_RECEIVE:u1|state_count[12]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[11] ; IR_RECEIVE:u1|state_count[11]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[10] ; IR_RECEIVE:u1|state_count[10]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[5]  ; IR_RECEIVE:u1|state_count[5]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[4]  ; IR_RECEIVE:u1|state_count[4]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[3]  ; IR_RECEIVE:u1|state_count[3]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|state_count[2]  ; IR_RECEIVE:u1|state_count[2]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[15]  ; IR_RECEIVE:u1|idle_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[13]  ; IR_RECEIVE:u1|idle_count[13]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[11]  ; IR_RECEIVE:u1|idle_count[11]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[10]  ; IR_RECEIVE:u1|idle_count[10]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[6]   ; IR_RECEIVE:u1|idle_count[6]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[5]   ; IR_RECEIVE:u1|idle_count[5]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; IR_RECEIVE:u1|idle_count[1]   ; IR_RECEIVE:u1|idle_count[1]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; IR_RECEIVE:u1|state_count[13] ; IR_RECEIVE:u1|state_count[13]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; IR_RECEIVE:u1|idle_count[14]  ; IR_RECEIVE:u1|idle_count[14]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; IR_RECEIVE:u1|idle_count[4]   ; IR_RECEIVE:u1|idle_count[4]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; IR_RECEIVE:u1|state_count[16] ; IR_RECEIVE:u1|state_count[16]  ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; IR_RECEIVE:u1|idle_count[16]  ; IR_RECEIVE:u1|idle_count[16]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; IR_RECEIVE:u1|idle_count[2]   ; IR_RECEIVE:u1|idle_count[2]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.301 ; IR_RECEIVE:u1|state_count[9]  ; IR_RECEIVE:u1|state_count[9]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; IR_RECEIVE:u1|data_count[15]  ; IR_RECEIVE:u1|data_count[15]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; IR_RECEIVE:u1|data_count[9]   ; IR_RECEIVE:u1|data_count[9]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; IR_RECEIVE:u1|bitcount[1]     ; IR_RECEIVE:u1|bitcount[1]      ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; IR_RECEIVE:u1|state_count[1]  ; IR_RECEIVE:u1|state_count[1]   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; IR_RECEIVE:u1|idle_count[8]   ; IR_RECEIVE:u1|idle_count[8]    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
+-------+-------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.942 ns




+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 9.161  ; 0.182 ; N/A      ; N/A     ; 9.265               ;
;  CLOCK_50                                       ; 9.161  ; 0.182 ; N/A      ; N/A     ; 9.265               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 13.704 ; 0.183 ; N/A      ; N/A     ; 9.708               ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1840     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                       ; 364      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2549     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1840     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                       ; 364      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 2549     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 170   ; 170  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRDA_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EX_IO[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 28 16:36:24 2023
Info: Command: quartus_sta Robot -c Robot
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332125): Found combinational loop of 4 nodes File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major_Project/NEW_GIT/MTRX3700-Repo/Robot/top_level.sv Line: 40
    Warning (332126): Node "Equal0~8|combout"
    Warning (332126): Node "Equal0~3|datad"
    Warning (332126): Node "Equal0~3|combout"
    Warning (332126): Node "Equal0~8|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.161               0.000 CLOCK_50 
    Info (332119):    13.704               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 CLOCK_50 
    Info (332119):     0.404               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.681               0.000 CLOCK_50 
    Info (332119):     9.708               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 27.939 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.874               0.000 CLOCK_50 
    Info (332119):    14.199               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     0.356               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.689               0.000 CLOCK_50 
    Info (332119):     9.708               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 28.773 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.561               0.000 CLOCK_50 
    Info (332119):    16.828               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 CLOCK_50 
    Info (332119):     0.183               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.265               0.000 CLOCK_50 
    Info (332119):     9.780               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.942 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Sat Oct 28 16:36:26 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


