module marquee(clk, BTNL, BTNR, BTNC, SEG, AN);
    input clk, BTNL, BTNR, BTNC;              // ÏµÍ³Ê±ÖÓ
    output [7:0] SEG;  		// ·Ö±ğ¶ÔÓ¦CA¡¢CB¡¢CC¡¢CD¡¢CE¡¢CF¡¢CGºÍDP
    output [7:0] AN;        // 8Î»ÊıÂë¹ÜÆ¬Ñ¡ĞÅºÅ
    wire clk_N;
    wire [2:0]num;
    wire [3:0]code;
    
    divider mydivider(.clk(clk), .flag(BTNC), .clk_N(clk_N));
    counter mycounter(.clk(clk_N), .out(num));
    decoder3_8 mydecoder(.num(num), .sel(AN));
    always
    
    rom8x4 myrom8x4(.addr(num), .data(code));
    pattern mypattern(.code(code), .patt(SEG));
    

    

// ¹¦ÄÜÊµÏÖ

endmodule

module divider(clk, flag, clk_N);
	input clk, flag;                      // ç³»ç»Ÿæ—¶é’Ÿ
	output reg clk_N;                   // åˆ†é¢‘åçš„æ—¶é’Ÿ
	reg N;       // 1Hzçš„æ—¶é’?,N=fclk/fclk_N
	reg [31:0] counter;             /* è®¡æ•°å™¨å˜é‡ï¼Œé€šè¿‡è®¡æ•°å®ç°åˆ†é¢‘ã€?
                                   å½“è®¡æ•°å™¨ä»?0è®¡æ•°åˆ?(N/2-1)æ—¶ï¼Œ
                                   è¾“å‡ºæ—¶é’Ÿç¿»è½¬ï¼Œè®¡æ•°å™¨æ¸…é›¶ */
    initial begin
        N = 100_000_000;
    end                               
                                   
	always @(posedge clk, N)  begin    // æ—¶é’Ÿä¸Šå‡æ²?
	// åŠŸèƒ½å®ç°
	    if (flag==1)begin
	       N = 10;
	    end
		if (counter>=N/2-1) begin
			clk_N = ~clk_N;
			counter = 0;
			end
		else
			counter = counter + 1;
	end                           
endmodule

module counter(clk, out);
    input clk;                    // è®¡æ•°æ—¶é’Ÿ
    output reg [2:0] out;             // è®¡æ•°å€?

always @(posedge clk)  begin  // åœ¨æ—¶é’Ÿä¸Šå‡æ²¿è®¡æ•°å™¨åŠ 1
    // åŠŸèƒ½å®ç°
	if (out==7) 
		out = 0;
	else 
		out = out + 1;
end                           
endmodule

module decoder3_8(num, sel);
	input [2: 0] num;       // æ•°ç ç®¡ç¼–å·ï¼š0~7
	output reg [7:0] sel;       // 7æ®µæ•°ç ç®¡ç‰‡é?‰ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•?
// åŠŸèƒ½å®ç°
	always@(*) 
		begin
			case(num)
				3'b000 : sel = 8'b11111110;	//0
				3'b001 : sel = 8'b11111101;	//1
				3'b010 : sel = 8'b11111011;	//2
				3'b011 : sel = 8'b11110111;	//3
				3'b100 : sel = 8'b11101111;	//4
				3'b101 : sel = 8'b11011111;	//5
				3'b110 : sel = 8'b10111111;	//6
				3'b111 : sel = 8'b01111111;	//7
				default : sel = 8'b1111111;
			endcase
		end
endmodule

module rom8x4(addr, data);
	input [2:0] addr;           // åœ°å€
	output reg [3:0] data;          // åœ°å€addrå¤„å­˜å‚¨çš„æ•°æ® 

	reg [3: 0] mem [7: 0];      //  8ä¸?4ä½çš„å­˜å‚¨å™?

	initial   begin             // åˆå§‹åŒ–å­˜å‚¨å™¨
        mem[0] = 4'b0000;
		mem[1] = 4'b0010;
		mem[2] = 4'b0100;
		mem[3] = 4'b0110;
		mem[4] = 4'b1000;
		mem[5] = 4'b1010;
		mem[6] = 4'b1100;
		mem[7] = 4'b1110;
	end     
// è¯»å–addrå•å…ƒçš„å?¼è¾“å‡?
	always @(*)  begin  
		data = mem[addr];
	end  
                    
endmodule

module pattern(code, patt);
	input [3: 0] code;       // 16è¿›åˆ¶æ•°å­—çš?4ä½äºŒè¿›åˆ¶ç¼–ç 
	output reg [7:0] patt;       // 7æ®µæ•°ç ç®¡é©±åŠ¨ï¼Œä½ç”µå¹³æœ‰æ•ˆ
// åŠŸèƒ½å®ç°
	always@(*) 
		begin
			case(code)
				4'b0000 : patt = 8'b11000000;	//0
				4'b0001 : patt = 8'b11111001;	//1
				4'b0010 : patt = 8'b10100100;	//2
				4'b0011 : patt = 8'b10110000;	//3
				4'b0100 : patt = 8'b10011001;	//4
				4'b0101 : patt = 8'b10010010;	//5
				4'b0110 : patt = 8'b10000010;	//6
				4'b0111 : patt = 8'b11111000;	//7
				4'b1000 : patt = 8'b10000000;	//8
				4'b1001 : patt = 8'b10011000;	//9
				4'b1010 : patt = 8'b10001000;	//A
				4'b1011 : patt = 8'b10000011;	//b
				4'b1100 : patt = 8'b11000110;	//C
				4'b1101 : patt = 8'b10100001;	//d
				4'b1110 : patt = 8'b10000110;	//E
				4'b1111 : patt = 8'b10001110;	//F
				
				default : patt = 8'b11111111;
			endcase
		end
endmodule