$date
	Mon May 22 12:04:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_flopr_112 $end
$var wire 4 ! q [3:0] $end
$var reg 1 " En $end
$var reg 1 # clk $end
$var reg 4 $ d [3:0] $end
$var reg 1 % reset $end
$scope module u_flopr_112 $end
$var wire 1 " En $end
$var wire 1 # clk $end
$var wire 4 & d [3:0] $end
$var wire 1 % reset $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1011 &
1%
b1011 $
0#
1"
bx !
$end
#5000
b1011 !
b1011 '
1#
#7000
b0 !
b0 '
0%
#10000
0#
#14000
1%
#15000
b1011 !
b1011 '
1#
#20000
0#
#21000
b0 !
b0 '
0%
#25000
1#
#28000
1%
0"
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#128000
