#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 24 12:57:31 2023
# Process ID: 11112
# Current directory: C:/Users/Calin/Desktop/dsd/ps2beta 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5064 C:\Users\Calin\Desktop\dsd\ps2beta 2\ps2beta 2.xpr
# Log file: C:/Users/Calin/Desktop/dsd/ps2beta 2/vivado.log
# Journal file: C:/Users/Calin/Desktop/dsd/ps2beta 2\vivado.jou
# Running On: DESKTOP-6HUJUEN, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::nexys4_ddr:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.395 ; gain = 309.539
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.711 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.711 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.711 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {0.3} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calin\Desktop\dsd\ps2beta 2\ps2beta 2.srcs\sources_1\imports\theComponents\clk_sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calin\Desktop\dsd\ps2beta 2\ps2beta 2.srcs\sim_1\imports\new\testbench.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/interface/Serial_input}} {{/tb/interface/Clk_int}} {{/tb/interface/Clk_ps2}} {{/tb/interface/reset}} {{/tb/interface/an0}} {{/tb/interface/an1}} {{/tb/interface/an2}} {{/tb/interface/an3}} {{/tb/interface/an4}} {{/tb/interface/an5}} {{/tb/interface/an6}} {{/tb/interface/an7}} {{/tb/interface/ca}} {{/tb/interface/state}} {{/tb/interface/tCount}} {{/tb/interface/en_shift}} {{/tb/interface/clear}} {{/tb/interface/outMUX8TO1WHICHIS1BIT}} {{/tb/interface/tc}} {{/tb/interface/sync_clk}} {{/tb/interface/valid_validationUnit}} {{/tb/interface/valid_eo_verification}} {{/tb/interface/valid_fo_verification}} {{/tb/interface/valid_enter}} {{/tb/interface/shiftreg_output_11bits}} {{/tb/interface/shiftreg_output_8bits}} {{/tb/interface/mux8TO1WHICHIS1BIT_values}} {{/tb/interface/outputDecoder}} {{/tb/interface/p7}} {{/tb/interface/p6}} {{/tb/interface/p5}} {{/tb/interface/p4}} {{/tb/interface/p3}} {{/tb/interface/p2}} {{/tb/interface/p1}} {{/tb/interface/p0}} {{/tb/interface/counter3bitsValue}} {{/tb/interface/c}} {{/tb/interface/q}} {{/tb/interface/address}} {{/tb/interface/constant_0}} {{/tb/interface/resetSerialAccordingToCU}} {{/tb/interface/resetSerial}} {{/tb/interface/resetCounterDelay}} {{/tb/interface/tcDelay}} 
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb/interface/Serial_input} {/tb/interface/Clk_int} {/tb/interface/Clk_ps2} {/tb/interface/reset} {/tb/interface/an0} {/tb/interface/an1} {/tb/interface/an2} {/tb/interface/an3} {/tb/interface/an4} {/tb/interface/an5} {/tb/interface/an6} {/tb/interface/an7} {/tb/interface/ca} {/tb/interface/state} {/tb/interface/tCount} {/tb/interface/en_shift} {/tb/interface/clear} {/tb/interface/outMUX8TO1WHICHIS1BIT} {/tb/interface/tc} {/tb/interface/sync_clk} {/tb/interface/valid_validationUnit} {/tb/interface/valid_eo_verification} {/tb/interface/valid_fo_verification} {/tb/interface/valid_enter} {/tb/interface/shiftreg_output_11bits} {/tb/interface/shiftreg_output_8bits} {/tb/interface/mux8TO1WHICHIS1BIT_values} {/tb/interface/outputDecoder} {/tb/interface/p7} {/tb/interface/p6} {/tb/interface/p5} {/tb/interface/p4} {/tb/interface/p3} {/tb/interface/p2} {/tb/interface/p1} {/tb/interface/p0} {/tb/interface/counter3bitsValue} {/tb/interface/c} {/tb/interface/q} {/tb/interface/address} {/tb/interface/constant_0} {/tb/interface/resetSerialAccordingToCU} {/tb/interface/resetSerial} {/tb/interface/resetCounterDelay} {/tb/interface/tcDelay} 
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb/interface/Serial_input} {/tb/interface/Clk_int} {/tb/interface/Clk_ps2} {/tb/interface/reset} {/tb/interface/an0} {/tb/interface/an1} {/tb/interface/an2} {/tb/interface/an3} {/tb/interface/an4} {/tb/interface/an5} {/tb/interface/an6} {/tb/interface/an7} {/tb/interface/ca} {/tb/interface/state} {/tb/interface/tCount} {/tb/interface/en_shift} {/tb/interface/clear} {/tb/interface/outMUX8TO1WHICHIS1BIT} {/tb/interface/tc} {/tb/interface/sync_clk} {/tb/interface/valid_validationUnit} {/tb/interface/valid_eo_verification} {/tb/interface/valid_fo_verification} {/tb/interface/valid_enter} {/tb/interface/shiftreg_output_11bits} {/tb/interface/shiftreg_output_8bits} {/tb/interface/mux8TO1WHICHIS1BIT_values} {/tb/interface/outputDecoder} {/tb/interface/p7} {/tb/interface/p6} {/tb/interface/p5} {/tb/interface/p4} {/tb/interface/p3} {/tb/interface/p2} {/tb/interface/p1} {/tb/interface/p0} {/tb/interface/counter3bitsValue} {/tb/interface/c} {/tb/interface/q} {/tb/interface/address} {/tb/interface/constant_0} {/tb/interface/resetSerialAccordingToCU} {/tb/interface/resetSerial} {/tb/interface/resetCounterDelay} {/tb/interface/tcDelay} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/interface/Serial_input}} {{/tb/interface/Clk_int}} {{/tb/interface/Clk_ps2}} {{/tb/interface/reset}} {{/tb/interface/an0}} {{/tb/interface/an1}} {{/tb/interface/an2}} {{/tb/interface/an3}} {{/tb/interface/an4}} {{/tb/interface/an5}} {{/tb/interface/an6}} {{/tb/interface/an7}} {{/tb/interface/ca}} {{/tb/interface/state}} {{/tb/interface/tCount}} {{/tb/interface/en_shift}} {{/tb/interface/clear}} {{/tb/interface/outMUX8TO1WHICHIS1BIT}} {{/tb/interface/tc}} {{/tb/interface/sync_clk}} {{/tb/interface/valid_validationUnit}} {{/tb/interface/valid_eo_verification}} {{/tb/interface/valid_fo_verification}} {{/tb/interface/valid_enter}} {{/tb/interface/shiftreg_output_11bits}} {{/tb/interface/shiftreg_output_8bits}} {{/tb/interface/mux8TO1WHICHIS1BIT_values}} {{/tb/interface/outputDecoder}} {{/tb/interface/p7}} {{/tb/interface/p6}} {{/tb/interface/p5}} {{/tb/interface/p4}} {{/tb/interface/p3}} {{/tb/interface/p2}} {{/tb/interface/p1}} {{/tb/interface/p0}} {{/tb/interface/counter3bitsValue}} {{/tb/interface/c}} {{/tb/interface/q}} {{/tb/interface/address}} {{/tb/interface/constant_0}} {{/tb/interface/resetSerialAccordingToCU}} {{/tb/interface/resetSerial}} {{/tb/interface/resetCounterDelay}} {{/tb/interface/tcDelay}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3
current_wave_config {Untitled 3}
Untitled 3
log_wave {/tb/interface/Serial_input} {/tb/interface/Clk_int} {/tb/interface/Clk_ps2} {/tb/interface/reset} {/tb/interface/an0} {/tb/interface/an1} {/tb/interface/an2} {/tb/interface/an3} {/tb/interface/an4} {/tb/interface/an5} {/tb/interface/an6} {/tb/interface/an7} {/tb/interface/ca} {/tb/interface/state} {/tb/interface/tCount} {/tb/interface/en_shift} {/tb/interface/clear} {/tb/interface/outMUX8TO1WHICHIS1BIT} {/tb/interface/tc} {/tb/interface/sync_clk} {/tb/interface/valid_validationUnit} {/tb/interface/valid_eo_verification} {/tb/interface/valid_fo_verification} {/tb/interface/valid_enter} {/tb/interface/shiftreg_output_11bits} {/tb/interface/shiftreg_output_8bits} {/tb/interface/mux8TO1WHICHIS1BIT_values} {/tb/interface/outputDecoder} {/tb/interface/p7} {/tb/interface/p6} {/tb/interface/p5} {/tb/interface/p4} {/tb/interface/p3} {/tb/interface/p2} {/tb/interface/p1} {/tb/interface/p0} {/tb/interface/counter3bitsValue} {/tb/interface/c} {/tb/interface/q} {/tb/interface/address} {/tb/interface/constant_0} {/tb/interface/resetSerialAccordingToCU} {/tb/interface/resetSerial} {/tb/interface/resetCounterDelay} {/tb/interface/tcDelay} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/interface/Serial_input}} {{/tb/interface/Clk_int}} {{/tb/interface/Clk_ps2}} {{/tb/interface/reset}} {{/tb/interface/an0}} {{/tb/interface/an1}} {{/tb/interface/an2}} {{/tb/interface/an3}} {{/tb/interface/an4}} {{/tb/interface/an5}} {{/tb/interface/an6}} {{/tb/interface/an7}} {{/tb/interface/ca}} {{/tb/interface/state}} {{/tb/interface/tCount}} {{/tb/interface/en_shift}} {{/tb/interface/clear}} {{/tb/interface/outMUX8TO1WHICHIS1BIT}} {{/tb/interface/tc}} {{/tb/interface/sync_clk}} {{/tb/interface/valid_validationUnit}} {{/tb/interface/valid_eo_verification}} {{/tb/interface/valid_fo_verification}} {{/tb/interface/valid_enter}} {{/tb/interface/shiftreg_output_11bits}} {{/tb/interface/shiftreg_output_8bits}} {{/tb/interface/mux8TO1WHICHIS1BIT_values}} {{/tb/interface/outputDecoder}} {{/tb/interface/p7}} {{/tb/interface/p6}} {{/tb/interface/p5}} {{/tb/interface/p4}} {{/tb/interface/p3}} {{/tb/interface/p2}} {{/tb/interface/p1}} {{/tb/interface/p0}} {{/tb/interface/counter3bitsValue}} {{/tb/interface/c}} {{/tb/interface/q}} {{/tb/interface/address}} {{/tb/interface/constant_0}} {{/tb/interface/resetSerialAccordingToCU}} {{/tb/interface/resetSerial}} {{/tb/interface/resetCounterDelay}} {{/tb/interface/tcDelay}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/interface/Serial_input}} {{/tb/interface/Clk_int}} {{/tb/interface/Clk_ps2}} {{/tb/interface/reset}} {{/tb/interface/an0}} {{/tb/interface/an1}} {{/tb/interface/an2}} {{/tb/interface/an3}} {{/tb/interface/an4}} {{/tb/interface/an5}} {{/tb/interface/an6}} {{/tb/interface/an7}} {{/tb/interface/ca}} {{/tb/interface/state}} {{/tb/interface/tCount}} {{/tb/interface/en_shift}} {{/tb/interface/clear}} {{/tb/interface/outMUX8TO1WHICHIS1BIT}} {{/tb/interface/tc}} {{/tb/interface/sync_clk}} {{/tb/interface/valid_validationUnit}} {{/tb/interface/valid_eo_verification}} {{/tb/interface/valid_fo_verification}} {{/tb/interface/valid_enter}} {{/tb/interface/shiftreg_output_11bits}} {{/tb/interface/shiftreg_output_8bits}} {{/tb/interface/mux8TO1WHICHIS1BIT_values}} {{/tb/interface/outputDecoder}} {{/tb/interface/p7}} {{/tb/interface/p6}} {{/tb/interface/p5}} {{/tb/interface/p4}} {{/tb/interface/p3}} {{/tb/interface/p2}} {{/tb/interface/p1}} {{/tb/interface/p0}} {{/tb/interface/counter3bitsValue}} {{/tb/interface/c}} {{/tb/interface/q}} {{/tb/interface/address}} {{/tb/interface/constant_0}} {{/tb/interface/resetSerialAccordingToCU}} {{/tb/interface/resetSerial}} {{/tb/interface/resetCounterDelay}} {{/tb/interface/tcDelay}} 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696644A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.102 ; gain = 2087.391
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}}
set_property xsim.view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3
set_property -name {xsim.simulate.runtime} -value {0.3s} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3450.621 ; gain = 12.805
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3450.621 ; gain = 12.805
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3450.621 ; gain = 12.805
save_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 16364 KB (Peak: 16364 KB), Simulation CPU Usage: 12749 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/sources_1/imports/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TheBigSource'
INFO: [VRFC 10-3107] analyzing entity 'CU_ROM'
INFO: [VRFC 10-3107] analyzing entity 'CU_Outputs'
INFO: [VRFC 10-3107] analyzing entity 'RegisterForCU'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture typearchitecture of entity xil_defaultlib.clk_sync [clk_sync_default]
Compiling architecture typearchitecture of entity xil_defaultlib.shift_register_11bit [shift_register_11bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.validation_unit [validation_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.eo_verif_unit [eo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.fo_verif_unit [fo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.enter_verif_unit [enter_verif_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.counterDelay [counterdelay_default]
Compiling architecture typearchitecture of entity xil_defaultlib.modulo11_counter [modulo11_counter_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_ROM [cu_rom_default]
Compiling architecture curegister of entity xil_defaultlib.RegisterForCU [registerforcu_default]
Compiling architecture typearchitecture of entity xil_defaultlib.MUX8TO1WHICHIS1BIT [mux8to1whichis1bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.decoder7sd [decoder7sd_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_Outputs [cu_outputs_default]
Compiling architecture typearchitecture of entity xil_defaultlib.display_buffer [display_buffer_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter16bit [counter16bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter3bit [counter3bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.mux8to1_8bit [mux8to1_8bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.dmux8to1 [dmux8to1_default]
Compiling architecture behavioral of entity xil_defaultlib.TheBigSource [thebigsource_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3591.836 ; gain = 1.676
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3591.836 ; gain = 1.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3591.836 ; gain = 1.676
close_sim
INFO: xsimkernel Simulation Memory Usage: 16360 KB (Peak: 16360 KB), Simulation CPU Usage: 12202 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/sources_1/imports/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TheBigSource'
INFO: [VRFC 10-3107] analyzing entity 'CU_ROM'
INFO: [VRFC 10-3107] analyzing entity 'CU_Outputs'
INFO: [VRFC 10-3107] analyzing entity 'RegisterForCU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture typearchitecture of entity xil_defaultlib.clk_sync [clk_sync_default]
Compiling architecture typearchitecture of entity xil_defaultlib.shift_register_11bit [shift_register_11bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.validation_unit [validation_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.eo_verif_unit [eo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.fo_verif_unit [fo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.enter_verif_unit [enter_verif_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.counterDelay [counterdelay_default]
Compiling architecture typearchitecture of entity xil_defaultlib.modulo11_counter [modulo11_counter_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_ROM [cu_rom_default]
Compiling architecture curegister of entity xil_defaultlib.RegisterForCU [registerforcu_default]
Compiling architecture typearchitecture of entity xil_defaultlib.MUX8TO1WHICHIS1BIT [mux8to1whichis1bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.decoder7sd [decoder7sd_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_Outputs [cu_outputs_default]
Compiling architecture typearchitecture of entity xil_defaultlib.display_buffer [display_buffer_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter16bit [counter16bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter3bit [counter3bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.mux8to1_8bit [mux8to1_8bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.dmux8to1 [dmux8to1_default]
Compiling architecture behavioral of entity xil_defaultlib.TheBigSource [thebigsource_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3595.129 ; gain = 2.848
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3595.129 ; gain = 2.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3595.129 ; gain = 2.848
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/utils_1/imports/synth_1/TheBigSource.dcp with file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/TheBigSource.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:37:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:37:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3958.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4639.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4639.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4639.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4820.488 ; gain = 1225.359
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:39:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: xsimkernel Simulation Memory Usage: 16348 KB (Peak: 16348 KB), Simulation CPU Usage: 12515 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/sources_1/new/counterDelay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counterDelay'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/sources_1/imports/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TheBigSource'
INFO: [VRFC 10-3107] analyzing entity 'CU_ROM'
INFO: [VRFC 10-3107] analyzing entity 'CU_Outputs'
INFO: [VRFC 10-3107] analyzing entity 'RegisterForCU'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture typearchitecture of entity xil_defaultlib.clk_sync [clk_sync_default]
Compiling architecture typearchitecture of entity xil_defaultlib.shift_register_11bit [shift_register_11bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.validation_unit [validation_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.eo_verif_unit [eo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.fo_verif_unit [fo_verif_unit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.enter_verif_unit [enter_verif_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.counterDelay [counterdelay_default]
Compiling architecture typearchitecture of entity xil_defaultlib.modulo11_counter [modulo11_counter_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_ROM [cu_rom_default]
Compiling architecture curegister of entity xil_defaultlib.RegisterForCU [registerforcu_default]
Compiling architecture typearchitecture of entity xil_defaultlib.MUX8TO1WHICHIS1BIT [mux8to1whichis1bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.decoder7sd [decoder7sd_default]
Compiling architecture typearchitecture of entity xil_defaultlib.CU_Outputs [cu_outputs_default]
Compiling architecture typearchitecture of entity xil_defaultlib.display_buffer [display_buffer_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter16bit [counter16bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.counter3bit [counter3bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.mux8to1_8bit [mux8to1_8bit_default]
Compiling architecture typearchitecture of entity xil_defaultlib.dmux8to1 [dmux8to1_default]
Compiling architecture behavioral of entity xil_defaultlib.TheBigSource [thebigsource_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Calin/Desktop/dsd/ps2beta 2/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4850.496 ; gain = 1.148
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4850.496 ; gain = 1.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 4850.496 ; gain = 1.148
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/utils_1/imports/synth_1/TheBigSource.dcp with file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/TheBigSource.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:44:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:44:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed May 24 13:48:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.srcs/utils_1/imports/synth_1/TheBigSource.dcp with file C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/TheBigSource.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:49:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:49:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:50:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:50:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:51:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:51:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 13:52:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/synth_1/runme.log
[Wed May 24 13:52:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Calin/Desktop/dsd/ps2beta 2/ps2beta 2.runs/impl_1/TheBigSource.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292696644A
close_sim
INFO: xsimkernel Simulation Memory Usage: 16364 KB (Peak: 16364 KB), Simulation CPU Usage: 12593 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 13:58:17 2023...
