Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Warning: address_decode_master_0: Used altera_jtag_avalon_master 18.1 (instead of 16.925)
Info: address_decode_master_0: "Transforming system: address_decode_master_0"
Info: address_decode_master_0: "Naming system components in system: address_decode_master_0"
Info: address_decode_master_0: "Processing generation queue"
Info: address_decode_master_0: "Generating: address_decode_master_0"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_jtag_avalon_master_181_2tlssti"
Info: address_decode_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: address_decode_master_0: "Generating: address_decode_master_0_timing_adapter_181_5bygnli"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i"
Info: address_decode_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: address_decode_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: address_decode_master_0: "Generating: altera_avalon_packets_to_master"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_181_brosi3y"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_181_imsynky"
Info: address_decode_master_0: "Generating: altera_reset_controller"
Info: address_decode_master_0: Done "address_decode_master_0" with 11 modules, 23 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --synthesis=VERILOG --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Warning: address_decode_master_0: Used altera_jtag_avalon_master 18.1 (instead of 16.925)
Info: address_decode_master_0: "Transforming system: address_decode_master_0"
Info: address_decode_master_0: "Naming system components in system: address_decode_master_0"
Info: address_decode_master_0: "Processing generation queue"
Info: address_decode_master_0: "Generating: address_decode_master_0"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_jtag_avalon_master_181_2tlssti"
Info: address_decode_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: address_decode_master_0: "Generating: address_decode_master_0_timing_adapter_181_5bygnli"
Info: address_decode_master_0: "Generating: address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i"
Info: address_decode_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: address_decode_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: address_decode_master_0: "Generating: altera_avalon_packets_to_master"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_181_brosi3y"
Info: address_decode_master_0: "Generating: address_decode_master_0_channel_adapter_181_imsynky"
Info: address_decode_master_0: "Generating: altera_reset_controller"
Info: address_decode_master_0: Done "address_decode_master_0" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_master_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
