

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Mon Feb 10 03:10:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 5 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 6 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 7 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 8 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 9 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 10 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 11 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 12 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 13 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 14 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 15 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 16 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 17 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 18 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 19 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 20 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 21 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 22 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 23 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 24 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_11_val"   --->   Operation 25 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_10_val"   --->   Operation 26 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_9_val"   --->   Operation 27 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val"   --->   Operation 28 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 29 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 30 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 31 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 32 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 33 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 34 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 35 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 36 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_0_val_read, i4 1, i13 %data_1_val_read, i4 2, i13 %data_2_val_read, i4 3, i13 %data_3_val_read, i4 4, i13 %data_4_val_read, i4 5, i13 %data_5_val_read, i4 6, i13 %data_6_val_read, i4 7, i13 %data_7_val_read, i4 8, i13 %data_8_val_read, i4 9, i13 %data_9_val_read, i4 10, i13 %data_10_val_read, i4 11, i13 %data_11_val_read, i4 12, i13 %data_12_val_read, i13 0, i4 %idx_read"   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_58" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_4788 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_4788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_4789 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_4789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_334)   --->   "%tmp_4790 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_4790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_4788, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_4789" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4791 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_4791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_334)   --->   "%xor_ln42 = xor i1 %tmp_4791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_334 = and i1 %tmp_4790, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'and' 'and_ln42_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln42_190 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_190' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln42_191 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'icmp' 'icmp_ln42_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln42_192 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'icmp' 'icmp_ln42_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%select_ln42 = select i1 %and_ln42_334, i1 %icmp_ln42_191, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%tmp_4792 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_4792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_253 = xor i1 %tmp_4792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%and_ln42_335 = and i1 %icmp_ln42_190, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%select_ln42_190 = select i1 %and_ln42_334, i1 %and_ln42_335, i1 %icmp_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%xor_ln42_190 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%or_ln42_142 = or i1 %tmp_4791, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_337)   --->   "%xor_ln42_191 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_337 = and i1 %or_ln42_142, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_337' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_338 = and i1 %tmp_4791, i1 %select_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_338' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln73_46 = mul i26 %sext_ln73, i26 %sext_ln73_59" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4793 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_4793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_46, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_4794 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_4794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_4795 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_4795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = trunc i26 %mul_ln73_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_193 = icmp_ne  i8 %trunc_ln42_61, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_341)   --->   "%tmp_4796 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_4796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_144 = or i1 %tmp_4794, i1 %icmp_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_340 = and i1 %or_ln42_144, i1 %tmp_4795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_46 = zext i1 %and_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_46 = add i13 %trunc_ln42_s, i13 %zext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4797 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_4797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_341)   --->   "%xor_ln42_193 = xor i1 %tmp_4797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_341 = and i1 %tmp_4796, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1771 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_46, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'partselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln42_194 = icmp_eq  i3 %tmp_1771, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'icmp' 'icmp_ln42_194' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1772 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_46, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln42_195 = icmp_eq  i4 %tmp_1772, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'icmp' 'icmp_ln42_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_196 = icmp_eq  i4 %tmp_1772, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%select_ln42_193 = select i1 %and_ln42_341, i1 %icmp_ln42_195, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%tmp_4798 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_4798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_254 = xor i1 %tmp_4798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%and_ln42_342 = and i1 %icmp_ln42_194, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%select_ln42_194 = select i1 %and_ln42_341, i1 %and_ln42_342, i1 %icmp_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%xor_ln42_194 = xor i1 %select_ln42_193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%or_ln42_145 = or i1 %tmp_4797, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_344)   --->   "%xor_ln42_195 = xor i1 %tmp_4793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_344 = and i1 %or_ln42_145, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'and' 'and_ln42_344' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_345 = and i1 %tmp_4797, i1 %select_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln73_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln73_47 = mul i26 %sext_ln73, i26 %sext_ln73_60" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4799 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_4799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_43 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_47, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_4800 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_4800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_4801 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_4801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = trunc i26 %mul_ln73_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_197 = icmp_ne  i8 %trunc_ln42_62, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_348)   --->   "%tmp_4802 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_4802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_147 = or i1 %tmp_4800, i1 %icmp_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_347 = and i1 %or_ln42_147, i1 %tmp_4801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_47 = zext i1 %and_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_47 = add i13 %trunc_ln42_43, i13 %zext_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4803 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_4803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_348)   --->   "%xor_ln42_197 = xor i1 %tmp_4803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_348 = and i1 %tmp_4802, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1773 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_47, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln42_198 = icmp_eq  i3 %tmp_1773, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_198' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1774 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_47, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_199 = icmp_eq  i4 %tmp_1774, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln42_200 = icmp_eq  i4 %tmp_1774, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%select_ln42_197 = select i1 %and_ln42_348, i1 %icmp_ln42_199, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%tmp_4804 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitselect' 'tmp_4804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_255 = xor i1 %tmp_4804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%and_ln42_349 = and i1 %icmp_ln42_198, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%select_ln42_198 = select i1 %and_ln42_348, i1 %and_ln42_349, i1 %icmp_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%xor_ln42_198 = xor i1 %select_ln42_197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%or_ln42_148 = or i1 %tmp_4803, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_351)   --->   "%xor_ln42_199 = xor i1 %tmp_4799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_351 = and i1 %or_ln42_148, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_351' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_352 = and i1 %tmp_4803, i1 %select_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'and' 'and_ln42_352' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_48 = mul i26 %sext_ln73, i26 %sext_ln73_61" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_4805 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_4805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_44 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_48, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_4806 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_4806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_4807 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_4807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = trunc i26 %mul_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_201 = icmp_ne  i8 %trunc_ln42_63, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_355)   --->   "%tmp_4808 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_4808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_150 = or i1 %tmp_4806, i1 %icmp_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_354 = and i1 %or_ln42_150, i1 %tmp_4807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_48 = zext i1 %and_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_48 = add i13 %trunc_ln42_44, i13 %zext_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_4809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_355)   --->   "%xor_ln42_201 = xor i1 %tmp_4809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_355 = and i1 %tmp_4808, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1775 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_48, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_202 = icmp_eq  i3 %tmp_1775, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_202' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1776 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_48, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_203 = icmp_eq  i4 %tmp_1776, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_204 = icmp_eq  i4 %tmp_1776, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%select_ln42_201 = select i1 %and_ln42_355, i1 %icmp_ln42_203, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%tmp_4810 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_4810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_256 = xor i1 %tmp_4810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%and_ln42_356 = and i1 %icmp_ln42_202, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%select_ln42_202 = select i1 %and_ln42_355, i1 %and_ln42_356, i1 %icmp_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%xor_ln42_202 = xor i1 %select_ln42_201, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%or_ln42_151 = or i1 %tmp_4809, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_358)   --->   "%xor_ln42_203 = xor i1 %tmp_4805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_358 = and i1 %or_ln42_151, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_358' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_359 = and i1 %tmp_4809, i1 %select_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.58ns)   --->   "%a_10 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_1_val_read, i4 1, i13 %data_2_val_read, i4 2, i13 %data_3_val_read, i4 3, i13 %data_4_val_read, i4 4, i13 %data_5_val_read, i4 5, i13 %data_6_val_read, i4 6, i13 %data_7_val_read, i4 7, i13 %data_8_val_read, i4 8, i13 %data_9_val_read, i4 9, i13 %data_10_val_read, i4 10, i13 %data_11_val_read, i4 11, i13 %data_12_val_read, i4 12, i13 %data_13_val_read, i13 0, i4 %idx_read"   --->   Operation 163 'sparsemux' 'a_10' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i13 %a_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln73_49 = mul i26 %sext_ln73_62, i26 %sext_ln73_63" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_4811 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_4811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_45 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_49, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_4812 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_4812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_4813 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_4813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = trunc i26 %mul_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'trunc' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_205 = icmp_ne  i8 %trunc_ln42_64, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_362)   --->   "%tmp_4814 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_4814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_153 = or i1 %tmp_4812, i1 %icmp_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_361 = and i1 %or_ln42_153, i1 %tmp_4813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'and' 'and_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_49 = zext i1 %and_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_49 = add i13 %trunc_ln42_45, i13 %zext_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4815 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_4815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_362)   --->   "%xor_ln42_205 = xor i1 %tmp_4815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_362 = and i1 %tmp_4814, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'and' 'and_ln42_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1777 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_49, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_206 = icmp_eq  i3 %tmp_1777, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_206' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_1778 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_49, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_207 = icmp_eq  i4 %tmp_1778, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_208 = icmp_eq  i4 %tmp_1778, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%select_ln42_205 = select i1 %and_ln42_362, i1 %icmp_ln42_207, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%tmp_4816 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_4816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_257 = xor i1 %tmp_4816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%and_ln42_363 = and i1 %icmp_ln42_206, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%select_ln42_206 = select i1 %and_ln42_362, i1 %and_ln42_363, i1 %icmp_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%xor_ln42_206 = xor i1 %select_ln42_205, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%or_ln42_154 = or i1 %tmp_4815, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_365)   --->   "%xor_ln42_207 = xor i1 %tmp_4811, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_365 = and i1 %or_ln42_154, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_366 = and i1 %tmp_4815, i1 %select_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln73_64 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln73_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln73_50 = mul i26 %sext_ln73_62, i26 %sext_ln73_64" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_4817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_46 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_50, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_4818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'bitselect' 'tmp_4818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_4819 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_4819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = trunc i26 %mul_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'trunc' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln42_209 = icmp_ne  i8 %trunc_ln42_65, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'icmp' 'icmp_ln42_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_369)   --->   "%tmp_4820 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_4820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_156 = or i1 %tmp_4818, i1 %icmp_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_368 = and i1 %or_ln42_156, i1 %tmp_4819" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_50 = zext i1 %and_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_50 = add i13 %trunc_ln42_46, i13 %zext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4821 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_4821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_369)   --->   "%xor_ln42_209 = xor i1 %tmp_4821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_369 = and i1 %tmp_4820, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_1779 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_50, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'tmp_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.57ns)   --->   "%icmp_ln42_210 = icmp_eq  i3 %tmp_1779, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'icmp' 'icmp_ln42_210' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1780 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_50, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln42_211 = icmp_eq  i4 %tmp_1780, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'icmp' 'icmp_ln42_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.70ns)   --->   "%icmp_ln42_212 = icmp_eq  i4 %tmp_1780, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'icmp' 'icmp_ln42_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%select_ln42_209 = select i1 %and_ln42_369, i1 %icmp_ln42_211, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%tmp_4822 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitselect' 'tmp_4822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_258 = xor i1 %tmp_4822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%and_ln42_370 = and i1 %icmp_ln42_210, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%select_ln42_210 = select i1 %and_ln42_369, i1 %and_ln42_370, i1 %icmp_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%xor_ln42_210 = xor i1 %select_ln42_209, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%or_ln42_157 = or i1 %tmp_4821, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_372)   --->   "%xor_ln42_211 = xor i1 %tmp_4817, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_372 = and i1 %or_ln42_157, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_372' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_373 = and i1 %tmp_4821, i1 %select_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln73_65 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sext' 'sext_ln73_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln73_51 = mul i26 %sext_ln73_62, i26 %sext_ln73_65" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_4823 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_4823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_47 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_51, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_4824 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_4824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_4825 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_4825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = trunc i26 %mul_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_213 = icmp_ne  i8 %trunc_ln42_66, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%tmp_4826 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_4826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_159 = or i1 %tmp_4824, i1 %icmp_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_375 = and i1 %or_ln42_159, i1 %tmp_4825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_51 = zext i1 %and_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_51 = add i13 %trunc_ln42_47, i13 %zext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_4827 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_4827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_376)   --->   "%xor_ln42_213 = xor i1 %tmp_4827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_376 = and i1 %tmp_4826, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_1781 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_51, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'tmp_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.57ns)   --->   "%icmp_ln42_214 = icmp_eq  i3 %tmp_1781, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_214' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_1782 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_51, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln42_215 = icmp_eq  i4 %tmp_1782, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'icmp' 'icmp_ln42_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_216 = icmp_eq  i4 %tmp_1782, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%select_ln42_213 = select i1 %and_ln42_376, i1 %icmp_ln42_215, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%tmp_4828 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_4828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_259 = xor i1 %tmp_4828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%and_ln42_377 = and i1 %icmp_ln42_214, i1 %xor_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%select_ln42_214 = select i1 %and_ln42_376, i1 %and_ln42_377, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_214 = xor i1 %select_ln42_213, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%or_ln42_160 = or i1 %tmp_4827, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_379)   --->   "%xor_ln42_215 = xor i1 %tmp_4823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_379 = and i1 %or_ln42_160, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_380 = and i1 %tmp_4827, i1 %select_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.89ns)   --->   "%mul_ln73_52 = mul i26 %sext_ln73_62, i26 %sext_ln73_66" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4829 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'bitselect' 'tmp_4829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_48 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_52, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_4830 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_4830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_4831 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_4831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = trunc i26 %mul_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'trunc' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_217 = icmp_ne  i8 %trunc_ln42_67, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%tmp_4832 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_4832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_162 = or i1 %tmp_4830, i1 %icmp_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_382 = and i1 %or_ln42_162, i1 %tmp_4831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_52 = zext i1 %and_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_52 = add i13 %trunc_ln42_48, i13 %zext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4833 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_4833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_383)   --->   "%xor_ln42_217 = xor i1 %tmp_4833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_383 = and i1 %tmp_4832, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1783 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_52, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.57ns)   --->   "%icmp_ln42_218 = icmp_eq  i3 %tmp_1783, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'icmp' 'icmp_ln42_218' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_1784 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_52, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln42_219 = icmp_eq  i4 %tmp_1784, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'icmp' 'icmp_ln42_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln42_220 = icmp_eq  i4 %tmp_1784, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'icmp' 'icmp_ln42_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%select_ln42_217 = select i1 %and_ln42_383, i1 %icmp_ln42_219, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%tmp_4834 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_4834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_260 = xor i1 %tmp_4834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%and_ln42_384 = and i1 %icmp_ln42_218, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%select_ln42_218 = select i1 %and_ln42_383, i1 %and_ln42_384, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_218 = xor i1 %select_ln42_217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%or_ln42_163 = or i1 %tmp_4833, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_386)   --->   "%xor_ln42_219 = xor i1 %tmp_4829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_386 = and i1 %or_ln42_163, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_386' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_387 = and i1 %tmp_4833, i1 %select_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.58ns)   --->   "%a_11 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_2_val_read, i4 1, i13 %data_3_val_read, i4 2, i13 %data_4_val_read, i4 3, i13 %data_5_val_read, i4 4, i13 %data_6_val_read, i4 5, i13 %data_7_val_read, i4 6, i13 %data_8_val_read, i4 7, i13 %data_9_val_read, i4 8, i13 %data_10_val_read, i4 9, i13 %data_11_val_read, i4 10, i13 %data_12_val_read, i4 11, i13 %data_13_val_read, i4 12, i13 %data_14_val_read, i13 0, i4 %idx_read"   --->   Operation 289 'sparsemux' 'a_11' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i13 %a_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_53 = mul i26 %sext_ln73_67, i26 %sext_ln73_68" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_4835 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_4835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%trunc_ln42_49 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_53, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_4836 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_4836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_4837 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_4837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = trunc i26 %mul_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_221 = icmp_ne  i8 %trunc_ln42_68, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_390)   --->   "%tmp_4838 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_4838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%or_ln42_165 = or i1 %tmp_4836, i1 %icmp_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%and_ln42_389 = and i1 %or_ln42_165, i1 %tmp_4837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%zext_ln42_53 = zext i1 %and_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_53 = add i13 %trunc_ln42_49, i13 %zext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_4839 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_4839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_390)   --->   "%xor_ln42_221 = xor i1 %tmp_4839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_390 = and i1 %tmp_4838, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_1785 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_53, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_222 = icmp_eq  i3 %tmp_1785, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_222' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_1786 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_53, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_223 = icmp_eq  i4 %tmp_1786, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_224 = icmp_eq  i4 %tmp_1786, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%select_ln42_221 = select i1 %and_ln42_390, i1 %icmp_ln42_223, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%tmp_4840 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_4840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_261 = xor i1 %tmp_4840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%and_ln42_391 = and i1 %icmp_ln42_222, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%select_ln42_222 = select i1 %and_ln42_390, i1 %and_ln42_391, i1 %icmp_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%xor_ln42_222 = xor i1 %select_ln42_221, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%or_ln42_166 = or i1 %tmp_4839, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_393)   --->   "%xor_ln42_223 = xor i1 %tmp_4835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_393 = and i1 %or_ln42_166, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_393' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_394 = and i1 %tmp_4839, i1 %select_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln73_69 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sext' 'sext_ln73_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.89ns)   --->   "%mul_ln73_54 = mul i26 %sext_ln73_67, i26 %sext_ln73_69" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_4841 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'bitselect' 'tmp_4841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%trunc_ln42_50 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_54, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_4842 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_4842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_4843 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_4843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = trunc i26 %mul_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_225 = icmp_ne  i8 %trunc_ln42_69, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_397)   --->   "%tmp_4844 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_4844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%or_ln42_168 = or i1 %tmp_4842, i1 %icmp_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%and_ln42_396 = and i1 %or_ln42_168, i1 %tmp_4843" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'and' 'and_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%zext_ln42_54 = zext i1 %and_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_54 = add i13 %trunc_ln42_50, i13 %zext_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_4845 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_4845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_397)   --->   "%xor_ln42_225 = xor i1 %tmp_4845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_397 = and i1 %tmp_4844, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_1787 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_54, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.57ns)   --->   "%icmp_ln42_226 = icmp_eq  i3 %tmp_1787, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_226' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_1788 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_54, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln42_227 = icmp_eq  i4 %tmp_1788, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'icmp' 'icmp_ln42_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln42_228 = icmp_eq  i4 %tmp_1788, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'icmp' 'icmp_ln42_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%select_ln42_225 = select i1 %and_ln42_397, i1 %icmp_ln42_227, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'select' 'select_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%tmp_4846 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_4846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_262 = xor i1 %tmp_4846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%and_ln42_398 = and i1 %icmp_ln42_226, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%select_ln42_226 = select i1 %and_ln42_397, i1 %and_ln42_398, i1 %icmp_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%xor_ln42_226 = xor i1 %select_ln42_225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%or_ln42_169 = or i1 %tmp_4845, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_400)   --->   "%xor_ln42_227 = xor i1 %tmp_4841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_400 = and i1 %or_ln42_169, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'and' 'and_ln42_400' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_401 = and i1 %tmp_4845, i1 %select_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_401' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln73_70 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln73_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.89ns)   --->   "%mul_ln73_55 = mul i26 %sext_ln73_67, i26 %sext_ln73_70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_4847 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_4847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%trunc_ln42_51 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_55, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_4848 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_4848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_4849 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_4849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = trunc i26 %mul_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'trunc' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln42_229 = icmp_ne  i8 %trunc_ln42_70, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'icmp' 'icmp_ln42_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_404)   --->   "%tmp_4850 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_4850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%or_ln42_171 = or i1 %tmp_4848, i1 %icmp_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%and_ln42_403 = and i1 %or_ln42_171, i1 %tmp_4849" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%zext_ln42_55 = zext i1 %and_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_55 = add i13 %trunc_ln42_51, i13 %zext_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_4851 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_4851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_404)   --->   "%xor_ln42_229 = xor i1 %tmp_4851, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_404 = and i1 %tmp_4850, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'and' 'and_ln42_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_1789 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_55, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'partselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.57ns)   --->   "%icmp_ln42_230 = icmp_eq  i3 %tmp_1789, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_230' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_1790 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_55, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_231 = icmp_eq  i4 %tmp_1790, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln42_232 = icmp_eq  i4 %tmp_1790, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'icmp' 'icmp_ln42_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%select_ln42_229 = select i1 %and_ln42_404, i1 %icmp_ln42_231, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%tmp_4852 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_4852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_263 = xor i1 %tmp_4852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%and_ln42_405 = and i1 %icmp_ln42_230, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%select_ln42_230 = select i1 %and_ln42_404, i1 %and_ln42_405, i1 %icmp_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'select' 'select_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%xor_ln42_230 = xor i1 %select_ln42_229, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%or_ln42_172 = or i1 %tmp_4851, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_407)   --->   "%xor_ln42_231 = xor i1 %tmp_4847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_407 = and i1 %or_ln42_172, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_407' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_408 = and i1 %tmp_4851, i1 %select_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_408' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_71 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_56 = mul i26 %sext_ln73_67, i26 %sext_ln73_71" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_4853 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_4853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%trunc_ln42_52 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_56, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_4854 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_4854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_4855 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_4855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = trunc i26 %mul_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_233 = icmp_ne  i8 %trunc_ln42_71, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_411)   --->   "%tmp_4856 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_4856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%or_ln42_174 = or i1 %tmp_4854, i1 %icmp_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%and_ln42_410 = and i1 %or_ln42_174, i1 %tmp_4855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%zext_ln42_56 = zext i1 %and_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_56 = add i13 %trunc_ln42_52, i13 %zext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_4857 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_4857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_411)   --->   "%xor_ln42_233 = xor i1 %tmp_4857, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_411 = and i1 %tmp_4856, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1791 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_56, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_234 = icmp_eq  i3 %tmp_1791, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_234' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_1792 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_56, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_235 = icmp_eq  i4 %tmp_1792, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_236 = icmp_eq  i4 %tmp_1792, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%select_ln42_233 = select i1 %and_ln42_411, i1 %icmp_ln42_235, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%tmp_4858 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_4858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_264 = xor i1 %tmp_4858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%and_ln42_412 = and i1 %icmp_ln42_234, i1 %xor_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%select_ln42_234 = select i1 %and_ln42_411, i1 %and_ln42_412, i1 %icmp_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%xor_ln42_234 = xor i1 %select_ln42_233, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%or_ln42_175 = or i1 %tmp_4857, i1 %xor_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_414)   --->   "%xor_ln42_235 = xor i1 %tmp_4853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'xor' 'xor_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_414 = and i1 %or_ln42_175, i1 %xor_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_414' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_415 = and i1 %tmp_4857, i1 %select_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_415' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.58ns)   --->   "%a_12 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_3_val_read, i4 1, i13 %data_4_val_read, i4 2, i13 %data_5_val_read, i4 3, i13 %data_6_val_read, i4 4, i13 %data_7_val_read, i4 5, i13 %data_8_val_read, i4 6, i13 %data_9_val_read, i4 7, i13 %data_10_val_read, i4 8, i13 %data_11_val_read, i4 9, i13 %data_12_val_read, i4 10, i13 %data_13_val_read, i4 11, i13 %data_14_val_read, i4 12, i13 %data_15_val_read, i13 0, i4 %idx_read"   --->   Operation 415 'sparsemux' 'a_12' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln73_72 = sext i13 %a_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'sext' 'sext_ln73_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln73_73 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'sext' 'sext_ln73_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.89ns)   --->   "%mul_ln73_57 = mul i26 %sext_ln73_72, i26 %sext_ln73_73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'mul' 'mul_ln73_57' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_4859 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_4859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%trunc_ln42_53 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_57, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_4860 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'bitselect' 'tmp_4860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_4861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_4861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = trunc i26 %mul_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'trunc' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.70ns)   --->   "%icmp_ln42_237 = icmp_ne  i8 %trunc_ln42_72, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%tmp_4862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_4862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%or_ln42_177 = or i1 %tmp_4860, i1 %icmp_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%and_ln42_417 = and i1 %or_ln42_177, i1 %tmp_4861" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%zext_ln42_57 = zext i1 %and_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_57 = add i13 %trunc_ln42_53, i13 %zext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_4863 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_4863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_418)   --->   "%xor_ln42_237 = xor i1 %tmp_4863, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'xor' 'xor_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_418 = and i1 %tmp_4862, i1 %xor_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_1793 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_57, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.57ns)   --->   "%icmp_ln42_238 = icmp_eq  i3 %tmp_1793, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_238' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_1794 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_57, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln42_239 = icmp_eq  i4 %tmp_1794, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'icmp' 'icmp_ln42_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln42_240 = icmp_eq  i4 %tmp_1794, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%select_ln42_237 = select i1 %and_ln42_418, i1 %icmp_ln42_239, i1 %icmp_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%tmp_4864 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_4864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%xor_ln42_265 = xor i1 %tmp_4864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%and_ln42_419 = and i1 %icmp_ln42_238, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%select_ln42_238 = select i1 %and_ln42_418, i1 %and_ln42_419, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_238 = xor i1 %select_ln42_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%or_ln42_178 = or i1 %tmp_4863, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_421)   --->   "%xor_ln42_239 = xor i1 %tmp_4859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_421 = and i1 %or_ln42_178, i1 %xor_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_421' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_422 = and i1 %tmp_4863, i1 %select_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_422' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln73_74 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'sext' 'sext_ln73_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.89ns)   --->   "%mul_ln73_58 = mul i26 %sext_ln73_72, i26 %sext_ln73_74" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_58' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_4865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_4865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%trunc_ln42_54 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_58, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_4866 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_4866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_4867 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_4867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = trunc i26 %mul_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'trunc' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln42_241 = icmp_ne  i8 %trunc_ln42_73, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'icmp' 'icmp_ln42_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%tmp_4868 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_4868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%or_ln42_180 = or i1 %tmp_4866, i1 %icmp_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%and_ln42_424 = and i1 %or_ln42_180, i1 %tmp_4867" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%zext_ln42_58 = zext i1 %and_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_58 = add i13 %trunc_ln42_54, i13 %zext_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_4869 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'bitselect' 'tmp_4869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_425)   --->   "%xor_ln42_241 = xor i1 %tmp_4869, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_425 = and i1 %tmp_4868, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_1795 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_58, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.57ns)   --->   "%icmp_ln42_242 = icmp_eq  i3 %tmp_1795, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_242' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1796 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_58, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'partselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln42_243 = icmp_eq  i4 %tmp_1796, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'icmp' 'icmp_ln42_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln42_244 = icmp_eq  i4 %tmp_1796, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'icmp' 'icmp_ln42_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%select_ln42_241 = select i1 %and_ln42_425, i1 %icmp_ln42_243, i1 %icmp_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%tmp_4870 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_4870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%xor_ln42_266 = xor i1 %tmp_4870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%and_ln42_426 = and i1 %icmp_ln42_242, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%select_ln42_242 = select i1 %and_ln42_425, i1 %and_ln42_426, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_242 = xor i1 %select_ln42_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%or_ln42_181 = or i1 %tmp_4869, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_428)   --->   "%xor_ln42_243 = xor i1 %tmp_4865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_428 = and i1 %or_ln42_181, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_428' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_429 = and i1 %tmp_4869, i1 %select_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_429' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_75 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.89ns)   --->   "%mul_ln73_59 = mul i26 %sext_ln73_72, i26 %sext_ln73_75" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_59' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_4871 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'bitselect' 'tmp_4871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%trunc_ln42_55 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_59, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_4872 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_4872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_4873 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_4873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = trunc i26 %mul_ln73_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln42_245 = icmp_ne  i8 %trunc_ln42_74, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%tmp_4874 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_4874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%or_ln42_183 = or i1 %tmp_4872, i1 %icmp_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%and_ln42_431 = and i1 %or_ln42_183, i1 %tmp_4873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%zext_ln42_59 = zext i1 %and_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_59 = add i13 %trunc_ln42_55, i13 %zext_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_4875 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_4875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_432)   --->   "%xor_ln42_245 = xor i1 %tmp_4875, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_432 = and i1 %tmp_4874, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_1797 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_59, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'partselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.57ns)   --->   "%icmp_ln42_246 = icmp_eq  i3 %tmp_1797, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'icmp' 'icmp_ln42_246' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_1798 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_59, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln42_247 = icmp_eq  i4 %tmp_1798, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'icmp' 'icmp_ln42_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_248 = icmp_eq  i4 %tmp_1798, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%select_ln42_245 = select i1 %and_ln42_432, i1 %icmp_ln42_247, i1 %icmp_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%tmp_4876 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'bitselect' 'tmp_4876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%xor_ln42_267 = xor i1 %tmp_4876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%and_ln42_433 = and i1 %icmp_ln42_246, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'and' 'and_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%select_ln42_246 = select i1 %and_ln42_432, i1 %and_ln42_433, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_246 = xor i1 %select_ln42_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%or_ln42_184 = or i1 %tmp_4875, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_435)   --->   "%xor_ln42_247 = xor i1 %tmp_4871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_435 = and i1 %or_ln42_184, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_435' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_436 = and i1 %tmp_4875, i1 %select_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_436' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln73_76 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'sext' 'sext_ln73_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.89ns)   --->   "%mul_ln73_60 = mul i26 %sext_ln73_72, i26 %sext_ln73_76" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_60' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_4877 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_4877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%trunc_ln42_56 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_60, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_4878 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_4878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_4879 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_4879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = trunc i26 %mul_ln73_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln42_249 = icmp_ne  i8 %trunc_ln42_75, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%tmp_4880 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_4880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%or_ln42_186 = or i1 %tmp_4878, i1 %icmp_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%and_ln42_438 = and i1 %or_ln42_186, i1 %tmp_4879" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'and' 'and_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%zext_ln42_60 = zext i1 %and_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_60 = add i13 %trunc_ln42_56, i13 %zext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_4881 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_4881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_439)   --->   "%xor_ln42_249 = xor i1 %tmp_4881, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_439 = and i1 %tmp_4880, i1 %xor_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'and' 'and_ln42_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_1799 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_60, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln42_250 = icmp_eq  i3 %tmp_1799, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'icmp' 'icmp_ln42_250' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_1800 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_60, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'partselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.70ns)   --->   "%icmp_ln42_251 = icmp_eq  i4 %tmp_1800, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'icmp' 'icmp_ln42_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_252 = icmp_eq  i4 %tmp_1800, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%select_ln42_249 = select i1 %and_ln42_439, i1 %icmp_ln42_251, i1 %icmp_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'select' 'select_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%tmp_4882 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_4882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%xor_ln42_268 = xor i1 %tmp_4882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%and_ln42_440 = and i1 %icmp_ln42_250, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%select_ln42_250 = select i1 %and_ln42_439, i1 %and_ln42_440, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_250 = xor i1 %select_ln42_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%or_ln42_187 = or i1 %tmp_4881, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_442)   --->   "%xor_ln42_251 = xor i1 %tmp_4877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_442 = and i1 %or_ln42_187, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_442' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_443 = and i1 %tmp_4881, i1 %select_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_443' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_143)   --->   "%and_ln42_336 = and i1 %and_ln42_334, i1 %icmp_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_143)   --->   "%or_ln42_189 = or i1 %and_ln42_336, i1 %and_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_143)   --->   "%xor_ln42_192 = xor i1 %or_ln42_189, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_143)   --->   "%and_ln42_339 = and i1 %tmp, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_192)   --->   "%select_ln42_191 = select i1 %and_ln42_337, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'select' 'select_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_143 = or i1 %and_ln42_337, i1 %and_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_192 = select i1 %or_ln42_143, i13 %select_ln42_191, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_146)   --->   "%and_ln42_343 = and i1 %and_ln42_341, i1 %icmp_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_146)   --->   "%or_ln42_190 = or i1 %and_ln42_343, i1 %and_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_146)   --->   "%xor_ln42_196 = xor i1 %or_ln42_190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_146)   --->   "%and_ln42_346 = and i1 %tmp_4793, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_196)   --->   "%select_ln42_195 = select i1 %and_ln42_344, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_146 = or i1 %and_ln42_344, i1 %and_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_196 = select i1 %or_ln42_146, i13 %select_ln42_195, i13 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%and_ln42_350 = and i1 %and_ln42_348, i1 %icmp_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'and' 'and_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%or_ln42_191 = or i1 %and_ln42_350, i1 %and_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%xor_ln42_200 = xor i1 %or_ln42_191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%and_ln42_353 = and i1 %tmp_4799, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_200)   --->   "%select_ln42_199 = select i1 %and_ln42_351, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'select' 'select_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_149 = or i1 %and_ln42_351, i1 %and_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_200 = select i1 %or_ln42_149, i13 %select_ln42_199, i13 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_152)   --->   "%and_ln42_357 = and i1 %and_ln42_355, i1 %icmp_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_152)   --->   "%or_ln42_192 = or i1 %and_ln42_357, i1 %and_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_152)   --->   "%xor_ln42_204 = xor i1 %or_ln42_192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_152)   --->   "%and_ln42_360 = and i1 %tmp_4805, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_204)   --->   "%select_ln42_203 = select i1 %and_ln42_358, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_152 = or i1 %and_ln42_358, i1 %and_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_204 = select i1 %or_ln42_152, i13 %select_ln42_203, i13 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_155)   --->   "%and_ln42_364 = and i1 %and_ln42_362, i1 %icmp_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'and' 'and_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_155)   --->   "%or_ln42_193 = or i1 %and_ln42_364, i1 %and_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_155)   --->   "%xor_ln42_208 = xor i1 %or_ln42_193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_155)   --->   "%and_ln42_367 = and i1 %tmp_4811, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_208)   --->   "%select_ln42_207 = select i1 %and_ln42_365, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'select' 'select_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_155 = or i1 %and_ln42_365, i1 %and_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_208 = select i1 %or_ln42_155, i13 %select_ln42_207, i13 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_158)   --->   "%and_ln42_371 = and i1 %and_ln42_369, i1 %icmp_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_158)   --->   "%or_ln42_194 = or i1 %and_ln42_371, i1 %and_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_158)   --->   "%xor_ln42_212 = xor i1 %or_ln42_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_158)   --->   "%and_ln42_374 = and i1 %tmp_4817, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_212)   --->   "%select_ln42_211 = select i1 %and_ln42_372, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'select' 'select_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_158 = or i1 %and_ln42_372, i1 %and_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_212 = select i1 %or_ln42_158, i13 %select_ln42_211, i13 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_378 = and i1 %and_ln42_376, i1 %icmp_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%or_ln42_195 = or i1 %and_ln42_378, i1 %and_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%xor_ln42_216 = xor i1 %or_ln42_195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_381 = and i1 %tmp_4823, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'and' 'and_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_216)   --->   "%select_ln42_215 = select i1 %and_ln42_379, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_161 = or i1 %and_ln42_379, i1 %and_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_216 = select i1 %or_ln42_161, i13 %select_ln42_215, i13 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%and_ln42_385 = and i1 %and_ln42_383, i1 %icmp_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%or_ln42_196 = or i1 %and_ln42_385, i1 %and_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%xor_ln42_220 = xor i1 %or_ln42_196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_164)   --->   "%and_ln42_388 = and i1 %tmp_4829, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_220)   --->   "%select_ln42_219 = select i1 %and_ln42_386, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_164 = or i1 %and_ln42_386, i1 %and_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_220 = select i1 %or_ln42_164, i13 %select_ln42_219, i13 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%and_ln42_392 = and i1 %and_ln42_390, i1 %icmp_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%or_ln42_197 = or i1 %and_ln42_392, i1 %and_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%xor_ln42_224 = xor i1 %or_ln42_197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_167)   --->   "%and_ln42_395 = and i1 %tmp_4835, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_224)   --->   "%select_ln42_223 = select i1 %and_ln42_393, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_167 = or i1 %and_ln42_393, i1 %and_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_224 = select i1 %or_ln42_167, i13 %select_ln42_223, i13 %add_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_224' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%and_ln42_399 = and i1 %and_ln42_397, i1 %icmp_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'and' 'and_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%or_ln42_198 = or i1 %and_ln42_399, i1 %and_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%xor_ln42_228 = xor i1 %or_ln42_198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_170)   --->   "%and_ln42_402 = and i1 %tmp_4841, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_228)   --->   "%select_ln42_227 = select i1 %and_ln42_400, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_170 = or i1 %and_ln42_400, i1 %and_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_228 = select i1 %or_ln42_170, i13 %select_ln42_227, i13 %add_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'select' 'select_ln42_228' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%and_ln42_406 = and i1 %and_ln42_404, i1 %icmp_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%or_ln42_199 = or i1 %and_ln42_406, i1 %and_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%xor_ln42_232 = xor i1 %or_ln42_199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_173)   --->   "%and_ln42_409 = and i1 %tmp_4847, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_232)   --->   "%select_ln42_231 = select i1 %and_ln42_407, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'select' 'select_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_173 = or i1 %and_ln42_407, i1 %and_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_232 = select i1 %or_ln42_173, i13 %select_ln42_231, i13 %add_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'select' 'select_ln42_232' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_413 = and i1 %and_ln42_411, i1 %icmp_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'and' 'and_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%or_ln42_200 = or i1 %and_ln42_413, i1 %and_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%xor_ln42_236 = xor i1 %or_ln42_200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'xor' 'xor_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_176)   --->   "%and_ln42_416 = and i1 %tmp_4853, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_236)   --->   "%select_ln42_235 = select i1 %and_ln42_414, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'select' 'select_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_176 = or i1 %and_ln42_414, i1 %and_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_236 = select i1 %or_ln42_176, i13 %select_ln42_235, i13 %add_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'select' 'select_ln42_236' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_420 = and i1 %and_ln42_418, i1 %icmp_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%or_ln42_201 = or i1 %and_ln42_420, i1 %and_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%xor_ln42_240 = xor i1 %or_ln42_201, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_179)   --->   "%and_ln42_423 = and i1 %tmp_4859, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'and' 'and_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_240)   --->   "%select_ln42_239 = select i1 %and_ln42_421, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'select' 'select_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_179 = or i1 %and_ln42_421, i1 %and_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_240 = select i1 %or_ln42_179, i13 %select_ln42_239, i13 %add_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'select' 'select_ln42_240' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_427 = and i1 %and_ln42_425, i1 %icmp_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'and' 'and_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%or_ln42_202 = or i1 %and_ln42_427, i1 %and_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%xor_ln42_244 = xor i1 %or_ln42_202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_182)   --->   "%and_ln42_430 = and i1 %tmp_4865, i1 %xor_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_244)   --->   "%select_ln42_243 = select i1 %and_ln42_428, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_182 = or i1 %and_ln42_428, i1 %and_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_244 = select i1 %or_ln42_182, i13 %select_ln42_243, i13 %add_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_244' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_434 = and i1 %and_ln42_432, i1 %icmp_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%or_ln42_203 = or i1 %and_ln42_434, i1 %and_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%xor_ln42_248 = xor i1 %or_ln42_203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_185)   --->   "%and_ln42_437 = and i1 %tmp_4871, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_248)   --->   "%select_ln42_247 = select i1 %and_ln42_435, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_185 = or i1 %and_ln42_435, i1 %and_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_248 = select i1 %or_ln42_185, i13 %select_ln42_247, i13 %add_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'select_ln42_248' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_441 = and i1 %and_ln42_439, i1 %icmp_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'and' 'and_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%or_ln42_204 = or i1 %and_ln42_441, i1 %and_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%xor_ln42_252 = xor i1 %or_ln42_204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_188)   --->   "%and_ln42_444 = and i1 %tmp_4877, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_252)   --->   "%select_ln42_251 = select i1 %and_ln42_442, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'select' 'select_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_188 = or i1 %and_ln42_442, i1 %and_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_252 = select i1 %or_ln42_188, i13 %select_ln42_251, i13 %add_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_252' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i13 %select_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i13 %select_ln42_208, i13 %select_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_70, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_4883 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'bitselect' 'tmp_4883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_4884 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'bitselect' 'tmp_4884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58 = xor i1 %tmp_4883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58 = and i1 %tmp_4884, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %tmp_4884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_70 = and i1 %tmp_4883, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.12ns)   --->   "%xor_ln58_143 = xor i1 %tmp_4883, i1 %tmp_4884" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_144 = xor i1 %xor_ln58_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58 = select i1 %xor_ln58_143, i13 4095, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %and_ln58_70, i13 4096, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i13 %select_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i13 %select_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i13 %select_ln42_212, i13 %select_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i14 %sext_ln58_72, i14 %sext_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_4885 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_34, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'bitselect' 'tmp_4885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_4886 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'bitselect' 'tmp_4886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_145 = xor i1 %tmp_4885, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_71 = and i1 %tmp_4886, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%xor_ln58_146 = xor i1 %tmp_4886, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%and_ln58_72 = and i1 %tmp_4885, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.12ns)   --->   "%xor_ln58_147 = xor i1 %tmp_4885, i1 %tmp_4886" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_148 = xor i1 %xor_ln58_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%or_ln58_34 = or i1 %and_ln58_71, i1 %xor_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_108 = select i1 %xor_ln58_147, i13 4095, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_109 = select i1 %and_ln58_72, i13 4096, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %or_ln58_34, i13 %select_ln58_108, i13 %select_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i13 %select_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i13 %select_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i13 %select_ln42_216, i13 %select_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i14 %sext_ln58_74, i14 %sext_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_4887 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_35, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'bitselect' 'tmp_4887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_4888 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'bitselect' 'tmp_4888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_149 = xor i1 %tmp_4887, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_73 = and i1 %tmp_4888, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%xor_ln58_150 = xor i1 %tmp_4888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%and_ln58_74 = and i1 %tmp_4887, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.12ns)   --->   "%xor_ln58_151 = xor i1 %tmp_4887, i1 %tmp_4888" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_152 = xor i1 %xor_ln58_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%or_ln58_35 = or i1 %and_ln58_73, i1 %xor_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%select_ln58_111 = select i1 %xor_ln58_151, i13 4095, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_112 = select i1 %and_ln58_74, i13 4096, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %or_ln58_35, i13 %select_ln58_111, i13 %select_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i13 %select_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i13 %select_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i13 %select_ln42_220, i13 %select_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i14 %sext_ln58_76, i14 %sext_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_4889 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_36, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'bitselect' 'tmp_4889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_4890 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'bitselect' 'tmp_4890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_153 = xor i1 %tmp_4889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_75 = and i1 %tmp_4890, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%xor_ln58_154 = xor i1 %tmp_4890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%and_ln58_76 = and i1 %tmp_4889, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln58_155 = xor i1 %tmp_4889, i1 %tmp_4890" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_156 = xor i1 %xor_ln58_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%or_ln58_36 = or i1 %and_ln58_75, i1 %xor_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_114 = select i1 %xor_ln58_155, i13 4095, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_115 = select i1 %and_ln58_76, i13 4096, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %or_ln58_36, i13 %select_ln58_114, i13 %select_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i13 %select_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i13 %select_ln42_224, i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i14 %sext_ln58_78, i14 %sext_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_4891 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_37, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'bitselect' 'tmp_4891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_4892 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'bitselect' 'tmp_4892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_157 = xor i1 %tmp_4891, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'xor' 'xor_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%and_ln58_77 = and i1 %tmp_4892, i1 %xor_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'and' 'and_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%xor_ln58_158 = xor i1 %tmp_4892, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'xor' 'xor_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_118)   --->   "%and_ln58_78 = and i1 %tmp_4891, i1 %xor_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'and' 'and_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.12ns)   --->   "%xor_ln58_159 = xor i1 %tmp_4891, i1 %tmp_4892" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'xor' 'xor_ln58_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_160 = xor i1 %xor_ln58_159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'xor' 'xor_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%or_ln58_37 = or i1 %and_ln58_77, i1 %xor_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%select_ln58_117 = select i1 %xor_ln58_159, i13 4095, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'select' 'select_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_118 = select i1 %and_ln58_78, i13 4096, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'select' 'select_ln58_118' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %or_ln58_37, i13 %select_ln58_117, i13 %select_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'select' 'select_ln58_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i13 %select_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i13 %select_ln42_228, i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i14 %sext_ln58_80, i14 %sext_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_4893 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_38, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'bitselect' 'tmp_4893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_4894 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'bitselect' 'tmp_4894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_161 = xor i1 %tmp_4893, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'xor' 'xor_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%and_ln58_79 = and i1 %tmp_4894, i1 %xor_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'and' 'and_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%xor_ln58_162 = xor i1 %tmp_4894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'xor' 'xor_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_121)   --->   "%and_ln58_80 = and i1 %tmp_4893, i1 %xor_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'and' 'and_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln58_163 = xor i1 %tmp_4893, i1 %tmp_4894" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'xor' 'xor_ln58_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_164 = xor i1 %xor_ln58_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'xor' 'xor_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%or_ln58_38 = or i1 %and_ln58_79, i1 %xor_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'or' 'or_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%select_ln58_120 = select i1 %xor_ln58_163, i13 4095, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'select' 'select_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_121 = select i1 %and_ln58_80, i13 4096, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'select' 'select_ln58_121' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_122 = select i1 %or_ln58_38, i13 %select_ln58_120, i13 %select_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i13 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i13 %select_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i13 %select_ln42_232, i13 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i14 %sext_ln58_82, i14 %sext_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_4895 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_39, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'bitselect' 'tmp_4895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_4896 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'bitselect' 'tmp_4896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_165 = xor i1 %tmp_4895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'xor' 'xor_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%and_ln58_81 = and i1 %tmp_4896, i1 %xor_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'and' 'and_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%xor_ln58_166 = xor i1 %tmp_4896, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'xor' 'xor_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_124)   --->   "%and_ln58_82 = and i1 %tmp_4895, i1 %xor_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'and' 'and_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%xor_ln58_167 = xor i1 %tmp_4895, i1 %tmp_4896" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'xor' 'xor_ln58_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_168 = xor i1 %xor_ln58_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'xor' 'xor_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%or_ln58_39 = or i1 %and_ln58_81, i1 %xor_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'or' 'or_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%select_ln58_123 = select i1 %xor_ln58_167, i13 4095, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'select' 'select_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_124 = select i1 %and_ln58_82, i13 4096, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'select' 'select_ln58_124' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_125 = select i1 %or_ln58_39, i13 %select_ln58_123, i13 %select_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i13 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i13 %select_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i13 %select_ln42_236, i13 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i14 %sext_ln58_84, i14 %sext_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_4897 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_40, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'bitselect' 'tmp_4897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_4898 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'bitselect' 'tmp_4898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_169 = xor i1 %tmp_4897, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%and_ln58_83 = and i1 %tmp_4898, i1 %xor_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'and' 'and_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%xor_ln58_170 = xor i1 %tmp_4898, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'xor' 'xor_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_127)   --->   "%and_ln58_84 = and i1 %tmp_4897, i1 %xor_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'and' 'and_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.12ns)   --->   "%xor_ln58_171 = xor i1 %tmp_4897, i1 %tmp_4898" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'xor' 'xor_ln58_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_172 = xor i1 %xor_ln58_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'xor' 'xor_ln58_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%or_ln58_40 = or i1 %and_ln58_83, i1 %xor_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'or' 'or_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%select_ln58_126 = select i1 %xor_ln58_171, i13 4095, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'select' 'select_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_127 = select i1 %and_ln58_84, i13 4096, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'select' 'select_ln58_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_128 = select i1 %or_ln58_40, i13 %select_ln58_126, i13 %select_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i13 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i13 %select_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.75ns)   --->   "%add_ln58_56 = add i13 %select_ln42_240, i13 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i14 %sext_ln58_86, i14 %sext_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_4899 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_41, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'bitselect' 'tmp_4899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_4900 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'bitselect' 'tmp_4900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i13 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i13 %select_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.75ns)   --->   "%add_ln58_57 = add i13 %select_ln42_244, i13 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i14 %sext_ln58_88, i14 %sext_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_4901 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_42, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_4901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_4902 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_4902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i13 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i13 %select_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.75ns)   --->   "%add_ln58_58 = add i13 %select_ln42_248, i13 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i14 %sext_ln58_90, i14 %sext_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_4903 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_43, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'bitselect' 'tmp_4903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_4904 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'bitselect' 'tmp_4904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i13 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i13 %select_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.75ns)   --->   "%add_ln58_59 = add i13 %select_ln42_252, i13 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i14 %sext_ln58_92, i14 %sext_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_4905 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_44, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'bitselect' 'tmp_4905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_4906 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_4906' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 805 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 806 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_173 = xor i1 %tmp_4899, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'xor' 'xor_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%and_ln58_85 = and i1 %tmp_4900, i1 %xor_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'and' 'and_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%xor_ln58_174 = xor i1 %tmp_4900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_130)   --->   "%and_ln58_86 = and i1 %tmp_4899, i1 %xor_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln58_175 = xor i1 %tmp_4899, i1 %tmp_4900" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_176 = xor i1 %xor_ln58_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%or_ln58_41 = or i1 %and_ln58_85, i1 %xor_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'or' 'or_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%select_ln58_129 = select i1 %xor_ln58_175, i13 4095, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'select' 'select_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_130 = select i1 %and_ln58_86, i13 4096, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'select' 'select_ln58_130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_131 = select i1 %or_ln58_41, i13 %select_ln58_129, i13 %select_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_177 = xor i1 %tmp_4901, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%and_ln58_87 = and i1 %tmp_4902, i1 %xor_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'and' 'and_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%xor_ln58_178 = xor i1 %tmp_4902, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'xor' 'xor_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_133)   --->   "%and_ln58_88 = and i1 %tmp_4901, i1 %xor_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'and' 'and_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.12ns)   --->   "%xor_ln58_179 = xor i1 %tmp_4901, i1 %tmp_4902" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'xor' 'xor_ln58_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_180 = xor i1 %xor_ln58_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'xor' 'xor_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%or_ln58_42 = or i1 %and_ln58_87, i1 %xor_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%select_ln58_132 = select i1 %xor_ln58_179, i13 4095, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'select' 'select_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_133 = select i1 %and_ln58_88, i13 4096, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'select' 'select_ln58_133' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_134 = select i1 %or_ln58_42, i13 %select_ln58_132, i13 %select_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_181 = xor i1 %tmp_4903, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%and_ln58_89 = and i1 %tmp_4904, i1 %xor_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%xor_ln58_182 = xor i1 %tmp_4904, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_136)   --->   "%and_ln58_90 = and i1 %tmp_4903, i1 %xor_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'and' 'and_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.12ns)   --->   "%xor_ln58_183 = xor i1 %tmp_4903, i1 %tmp_4904" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'xor' 'xor_ln58_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_184 = xor i1 %xor_ln58_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%or_ln58_43 = or i1 %and_ln58_89, i1 %xor_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%select_ln58_135 = select i1 %xor_ln58_183, i13 4095, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_136 = select i1 %and_ln58_90, i13 4096, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_136' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_137 = select i1 %or_ln58_43, i13 %select_ln58_135, i13 %select_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_185 = xor i1 %tmp_4905, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'xor' 'xor_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%and_ln58_91 = and i1 %tmp_4906, i1 %xor_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'and' 'and_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%xor_ln58_186 = xor i1 %tmp_4906, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_139)   --->   "%and_ln58_92 = and i1 %tmp_4905, i1 %xor_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'and' 'and_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln58_187 = xor i1 %tmp_4905, i1 %tmp_4906" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_188 = xor i1 %xor_ln58_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'xor' 'xor_ln58_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%or_ln58_44 = or i1 %and_ln58_91, i1 %xor_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%select_ln58_138 = select i1 %xor_ln58_187, i13 4095, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'select' 'select_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_139 = select i1 %and_ln58_92, i13 4096, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'select' 'select_ln58_139' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_140 = select i1 %or_ln58_44, i13 %select_ln58_138, i13 %select_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [36]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [69]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_334', firmware/nnet_utils/nnet_dense_latency.h:42) [86]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_190', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_142', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_337', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_336', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_189', firmware/nnet_utils/nnet_dense_latency.h:42) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_192', firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_339', firmware/nnet_utils/nnet_dense_latency.h:42) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [107]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_192', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_106', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_107', firmware/nnet_utils/nnet_dense_latency.h:58) [700]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_52', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_118', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_119', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_56', firmware/nnet_utils/nnet_dense_latency.h:58) [815]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_174', firmware/nnet_utils/nnet_dense_latency.h:58) [821]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_86', firmware/nnet_utils/nnet_dense_latency.h:58) [822]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_130', firmware/nnet_utils/nnet_dense_latency.h:58) [827]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_131', firmware/nnet_utils/nnet_dense_latency.h:58) [828]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
