
---------- Begin Simulation Statistics ----------
host_inst_rate                                 204075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                    98.00                       # Real time elapsed on the host
host_tick_rate                              360201158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.035301                       # Number of seconds simulated
sim_ticks                                 35300888500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5528181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38952.184502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32895.285367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5074897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    17656402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10769423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          327385                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1473896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72383.142315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68416.386009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1258445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15595020395                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            76431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9511245983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139020                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 65868.259293                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.716821                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14366                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    946263413                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7002077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49722.868393                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 43482.957908                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6333342                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     33251422395                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095505                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                668735                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             202330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20280668983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           466405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996622                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001803                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.540524                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.846226                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7002077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49722.868393                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 43482.957908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6333342                       # number of overall hits
system.cpu.dcache.overall_miss_latency    33251422395                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095505                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               668735                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            202330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20280668983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          466405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385364                       # number of replacements
system.cpu.dcache.sampled_refs                 386388                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.628769                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6459179                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501867145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145267                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13421418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14406.486382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11436.051417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13380039                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      596126000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41379                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1080                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40298                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 332.027371                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13421418                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14406.486382                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11436.051417                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13380039                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       596126000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003083                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41379                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1080                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40298                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436073                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.269367                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13421418                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14406.486382                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11436.051417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13380039                       # number of overall hits
system.cpu.icache.overall_miss_latency      596126000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003083                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41379                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1080                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460850000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40067                       # number of replacements
system.cpu.icache.sampled_refs                  40298                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.269367                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13380039                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 73895.143446                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     15477411690                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                209451                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     68978.921633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53446.681567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        10761                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3653744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.831147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      52969                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2821771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.828432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 52796                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68160.314206                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  52566.124336                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         245390                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             8013335500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.323913                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       117566                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       785                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6138672000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.321747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  116780                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    71276.399448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 55704.056478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5840602000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81943                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4564557500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81943                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145267                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145267                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.118515                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426686                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        68414.577653                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   52840.278105                       # average overall mshr miss latency
system.l2.demand_hits                          256151                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11667080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.399673                       # miss rate for demand accesses
system.l2.demand_misses                        170535                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        958                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8960443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.397426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   169576                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.576560                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.189731                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9446.363504                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3108.553559                       # Average occupied blocks per context
system.l2.overall_accesses                     426686                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       68414.577653                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  64475.234456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         256151                       # number of overall hits
system.l2.overall_miss_latency            11667080000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.399673                       # miss rate for overall accesses
system.l2.overall_misses                       170535                       # number of overall misses
system.l2.overall_mshr_hits                       958                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       24437854690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.888304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  379027                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.255301                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         53473                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        25685                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       241196                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           213727                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1784                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         321876                       # number of replacements
system.l2.sampled_refs                         334716                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12554.917062                       # Cycle average of tags in use
system.l2.total_refs                           374385                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            79271                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45300230                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2548165                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3422901                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300536                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3425519                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        4016014                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173411                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1304990                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       322903                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17932893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.593388                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.488429                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13665897     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2109930     11.77%     87.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       805226      4.49%     92.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       421121      2.35%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       256900      1.43%     96.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       139470      0.78%     97.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       130882      0.73%     97.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        80564      0.45%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       322903      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17932893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10641159                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2358978                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3119987                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       300335                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10641159                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13762221                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.530155                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.530155                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4886065                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       406487                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29194787                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7558046                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5389123                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2079453                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          610                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        99658                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4838132                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4673328                       # DTB hits
system.switch_cpus_1.dtb.data_misses           164804                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3932986                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3772734                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           160252                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        905146                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            900594                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4552                       # DTB write misses
system.switch_cpus_1.fetch.Branches           4016014                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3368814                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9122004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30851562                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        597479                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.158726                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3368814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2721576                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.219355                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     20012346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.541626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.751352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14259220     71.25%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         490967      2.45%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         302280      1.51%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         471287      2.35%     77.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1437453      7.18%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         263326      1.32%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         255658      1.28%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         515456      2.58%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2016699     10.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     20012346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               5289200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2095922                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1545603                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.620996                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4839164                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           905146                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13013123                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14979709                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735519                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9571402                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.592047                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15208361                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       348658                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3044102                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5862003                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       519225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1858924                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25158810                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3934018                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       418577                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15712170                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       125539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5292                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2079453                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       161878                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       349908                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       109299                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          482                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19426                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3503009                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1097911                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19426                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        63061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.395233                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.395233                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10566864     65.51%     65.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46873      0.29%     65.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230091      1.43%     67.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7220      0.04%     67.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203851      1.26%     68.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19584      0.12%     68.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64733      0.40%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4067939     25.22%     94.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       923596      5.73%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16130751                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       145382                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009013                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22857     15.72%     15.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           53      0.04%     15.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           22      0.02%     15.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            9      0.01%     15.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74468     51.22%     67.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     67.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        42312     29.10%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5661      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     20012346                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.806040                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.348588                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12749476     63.71%     63.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3010409     15.04%     78.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1749159      8.74%     87.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1163520      5.81%     93.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       799268      3.99%     97.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       337777      1.69%     98.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178738      0.89%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18913      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5086      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     20012346                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.637540                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23613207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16130751                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13337122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        30024                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11673175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3368878                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3368814                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2478133                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       847828                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5862003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1858924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               25301546                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4111748                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004801                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       315931                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7879195                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       418555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17794                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36270382                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28209798                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20917786                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5165711                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2079453                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       776238                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12912917                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1919864                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94446                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
