INFO: [VRFC 10-2263] Analyzing Verilog file "D:/source/Vivado/USTB-Vivado/8bit_ALU/8bit_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/source/Vivado/USTB-Vivado/8bit_ALU/8bit_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
