# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../mips_lab7.srcs/sources_1/imports/src/adder.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/alu.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/auxdec.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/button_debouncer.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/clk_gen.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/controlunit.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/datapath.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/dmem.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/dreg.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/hex_to_7seg.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/imem.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/led_mux.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/maindec.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/mips.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/mips_top.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/muldivunit.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/mux2.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/mux3.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/regfile.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/signext.v" \
"../../../../mips_lab7.srcs/sources_1/imports/src/mips_fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
