#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x612b80968340 .scope module, "regfile_tb" "regfile_tb" 2 3;
 .timescale -9 -12;
v0x612b809929b0_0 .var "clk", 0 0;
v0x612b80992a70_0 .var/i "errors", 31 0;
v0x612b80992b30_0 .var/i "f", 31 0;
v0x612b80992c20_0 .var/i "i", 31 0;
v0x612b80992d00_0 .var "raddr1", 4 0;
v0x612b80992e10_0 .var "raddr2", 4 0;
v0x612b80992ee0_0 .net "rdata1", 31 0, L_0x612b809a3690;  1 drivers
v0x612b80992fb0_0 .net "rdata2", 31 0, L_0x612b809a3c50;  1 drivers
v0x612b80993080_0 .var "waddr", 4 0;
v0x612b80993150_0 .var "wdata", 31 0;
v0x612b80993220_0 .var "we", 0 0;
S_0x612b809684d0 .scope task, "check" "check" 2 65, 2 65 0, S_0x612b80968340;
 .timescale -9 -12;
v0x612b80955ff0_0 .var "val1", 31 0;
v0x612b80990b30_0 .var "val2", 31 0;
TD_regfile_tb.check ;
    %load/vec4 v0x612b80992ee0_0;
    %load/vec4 v0x612b80955ff0_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x612b80992fb0_0;
    %load/vec4 v0x612b80990b30_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 70 "$display", "ERROR: rdata1 = %0d (expected %0d), rdata2 = %0d (expected %0d)", v0x612b80992ee0_0, v0x612b80955ff0_0, v0x612b80992fb0_0, v0x612b80990b30_0 {0 0 0};
    %load/vec4 v0x612b80992a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x612b80992a70_0, 0, 32;
T_0.0 ;
    %end;
S_0x612b80990c10 .scope task, "read_regs" "read_regs" 2 54, 2 54 0, S_0x612b80968340;
 .timescale -9 -12;
v0x612b80990e10_0 .var "addr1", 4 0;
v0x612b80990ef0_0 .var "addr2", 4 0;
TD_regfile_tb.read_regs ;
    %load/vec4 v0x612b80990e10_0;
    %store/vec4 v0x612b80992d00_0, 0, 5;
    %load/vec4 v0x612b80990ef0_0;
    %store/vec4 v0x612b80992e10_0, 0, 5;
    %delay 1000, 0;
    %end;
S_0x612b80990fd0 .scope module, "uut" "regfile" 2 18, 3 8 0, S_0x612b80968340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /INPUT 5 "raddr2";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
L_0x7d65a289d018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x612b809912f0_0 .net/2u *"_ivl_0", 4 0, L_0x7d65a289d018;  1 drivers
L_0x7d65a289d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x612b809913f0_0 .net *"_ivl_11", 1 0, L_0x7d65a289d0a8;  1 drivers
L_0x7d65a289d0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x612b809914d0_0 .net/2u *"_ivl_14", 4 0, L_0x7d65a289d0f0;  1 drivers
v0x612b80991590_0 .net *"_ivl_16", 0 0, L_0x612b809a38a0;  1 drivers
L_0x7d65a289d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x612b80991650_0 .net/2u *"_ivl_18", 31 0, L_0x7d65a289d138;  1 drivers
v0x612b80991780_0 .net *"_ivl_2", 0 0, L_0x612b80993320;  1 drivers
v0x612b80991840_0 .net *"_ivl_20", 31 0, L_0x612b809a3a30;  1 drivers
v0x612b80991920_0 .net *"_ivl_22", 6 0, L_0x612b809a3b10;  1 drivers
L_0x7d65a289d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x612b80991a00_0 .net *"_ivl_25", 1 0, L_0x7d65a289d180;  1 drivers
L_0x7d65a289d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x612b80991ae0_0 .net/2u *"_ivl_4", 31 0, L_0x7d65a289d060;  1 drivers
v0x612b80991bc0_0 .net *"_ivl_6", 31 0, L_0x612b809a3450;  1 drivers
v0x612b80991ca0_0 .net *"_ivl_8", 6 0, L_0x612b809a3550;  1 drivers
v0x612b80991d80_0 .net "clk", 0 0, v0x612b809929b0_0;  1 drivers
v0x612b80991e40_0 .net "raddr1", 4 0, v0x612b80992d00_0;  1 drivers
v0x612b80991f20_0 .net "raddr2", 4 0, v0x612b80992e10_0;  1 drivers
v0x612b80992000_0 .net "rdata1", 31 0, L_0x612b809a3690;  alias, 1 drivers
v0x612b809920e0_0 .net "rdata2", 31 0, L_0x612b809a3c50;  alias, 1 drivers
v0x612b809921c0 .array "regs", 31 0, 31 0;
v0x612b80992280_0 .net "waddr", 4 0, v0x612b80993080_0;  1 drivers
v0x612b80992360_0 .net "wdata", 31 0, v0x612b80993150_0;  1 drivers
v0x612b80992440_0 .net "we", 0 0, v0x612b80993220_0;  1 drivers
E_0x612b8092cf50 .event posedge, v0x612b80991d80_0;
L_0x612b80993320 .cmp/eq 5, v0x612b80992d00_0, L_0x7d65a289d018;
L_0x612b809a3450 .array/port v0x612b809921c0, L_0x612b809a3550;
L_0x612b809a3550 .concat [ 5 2 0 0], v0x612b80992d00_0, L_0x7d65a289d0a8;
L_0x612b809a3690 .functor MUXZ 32, L_0x612b809a3450, L_0x7d65a289d060, L_0x612b80993320, C4<>;
L_0x612b809a38a0 .cmp/eq 5, v0x612b80992e10_0, L_0x7d65a289d0f0;
L_0x612b809a3a30 .array/port v0x612b809921c0, L_0x612b809a3b10;
L_0x612b809a3b10 .concat [ 5 2 0 0], v0x612b80992e10_0, L_0x7d65a289d180;
L_0x612b809a3c50 .functor MUXZ 32, L_0x612b809a3a30, L_0x7d65a289d138, L_0x612b809a38a0, C4<>;
S_0x612b80992600 .scope task, "write_reg" "write_reg" 2 38, 2 38 0, S_0x612b80968340;
 .timescale -9 -12;
v0x612b809927d0_0 .var "addr", 4 0;
v0x612b809928d0_0 .var "data", 31 0;
E_0x612b809654e0 .event negedge, v0x612b80991d80_0;
TD_regfile_tb.write_reg ;
    %wait E_0x612b809654e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x612b80993220_0, 0, 1;
    %load/vec4 v0x612b809927d0_0;
    %store/vec4 v0x612b80993080_0, 0, 5;
    %load/vec4 v0x612b809928d0_0;
    %store/vec4 v0x612b80993150_0, 0, 32;
    %wait E_0x612b809654e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612b80993220_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80993080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80993150_0, 0, 32;
    %end;
    .scope S_0x612b80990fd0;
T_3 ;
    %wait E_0x612b8092cf50;
    %load/vec4 v0x612b80992440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x612b80992280_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x612b80992360_0;
    %load/vec4 v0x612b80992280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x612b809921c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x612b80968340;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80992a70_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x612b80968340;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612b809929b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x612b80968340;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x612b809929b0_0;
    %inv;
    %store/vec4 v0x612b809929b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x612b80968340;
T_7 ;
    %vpi_call 2 80 "$display", "Starting Register File Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612b80993220_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80993080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80993150_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80992d00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80992e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b809927d0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x612b809928d0_0, 0, 32;
    %fork TD_regfile_tb.write_reg, S_0x612b80992600;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80990e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80990ef0_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x612b80990c10;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80955ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80990b30_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x612b809684d0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x612b80992c20_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x612b80992c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x612b80992c20_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x612b809927d0_0, 0, 5;
    %load/vec4 v0x612b80992c20_0;
    %muli 10, 0, 32;
    %store/vec4 v0x612b809928d0_0, 0, 32;
    %fork TD_regfile_tb.write_reg, S_0x612b80992600;
    %join;
    %load/vec4 v0x612b80992c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x612b80992c20_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x612b80992c20_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x612b80992c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x612b80992c20_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x612b80990e10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80990ef0_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x612b80990c10;
    %join;
    %load/vec4 v0x612b80992c20_0;
    %muli 10, 0, 32;
    %store/vec4 v0x612b80955ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80990b30_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x612b809684d0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x612b80990e10_0, 0, 5;
    %load/vec4 v0x612b80992c20_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x612b80990ef0_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x612b80990c10;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x612b80955ff0_0, 0, 32;
    %load/vec4 v0x612b80992c20_0;
    %muli 10, 0, 32;
    %store/vec4 v0x612b80990b30_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x612b809684d0;
    %join;
    %load/vec4 v0x612b80992c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x612b80992c20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x612b80990e10_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x612b80990ef0_0, 0, 5;
    %fork TD_regfile_tb.read_regs, S_0x612b80990c10;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x612b80955ff0_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x612b80990b30_0, 0, 32;
    %fork TD_regfile_tb.check, S_0x612b809684d0;
    %join;
    %vpi_func 2 108 "$fopen" 32, "test_result.txt", "w" {0 0 0};
    %store/vec4 v0x612b80992b30_0, 0, 32;
    %load/vec4 v0x612b80992a70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call 2 111 "$display", "All tests PASSED." {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x612b80992b30_0, "PASS" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 114 "$display", "%0d test(s) FAILED.", v0x612b80992a70_0 {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x612b80992b30_0, "FAIL" {0 0 0};
T_7.5 ;
    %vpi_call 2 117 "$fclose", v0x612b80992b30_0 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "regfile.v";
