# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ECA1_Assignment1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:33 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 14:54:33 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:33 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_ECA1_Assignment1
# -- Compiling architecture tb_ECA1_Assignment1_arch of tb_ECA1_Assignment1
# End time: 14:54:33 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_ECA1_Assignment1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_ECA1_Assignment1 
# Start time: 14:54:33 on Oct 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_eca1_assignment1(tb_eca1_assignment1_arch)
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -r /*
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
run
vsim work.tb_eca1_assignment1(tb_eca1_assignment1_arch)
# End time: 14:56:58 on Oct 19,2017, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# vsim work.tb_eca1_assignment1(tb_eca1_assignment1_arch) 
# Start time: 14:56:58 on Oct 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_eca1_assignment1(tb_eca1_assignment1_arch)
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/tb_eca1_assignment1/DUT/clk
add wave -position end  sim:/tb_eca1_assignment1/DUT/outputDataReady
add wave -position end  sim:/tb_eca1_assignment1/DUT/matrix1
add wave -position end  sim:/tb_eca1_assignment1/DUT/matrix2
add wave -position end  sim:/tb_eca1_assignment1/DUT/result
add wave -position end  sim:/tb_eca1_assignment1/DUT/procFinished
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:44 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:09:44 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:25 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:12:25 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:38 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:12:38 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:21 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:13:21 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:20 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Enumeration literal '0' is not of type std.STANDARD.INTEGER.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): (vcom-1076) At index #2, OTHERS choice cannot be used in unconstrained array aggregate.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(82): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(109): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(136): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(163): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(190): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(217): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(244): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(271): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(298): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(325): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(352): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(379): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(406): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(418): VHDL Compiler exiting
# End time: 15:17:20 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:42 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Illegal concurrent statement.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Target type ieee.std_logic_1164.STD_ULOGIC in variable assignment is different from expression type.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Enumeration literal '0' is not of type std.STANDARD.INTEGER.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): (vcom-1076) At index #2, OTHERS choice cannot be used in unconstrained array aggregate.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(418): VHDL Compiler exiting
# End time: 15:18:42 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:05 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(26): Illegal concurrent statement.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(418): VHDL Compiler exiting
# End time: 15:19:05 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:24 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:19:24 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:50 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(61): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(61): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(418): VHDL Compiler exiting
# End time: 15:21:50 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:10 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:22:10 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
run
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(57): Illegal concurrent statement.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(420): VHDL Compiler exiting
# End time: 15:23:30 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(57): Illegal concurrent statement.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(420): VHDL Compiler exiting
# End time: 15:26:52 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:33 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(57): Target of signal assignment is not a signal.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(420): VHDL Compiler exiting
# End time: 15:29:33 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:01 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(21): near "is": (vcom-1576) expecting ':'.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): (vcom-1136) Unknown identifier "procCycles".
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(404): VHDL Compiler exiting
# End time: 15:38:01 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:45 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(21): near "array": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): (vcom-1136) Unknown identifier "procCycles".
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(404): VHDL Compiler exiting
# End time: 15:38:45 on Oct 19,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:21 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(21): near "is": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): (vcom-1136) Unknown identifier "procCycles".
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(60): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd(404): VHDL Compiler exiting
# End time: 15:39:22 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:18 on Oct 19,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ECA1_Assignment1
# -- Compiling architecture Behavioral of ECA1_Assignment1
# End time: 15:51:19 on Oct 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.eca1_assignment1(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_eca1_assignment1/DUT/outputDataReady has no driver.
# This port will contribute value (U) to the signal network.
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_eca1_assignment1/DUT/procFinished'. 
add wave -position end  sim:/tb_eca1_assignment1/DUT/procCycles
run
# End time: 16:14:57 on Oct 19,2017, Elapsed time: 1:17:59
# Errors: 57, Warnings: 10
