$date
	Sat Oct 31 00:30:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! control [12:0] $end
$var reg 7 " address [6:0] $end
$scope module MC $end
$var wire 7 # address [6:0] $end
$var reg 13 $ control [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#2
b1000000001000 !
b1000000001000 $
bx0 "
bx0 #
#4
b100000001000 !
b100000001000 $
b1x1 "
b1x1 #
#6
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#8
b11x1 "
b11x1 #
#10
b100000001000 !
b100000001000 $
b10x1 "
b10x1 #
#12
b1001000010 !
b1001000010 $
b10xx1 "
b10xx1 #
#14
b1001001100000 !
b1001001100000 $
b11xx1 "
b11xx1 #
#16
b11010000010 !
b11010000010 $
b100xx1 "
b100xx1 #
#18
b11010000100 !
b11010000100 $
b101xx1 "
b101xx1 #
#20
b1011010100000 !
b1011010100000 $
b110xx1 "
b110xx1 #
#22
b1000000111000 !
b1000000111000 $
b111xx1 "
b111xx1 #
#24
b100000001000 !
b100000001000 $
b1000x11 "
b1000x11 #
#26
b1000000001000 !
b1000000001000 $
b1000x01 "
b1000x01 #
#28
b1001x11 "
b1001x11 #
#30
b100000001000 !
b100000001000 $
b1001x01 "
b1001x01 #
#32
b11011000010 !
b11011000010 $
b1010xx1 "
b1010xx1 #
#34
b1011011100000 !
b1011011100000 $
b1011xx1 "
b1011xx1 #
#36
b100000001000 !
b100000001000 $
b1100xx1 "
b1100xx1 #
#38
b1001 !
b1001 $
b1101xx1 "
b1101xx1 #
#40
b11100000010 !
b11100000010 $
b1110xx1 "
b1110xx1 #
#42
b1011100100000 !
b1011100100000 $
b1111xx1 "
b1111xx1 #
#44
b11010000010 !
b11010000010 $
b1000x1 "
b1000x1 #
#46
b11010000100 !
b11010000100 $
b101x11 "
b101x11 #
#48
b1011010100000 !
b1011010100000 $
b110111 "
b110111 #
#50
b1000000111000 !
b1000000111000 $
b111001 "
b111001 #
#52
b100000001000 !
b100000001000 $
b1000011 "
b1000011 #
#54
b1000000001000 !
b1000000001000 $
b1000101 "
b1000101 #
#56
b1001011 "
b1001011 #
#58
b100000001000 !
b100000001000 $
b1001101 "
b1001101 #
#60
