library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ControlUnit_TB is
end ControlUnit_TB;

architecture arch of ControlUnit_TB is
	signal opcode		: std_logic_vector(6 downto 0);
	signal rd, rs1, rs2	: std_logic_vector(4 downto 0);
	signal pc, r1, r2,
			imm, mem_in,
			alu_z		: std_logic_vector(31 downto 0);
	signal func3		: std_logic_vector(2 downto 0);
	signal func7		: std_logic_vector(6 downto 0);

	signal alu_x, alu_y	: std_logic_vector(31 downto 0);
	signal alu_func3	: std_logic_vector(2 downto 0);
	signal alu_func7	: std_logic_vector(6 downto 0);
begin

	UUT: entity work.ControlUnit
	port map(
		opcode	=> opcode,
		rd		=> rd,
		rs1		=> rs1,
		rs2		=> rs2,
		func3	=> func3,
		func7	=> func7,
		imm		=> imm,
		pc		=> pc,
		r1		=> r1,
		r2		=> r2,
		mem_in	=> mem_in,
		alu_z	=> alu_z
		alu_x	=> alu_x,
		alu_y	=> alu_y,
		alu_func3	=> alu_func3,
		alu_func7	=> alu_func7,
		rd_val		=> rd_val,
		wr_rd		=> wr_rd,
		wr_mem		=> wr_mem,
		pc_next		=> pc_next,
		en_pc		=> en_pc
	);
end architecture;
