Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
<<<<<<< HEAD
| Date         : Sat May  3 20:06:26 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
=======
| Date         : Sun May  4 19:06:36 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
<<<<<<< HEAD
| No           | No                    | Yes                    |             250 |           72 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |             163 |           53 |
=======
| No           | No                    | Yes                    |             247 |           81 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |             163 |           72 |
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                      |                  |                2 |              4 |         2.00 |
<<<<<<< HEAD
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_APB_Master/slv_reg0                                | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U_APB_Master/E[0]                                    |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_APB_Master/temp_write_reg_reg_0[0]                 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/E[0]                            | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/temp_addr_next                  | reset_IBUF       |               21 |             63 |         3.00 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/regFileWe                       |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                      | reset_IBUF       |               72 |            250 |         3.47 |
=======
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0 | reset_IBUF       |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | U_APB_Master/E[0]                                    |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | U_APB_Master/slv_reg0                                | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | U_APB_Master/temp_write_reg_reg_0[0]                 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/E[0]                            | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/temp_addr_next                  | reset_IBUF       |               33 |             63 |         1.91 |
|  clk_IBUF_BUFG | U_Core/U_ControlUnit/regFileWe                       |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                      | reset_IBUF       |               81 |            247 |         3.05 |
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
+----------------+------------------------------------------------------+------------------+------------------+----------------+--------------+


