/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.7
Hash     : 5a7470e
Date     : Mar  7 2024
Type     : Engineering
Log Time   : Thu Mar  7 10:05:17 2024 GMT

INFO: Created design: clock_tree_design. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: clock_tree_design
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/analysis/clock_tree_design_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/analysis/clock_tree_design_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/analysis/clock_tree_design_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v' to AST representation.
Generating RTLIL representation for module `\clock_tree_design'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117.3-124.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126.4-133.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135.7-142.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144.4-151.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153.3-160.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162.6-169.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171.6-178.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180.6-187.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190.4-197.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199.7-206.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208.7-215.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217.7-224.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226.4-233.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235.7-242.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244.4-251.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253.7-260.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262.1-269.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271.6-278.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280.6-287.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290.6-297.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\T_ff'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top clock_tree_design' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff

3.2. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "T_ff"
Dumping file port_info.json ...

End of script. Logfile hash: a787094598, CPU: user 0.05s system 0.01s, MEM: 15.46 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design clock_tree_design is analyzed
INFO: ANL: Top Modules: clock_tree_design

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: clock_tree_design
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/yosys -s clock_tree_design.ys -l clock_tree_design_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/yosys -s clock_tree_design.ys -l clock_tree_design_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `clock_tree_design.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v' to AST representation.
Generating RTLIL representation for module `\clock_tree_design'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117.3-124.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126.4-133.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135.7-142.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144.4-151.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153.3-160.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162.6-169.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171.6-178.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180.6-187.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190.4-197.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199.7-206.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208.7-215.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217.7-224.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226.4-233.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235.7-242.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244.4-251.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253.7-260.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262.1-269.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271.6-278.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280.6-287.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290.6-297.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\T_ff'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff

3.2. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-21.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-21.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-22.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-21.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-21.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff

4.17.2. Analyzing design hierarchy..
Top module:  \clock_tree_design
Used module:     \T_ff
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:323$201 in module T_ff.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290$191 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280$181 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271$171 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262$161 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253$151 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244$141 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235$131 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226$121 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217$111 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208$101 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199$91 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190$81 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180$71 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171$61 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162$51 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153$41 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144$31 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135$21 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126$11 in module clock_tree_design.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117$1 in module clock_tree_design.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLR in `\T_ff.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:323$201'.

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\T_ff.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:323$201'.
     1/1: $0\Q[0:0]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290$191'.
     1/1: $0\mux_out[19:19]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280$181'.
     1/1: $0\mux_out[18:18]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271$171'.
     1/1: $0\mux_out[17:17]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262$161'.
     1/1: $0\mux_out[16:16]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253$151'.
     1/1: $0\mux_out[15:15]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244$141'.
     1/1: $0\mux_out[14:14]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235$131'.
     1/1: $0\mux_out[13:13]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226$121'.
     1/1: $0\mux_out[12:12]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217$111'.
     1/1: $0\mux_out[11:11]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208$101'.
     1/1: $0\mux_out[10:10]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199$91'.
     1/1: $0\mux_out[9:9]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190$81'.
     1/1: $0\mux_out[8:8]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180$71'.
     1/1: $0\mux_out[7:7]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171$61'.
     1/1: $0\mux_out[6:6]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162$51'.
     1/1: $0\mux_out[5:5]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153$41'.
     1/1: $0\mux_out[4:4]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144$31'.
     1/1: $0\mux_out[3:3]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135$21'.
     1/1: $0\mux_out[2:2]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126$11'.
     1/1: $0\mux_out[1:1]
Creating decoders for process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117$1'.
     1/1: $0\mux_out[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\clock_tree_design.\mux_out [19]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290$191'.
No latch inferred for signal `\clock_tree_design.\mux_out [18]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280$181'.
No latch inferred for signal `\clock_tree_design.\mux_out [17]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271$171'.
No latch inferred for signal `\clock_tree_design.\mux_out [16]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262$161'.
No latch inferred for signal `\clock_tree_design.\mux_out [15]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253$151'.
No latch inferred for signal `\clock_tree_design.\mux_out [14]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244$141'.
No latch inferred for signal `\clock_tree_design.\mux_out [13]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235$131'.
No latch inferred for signal `\clock_tree_design.\mux_out [12]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226$121'.
No latch inferred for signal `\clock_tree_design.\mux_out [11]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217$111'.
No latch inferred for signal `\clock_tree_design.\mux_out [10]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208$101'.
No latch inferred for signal `\clock_tree_design.\mux_out [9]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199$91'.
No latch inferred for signal `\clock_tree_design.\mux_out [8]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190$81'.
No latch inferred for signal `\clock_tree_design.\mux_out [7]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180$71'.
No latch inferred for signal `\clock_tree_design.\mux_out [6]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171$61'.
No latch inferred for signal `\clock_tree_design.\mux_out [5]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162$51'.
No latch inferred for signal `\clock_tree_design.\mux_out [4]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153$41'.
No latch inferred for signal `\clock_tree_design.\mux_out [3]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144$31'.
No latch inferred for signal `\clock_tree_design.\mux_out [2]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135$21'.
No latch inferred for signal `\clock_tree_design.\mux_out [1]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126$11'.
No latch inferred for signal `\clock_tree_design.\mux_out [0]' from process `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117$1'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\T_ff.\Q' using process `\T_ff.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:323$201'.
  created $adff cell `$procdff$304' with positive edge clock and negative level reset.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `T_ff.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:323$201'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290$191'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:290$191'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280$181'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:280$181'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271$171'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:271$171'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262$161'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:262$161'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253$151'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:253$151'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244$141'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:244$141'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235$131'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:235$131'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226$121'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:226$121'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217$111'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:217$111'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208$101'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:208$101'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199$91'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:199$91'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190$81'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:190$81'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180$71'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:180$71'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171$61'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:171$61'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162$51'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:162$51'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153$41'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:153$41'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144$31'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:144$31'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135$21'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:135$21'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126$11'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:126$11'.
Found and cleaned up 1 empty switch in `\clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117$1'.
Removing empty process `clock_tree_design.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/.././rtl/clock_tree_design.v:117$1'.
Cleaned up 20 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module T_ff.
Optimizing module clock_tree_design.
<suppressed ~20 debug messages>

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).
Deleting now unused module T_ff.
<suppressed ~80 debug messages>

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 80 unused cells and 280 unused wires.
<suppressed ~81 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module clock_tree_design...
Found and reported 0 problems.

4.28. Printing statistics.

=== clock_tree_design ===

   Number of wires:                686
   Number of wire bits:            770
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                440
     $adff                          80
     $and                           60
     $eq                            60
     $logic_not                     20
     $or                            60
     $pmux                          20
     $xor                          140

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell clock_tree_design.$procmux$207_CMP0 ($eq).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=80, #remove=0, time=0.01 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.93. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.94. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clock_tree_design:
  created 0 $alu and 0 $macc cells.

4.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.100. Executing OPT_SHARE pass.

4.101. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.104. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.105. Executing MEMORY pass.

4.105.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.105.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.105.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.105.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.105.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.105.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.105.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.105.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.105.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.105.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.106. Printing statistics.

=== clock_tree_design ===

   Number of wires:                610
   Number of wire bits:            694
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $adff                          80
     $and                           60
     $eq                             3
     $logic_not                      1
     $or                            60
     $pmux                          20
     $xor                          140

4.107. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.109. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.111. Executing Rs_BRAM_Split pass.

4.112. Executing TECHMAP pass (map to technology primitives).

4.112.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.112.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.113. Executing TECHMAP pass (map to technology primitives).

4.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.114. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.120. Executing OPT_SHARE pass.

4.121. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.124. Executing PMUXTREE pass.

4.125. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~60 debug messages>

4.126. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.127. Executing TECHMAP pass (map to technology primitives).

4.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.127.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.127.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~495 debug messages>

4.128. Printing statistics.

=== clock_tree_design ===

   Number of wires:                700
   Number of wire bits:            787
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                434
     $_AND_                         60
     $_DFF_PN0_                     80
     $_MUX_                         60
     $_NOT_                          4
     $_OR_                          84
     $_XOR_                        146

4.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~46 debug messages>

4.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

4.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.134. Executing OPT_SHARE pass.

4.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 3 unused cells and 50 unused wires.
<suppressed ~4 debug messages>

4.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 2

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~20 debug messages>

4.146. Executing TECHMAP pass (map to technology primitives).

4.146.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.146.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.147. Printing statistics.

=== clock_tree_design ===

   Number of wires:                654
   Number of wire bits:            738
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                408
     $_AND_                         80
     $_DFF_PN0_                     80
     $_MUX_                         40
     $_NOT_                          4
     $_OR_                          64
     $_XOR_                        140

4.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.151. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.153. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=80, #solve=80, #remove=0, time=0.01 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.173. Printing statistics.

=== clock_tree_design ===

   Number of wires:                654
   Number of wire bits:            738
   Number of public wires:         426
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                408
     $_AND_                         80
     $_DFF_PN0_                     80
     $_MUX_                         40
     $_NOT_                          4
     $_OR_                          64
     $_XOR_                        140

   Number of Generic REGs:          80

ABC-DFF iteration : 1

4.174. Executing ABC pass (technology mapping using ABC).

4.174.1. Summary of detected clock domains:
  25 cells in clk=\clk6, en={ }, arst=!\clr_n, srst={ }
  82 cells in clk=\clk5, en={ }, arst=!\clr_n, srst={ }
  75 cells in clk=\clk4, en={ }, arst=!\clr_n, srst={ }
  75 cells in clk=\clk3, en={ }, arst=!\clr_n, srst={ }
  75 cells in clk=\clk2, en={ }, arst=!\clr_n, srst={ }
  76 cells in clk=\clk1, en={ }, arst=!\clr_n, srst={ }

  #logic partitions = 6

4.174.2. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk5, asynchronously reset by !\clr_n
Extracted 82 gates and 89 wires to a netlist network with 7 inputs and 23 outputs (dfl=1).

4.174.2.1. Executing ABC.
[Time = 0.06 sec.]

4.174.3. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1, asynchronously reset by !\clr_n
Extracted 76 gates and 84 wires to a netlist network with 8 inputs and 20 outputs (dfl=1).

4.174.3.1. Executing ABC.
[Time = 0.09 sec.]

4.174.4. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk4, asynchronously reset by !\clr_n
Extracted 75 gates and 82 wires to a netlist network with 7 inputs and 19 outputs (dfl=1).

4.174.4.1. Executing ABC.
[Time = 0.06 sec.]

4.174.5. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk3, asynchronously reset by !\clr_n
Extracted 75 gates and 82 wires to a netlist network with 7 inputs and 19 outputs (dfl=1).

4.174.5.1. Executing ABC.
[Time = 0.09 sec.]

4.174.6. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk2, asynchronously reset by !\clr_n
Extracted 75 gates and 82 wires to a netlist network with 7 inputs and 19 outputs (dfl=1).

4.174.6.1. Executing ABC.
[Time = 0.06 sec.]

4.174.7. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk6, asynchronously reset by !\clr_n
Extracted 25 gates and 31 wires to a netlist network with 6 inputs and 20 outputs (dfl=1).

4.174.7.1. Executing ABC.
[Time = 0.04 sec.]

4.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~4 debug messages>

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.178. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.180. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1103$auto$blifparse.cc:381:parse_blif$1116 in front of them:
        $abc$1103$auto$blifparse.cc:381:parse_blif$1115
        $abc$1103$auto$blifparse.cc:381:parse_blif$1114

4.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 458 unused wires.
<suppressed ~81 debug messages>

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~1 debug messages>

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  17 cells in clk=\clk6, en={ }, arst=!\clr_n, srst={ }
  6 cells in clk=\clk2, en={ }, arst=!\clr_n, srst={ }
  6 cells in clk=\clk3, en={ }, arst=!\clr_n, srst={ }
  6 cells in clk=\clk4, en={ }, arst=!\clr_n, srst={ }
  14 cells in clk=\clk1, en={ }, arst=!\clr_n, srst={ }
  23 cells in clk=\clk5, en={ }, arst=!\clr_n, srst={ }

  #logic partitions = 6

4.191.2. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk5, asynchronously reset by !\clr_n
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 13 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.06 sec.]

4.191.3. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk6, asynchronously reset by !\clr_n
Extracted 17 gates and 23 wires to a netlist network with 6 inputs and 16 outputs (dfl=1).

4.191.3.1. Executing ABC.
[Time = 0.04 sec.]

4.191.4. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1, asynchronously reset by !\clr_n
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 12 outputs (dfl=1).

4.191.4.1. Executing ABC.
[Time = 0.06 sec.]

4.191.5. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk2, asynchronously reset by !\clr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.191.5.1. Executing ABC.
[Time = 0.04 sec.]

4.191.6. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk3, asynchronously reset by !\clr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.191.6.1. Executing ABC.
[Time = 0.04 sec.]

4.191.7. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk4, asynchronously reset by !\clr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.191.7.1. Executing ABC.
[Time = 0.04 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1275$auto$blifparse.cc:381:parse_blif$1290 in front of them:
        $abc$1317$auto$blifparse.cc:381:parse_blif$1320
        $abc$1317$auto$blifparse.cc:381:parse_blif$1323

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 138 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~1 debug messages>

4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.204. Executing OPT_SHARE pass.

4.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 3

4.208. Executing ABC pass (technology mapping using ABC).

4.208.1. Summary of detected clock domains:
  9 cells in clk=\clk4, en={ }, arst=!\clr_n, srst={ }
  9 cells in clk=\clk3, en={ }, arst=!\clr_n, srst={ }
  17 cells in clk=\clk2, en={ }, arst=!\clr_n, srst={ }
  8 cells in clk=\clk1, en={ }, arst=!\clr_n, srst={ }
  5 cells in clk=\clk6, en={ }, arst=!\clr_n, srst={ }
  21 cells in clk=\clk5, en={ }, arst=!\clr_n, srst={ }

  #logic partitions = 6

4.208.2. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk5, asynchronously reset by !\clr_n
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 12 outputs (dfl=2).

4.208.2.1. Executing ABC.
[Time = 0.06 sec.]

4.208.3. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk2, asynchronously reset by !\clr_n
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 12 outputs (dfl=2).

4.208.3.1. Executing ABC.
[Time = 0.06 sec.]

4.208.4. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk4, asynchronously reset by !\clr_n
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs (dfl=2).

4.208.4.1. Executing ABC.
[Time = 0.04 sec.]

4.208.5. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk3, asynchronously reset by !\clr_n
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs (dfl=2).

4.208.5.1. Executing ABC.
[Time = 0.04 sec.]

4.208.6. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1, asynchronously reset by !\clr_n
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs (dfl=2).

4.208.6.1. Executing ABC.
[Time = 0.04 sec.]

4.208.7. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk6, asynchronously reset by !\clr_n
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs (dfl=2).

4.208.7.1. Executing ABC.
[Time = 0.04 sec.]

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~1 debug messages>

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.214. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1360$auto$blifparse.cc:381:parse_blif$1386 in front of them:
        $abc$1389$auto$blifparse.cc:381:parse_blif$1394
        $abc$1389$auto$blifparse.cc:381:parse_blif$1396

4.215. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 1 unused cells and 124 unused wires.
<suppressed ~2 debug messages>

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~1 debug messages>

4.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.219. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.221. Executing OPT_SHARE pass.

4.222. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.223. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

4.225. Executing ABC pass (technology mapping using ABC).

4.225.1. Summary of detected clock domains:
  25 cells in clk=\clk6, en={ }, arst=!\clr_n, srst={ }
  3 cells in clk=\clk1, en={ }, arst=!\clr_n, srst={ }
  4 cells in clk=\clk3, en={ }, arst=!\clr_n, srst={ }
  12 cells in clk=\clk4, en={ }, arst=!\clr_n, srst={ }
  3 cells in clk=\clk2, en={ }, arst=!\clr_n, srst={ }
  18 cells in clk=\clk5, en={ }, arst=!\clr_n, srst={ }

  #logic partitions = 6

4.225.2. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk6, asynchronously reset by !\clr_n
Extracted 25 gates and 36 wires to a netlist network with 11 inputs and 16 outputs (dfl=2).

4.225.2.1. Executing ABC.
[Time = 0.05 sec.]

4.225.3. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk5, asynchronously reset by !\clr_n
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 12 outputs (dfl=2).

4.225.3.1. Executing ABC.
[Time = 0.06 sec.]

4.225.4. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk4, asynchronously reset by !\clr_n
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs (dfl=2).

4.225.4.1. Executing ABC.
[Time = 0.07 sec.]

4.225.5. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk3, asynchronously reset by !\clr_n
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

4.225.5.1. Executing ABC.
[Time = 0.05 sec.]

4.225.6. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk1, asynchronously reset by !\clr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

4.225.6.1. Executing ABC.
[Time = 0.04 sec.]

4.225.7. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk2, asynchronously reset by !\clr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

4.225.7.1. Executing ABC.
[Time = 0.04 sec.]

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.231. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1469$auto$blifparse.cc:381:parse_blif$1479 in front of them:
        $abc$1488$auto$blifparse.cc:381:parse_blif$1494
        $abc$1488$auto$blifparse.cc:381:parse_blif$1491

4.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 119 unused wires.
<suppressed ~1 debug messages>

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~1 debug messages>

4.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.238. Executing OPT_SHARE pass.

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 2
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.242. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=6, #remove=0, time=0.00 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.271. Executing BMUXMAP pass.

4.272. Executing DEMUXMAP pass.

4.273. Executing ABC pass (technology mapping using ABC).

4.273.1. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Extracted 56 gates and 66 wires to a netlist network with 10 inputs and 19 outputs (dfl=1).

4.273.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.30 sec. at Pass 4]{map}[54]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.69 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.67 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.67 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    19  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.27 sec.
[Time = 7.25 sec.]

4.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.279. Executing OPT_SHARE pass.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.283. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.287. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.289. Executing OPT_SHARE pass.

4.290. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=6, #solve=6, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.303. Printing statistics.

=== clock_tree_design ===

   Number of wires:                356
   Number of wire bits:            440
   Number of public wires:         346
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $_DFF_PN0_                      6
     $lut                           19
     $mux                            1

4.304. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.305. Executing RS_DFFSR_CONV pass.

4.306. Printing statistics.

=== clock_tree_design ===

   Number of wires:                356
   Number of wire bits:            440
   Number of public wires:         346
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $_DFF_PN0_                      6
     $lut                           19
     $mux                            1

4.307. Executing TECHMAP pass (map to technology primitives).

4.307.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.307.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.307.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~146 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~65 debug messages>

4.309. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

4.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

4.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.
<suppressed ~2 debug messages>

4.315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.317. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.318. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.319. Executing OPT_SHARE pass.

4.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.323. Executing TECHMAP pass (map to technology primitives).

4.323.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.323.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.324. Executing ABC pass (technology mapping using ABC).

4.324.1. Extracting gate netlist of module `\clock_tree_design' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 47 wires to a netlist network with 9 inputs and 16 outputs (dfl=1).

4.324.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.10 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 2]{map}[9]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.28 sec. at Pass 4]{map}[54]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.70 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.66 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.66 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   9  #Luts =    16  Max Lvl =   1  Avg Lvl =   1.00  [   0.63 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.19 sec.
[Time = 6.26 sec.]

4.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

4.326. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_tree_design..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.328. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_tree_design.
Performed a total of 0 changes.

4.329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_tree_design'.
Removed a total of 0 cells.

4.330. Executing OPT_SHARE pass.

4.331. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.332. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

4.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_tree_design.

RUN-OPT ITERATIONS DONE : 1

4.334. Executing HIERARCHY pass (managing design hierarchy).

4.334.1. Analyzing design hierarchy..
Top module:  \clock_tree_design

4.334.2. Analyzing design hierarchy..
Top module:  \clock_tree_design
Removed 0 unused modules.

4.335. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_tree_design..
Removed 0 unused cells and 256 unused wires.
<suppressed ~256 debug messages>

4.336. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.337. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CARRY_CHAIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-48.10.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.1-63.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73.1-81.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91.1-99.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.1-143.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.1-179.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.1-236.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.1-271.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:281.1-291.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:301.1-313.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-330.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-379.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-475.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:485.1-497.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:507.1-519.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.1-541.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:551.1-563.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-580.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.1-601.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.1-627.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.1-646.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:656.1-671.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.1-695.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.1-722.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.1-771.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.1-820.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.1-836.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.1-852.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.1-870.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.1-888.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.1-951.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.1-990.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.1-1012.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.1-1054.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.1-1069.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1084.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\RS_DSP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1116.10.
Generating RTLIL representation for module `\RS_DSP'.
Replacing existing blackbox module `\RS_DSP_MULT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.1-1135.10.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1156.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULT_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1178.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.1-1202.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1208.1-1235.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1240.1-1266.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1271.1-1297.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1302.1-1327.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1332.1-1353.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1358.1-1382.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1387.1-1409.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1414.1-1436.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1443.1-1514.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1520.1-1570.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1575.1-1609.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1614.1-1660.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.338. Executing TECHMAP pass (map to technology primitives).

4.338.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.338.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.339. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port clock_tree_design.clk1 using rs__I_BUF.
Mapping port clock_tree_design.clk2 using rs__I_BUF.
Mapping port clock_tree_design.clk3 using rs__I_BUF.
Mapping port clock_tree_design.clk4 using rs__I_BUF.
Mapping port clock_tree_design.clk5 using rs__I_BUF.
Mapping port clock_tree_design.clk6 using rs__I_BUF.
Mapping port clock_tree_design.clr_n using rs__I_BUF.
Mapping port clock_tree_design.mux_out using rs__O_BUF.
Mapping port clock_tree_design.sel using rs__I_BUF.
Mapping port clock_tree_design.t using rs__I_BUF.

4.340. Executing TECHMAP pass (map to technology primitives).

4.340.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.340.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

4.341. Printing statistics.

=== clock_tree_design ===

   Number of wires:                196
   Number of wire bits:            236
   Number of public wires:          90
   Number of public wire bits:     110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $lut                           16
     DFFRE                           6
     I_BUF                          10
     O_BUF                          20

4.342. Executing TECHMAP pass (map to technology primitives).

4.342.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.342.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

4.343. Printing statistics.

=== clock_tree_design ===

   Number of wires:                228
   Number of wire bits:            299
   Number of public wires:          90
   Number of public wire bits:     110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     DFFRE                           6
     I_BUF                          10
     LUT2                            6
     LUT3                            5
     LUT4                            5
     O_BUF                          20

   Number of LUTs:                  16
   Number of REGs:                   6
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\clock_tree_design'.

6. Executing BLIF backend.
Run Script

7. Executing Verilog backend.
Dumping module `\clock_tree_design'.
Dumping module `\interface_clock_tree_design'.

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\fabric_clock_tree_design'.

10. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 81b3f0b481, CPU: user 1.55s system 0.10s, MEM: 35.57 MB peak
Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (208 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design clock_tree_design is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: clock_tree_design
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: clock_tree_design, skipping analysis.
INFO: PAC: Top Modules: clock_tree_design

INFO: PAC: Constraint: create_clock -period 2.5 clk1 
INFO: PAC: Constraint: set_input_delay 0 -clock clk1 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk1 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clk2 
INFO: PAC: Constraint: set_input_delay 0 -clock clk2 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk2 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clk3 
INFO: PAC: Constraint: set_input_delay 0 -clock clk3 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk3 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clk4 
INFO: PAC: Constraint: set_input_delay 0 -clock clk4 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk4 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clk5 
INFO: PAC: Constraint: set_input_delay 0 -clock clk5 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk5 [get_ports {*}] 
INFO: PAC: Constraint: create_clock -period 2.5 clk6 
INFO: PAC: Constraint: set_input_delay 0 -clock clk6 [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock clk6 [get_ports {*}] 
INFO: PAC: Constraint: set_clock_groups -exclusive -group clk1 -group clk2 -group clk3 -group clk4 -group clk5 -group clk6 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_clock_tree_design_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +1.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 76
Swept block(s)      : 76
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      10
    .output:      20
    0-LUT  :       1
    6-LUT  :      26
    dffre  :       6
  Nets  : 43
    Avg Fanout:     2.3
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 6
# Build Timing Graph
  Timing Graph Nodes: 144
  Timing Graph Edges: 182
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 6 clocks
  Netlist Clock '$iopadmap$clk6' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk5' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk4' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk3' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk2' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk1' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 187: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 188: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 189: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 190: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 191: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 192: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 193: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 194: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 195: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 196: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 337: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 338: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 339: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 340: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 341: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 342: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 343: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 344: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 345: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 346: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 347: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 348: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 349: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 350: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 351: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 352: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 353: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 354: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 355: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 356: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 357: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 358: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 359: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 360: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 361: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 362: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 363: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 364: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 365: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 366: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 367: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 368: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 369: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 370: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 371: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 372: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 373: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 374: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 375: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 376: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 377: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 378: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 379: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 380: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 381: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 382: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 383: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 384: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 385: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 386: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 387: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 388: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 389: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 390: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 391: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 392: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 393: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 394: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 395: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 396: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 397: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 398: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 399: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 400: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 401: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 402: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 403: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 404: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 405: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 406: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 407: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 408: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 409: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 410: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 411: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 412: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 413: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 414: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 415: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 416: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 417: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 418: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 419: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 420: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 421: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 422: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 423: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 424: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 425: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 426: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 427: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 428: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 429: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 430: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 431: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 432: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 433: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 434: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 435: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 436: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 437: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 438: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 439: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 440: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 441: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 442: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 443: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 444: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 445: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 446: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 447: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 448: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 449: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 450: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 451: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 452: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 453: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 454: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 455: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 456: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 457: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 458: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 459: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 460: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 461: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 462: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 463: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 464: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 465: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 466: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 467: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 468: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 469: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 470: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 471: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 472: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 473: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 474: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 475: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 476: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 477: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 478: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 479: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 480: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 481: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 482: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 483: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 484: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 485: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 486: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 487: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 488: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 489: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 490: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 491: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 492: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 493: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 494: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 495: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 496: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 497: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 498: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 499: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 500: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 501: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 502: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 503: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 504: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 505: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 506: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 507: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 508: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 509: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 510: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 511: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 512: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 513: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 514: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 515: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 516: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 517: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 518: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 519: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 520: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 521: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 522: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 523: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 524: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 525: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 526: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 527: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 528: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 529: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 530: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 531: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 532: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 533: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 534: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 535: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 536: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 537: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 538: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 539: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 540: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 541: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 542: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 543: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 544: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 545: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 546: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 547: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 548: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 549: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 550: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 551: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 552: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 553: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 554: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 555: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 556: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 557: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 558: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 559: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 560: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 561: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 562: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks

Applied 19 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc'
Timing constraints created 6 clocks
  Constrained Clock '$iopadmap$clk1' Source: '$iopadmap$clk1.inpad[0]'
  Constrained Clock '$iopadmap$clk2' Source: '$iopadmap$clk2.inpad[0]'
  Constrained Clock '$iopadmap$clk3' Source: '$iopadmap$clk3.inpad[0]'
  Constrained Clock '$iopadmap$clk4' Source: '$iopadmap$clk4.inpad[0]'
  Constrained Clock '$iopadmap$clk5' Source: '$iopadmap$clk5.inpad[0]'
  Constrained Clock '$iopadmap$clk6' Source: '$iopadmap$clk6.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.4 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif'.
Warning 563: All 6 clocks will be treated as global.

After removing unused inputs...
	total blocks: 63, total nets: 43, total inputs: 10, total outputs: 20
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/57        3%                            1    64 x 46    
     4/57        7%                            1    64 x 46    
     6/57       10%                            1    64 x 46    
     8/57       14%                            1    64 x 46    
    10/57       17%                            1    64 x 46    
    12/57       21%                            1    64 x 46    
    14/57       24%                            1    64 x 46    
    16/57       28%                            1    64 x 46    
    18/57       31%                            2    64 x 46    
    20/57       35%                            2    64 x 46    
    22/57       38%                            2    64 x 46    
    24/57       42%                            2    64 x 46    
    26/57       45%                            4    64 x 46    
    28/57       49%                            6    64 x 46    
    30/57       52%                            8    64 x 46    
    32/57       56%                           10    64 x 46    
    34/57       59%                           12    64 x 46    
    36/57       63%                           14    64 x 46    
    38/57       66%                           16    64 x 46    
    40/57       70%                           18    64 x 46    
    42/57       73%                           20    64 x 46    
    44/57       77%                           22    64 x 46    
    46/57       80%                           24    64 x 46    
    48/57       84%                           26    64 x 46    
    50/57       87%                           28    64 x 46    
    52/57       91%                           30    64 x 46    
    54/57       94%                           32    64 x 46    
    56/57       98%                           34    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 16
  LEs used for logic and registers    : 0
  LEs used for logic only             : 16
  LEs used for registers only         : 0

Incr Slack updates 1 in 5.242e-06 sec
Full Max Req/Worst Slack updates 1 in 1.7134e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.9883e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         30                               0.666667                     0.333333   
       clb          6                                6.16667                          4.5   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 43 nets, 37 nets not absorbed.

Netlist conversion complete.

# Packing took 0.05 seconds (max_rss 20.9 MiB, delta_rss +1.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 59.1 MiB, delta_rss +38.2 MiB)
Warning 564: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 37
Netlist num_blocks: 36
Netlist EMPTY blocks: 0.
Netlist io blocks: 30.
Netlist clb blocks: 6.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 20

Pb types usage...
  io             : 30
   io_output     : 20
    outpad       : 20
   io_input      : 10
    inpad        : 10
  clb            : 6
   clb_lr        : 6
    fle          : 16
     ble5        : 27
      lut5       : 27
       lut       : 27
      ff         : 6
       DFFRE     : 6

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		30	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		6	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 565: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 566: Sized nonsensical R=0 transistor to minimum width
Warning 567: Sized nonsensical R=0 transistor to minimum width
Warning 568: Sized nonsensical R=0 transistor to minimum width
Warning 569: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.30 seconds (max_rss 477.5 MiB, delta_rss +418.4 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.86 seconds (max_rss 477.5 MiB, delta_rss +418.4 MiB)


Flow timing analysis took 0.0020497 seconds (0.00199672 STA, 5.2982e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 14.39 seconds (max_rss 477.5 MiB)
INFO: PAC: Design clock_tree_design is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: clock_tree_design
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.eblif --output clock_tree_design_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/config.json
	--output	clock_tree_design_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : clock_tree_design_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  check:0
CReader::parse()  nr_= 5318  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415

  mode_names_.size()= 45
  mode_names_  MODE_GBOX_CC MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:System    BOOT_RST_N    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:  fc:  ci:BOOT_RST_N  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==   first row with only Customer Internal Name : 67  (bcd-65   grp:CPU_IRQ        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_clk_irq_src[0]  ci:cpu_irq_0_o  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:65)
 ==         last row with Customer Internal Name : 388  (bcd-386   grp:AHB_S        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:A2F  fc:fpga_hs_hsel[0]  ci:s0_hsel_i  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:386)
  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415  start_CustomerInternal_row_= 65  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 319

 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 64
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 101
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 113
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 162
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 387
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 388
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 389
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 390
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 391
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 392
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 393
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 394
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 395
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 396
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 397
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 398
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 399
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 400
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 401
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 402
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 403
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 404
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 405
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 406
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 407
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 408
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 409
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 410
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 411
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 412
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 413
 (WW) both bcd.bump_ and bcd.customerInternal_ are empty on row# 414
	  has_edits : 1
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.eblif

create_temp_pcf() : 40405.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 10  output_idx.size()= 20
--- writing pcf inputs (10)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (20)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 40405.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 30  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : clock_tree_design_pin_loc.place
#Block Name   x   y   z
#------------ --  --  -

written 30 pins to clock_tree_design_pin_loc.place
  min_pt_row= 13  max_pt_row= 60

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 10 inputs and 20 outputs
  min_pt_row= 15  max_pt_row= 62
  row0_GBOX_GPIO()= 415  row0_CustomerInternal()= 65

bcd_stats( numRows= 5318 )
              No_dir : 758
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 319
       #GPIO = 98
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1831
   #out_colm F2A = 3387
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --place --fix_clusters clock_tree_design_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --place --fix_clusters clock_tree_design_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_clock_tree_design_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'clock_tree_design_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: clock_tree_design_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 76
Swept block(s)      : 76
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      10
    .output:      20
    0-LUT  :       1
    6-LUT  :      26
    dffre  :       6
  Nets  : 43
    Avg Fanout:     2.3
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 6
# Build Timing Graph
  Timing Graph Nodes: 144
  Timing Graph Edges: 182
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 6 clocks
  Netlist Clock '$iopadmap$clk6' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk5' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk4' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk3' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk2' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk1' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 187: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 188: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 189: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 190: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 191: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 192: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 193: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 194: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 195: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 196: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 337: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 338: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 339: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 340: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 341: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 342: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 343: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 344: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 345: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 346: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 347: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 348: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 349: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 350: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 351: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 352: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 353: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 354: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 355: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 356: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 357: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 358: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 359: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 360: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 361: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 362: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 363: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 364: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 365: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 366: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 367: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 368: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 369: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 370: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 371: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 372: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 373: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 374: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 375: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 376: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 377: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 378: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 379: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 380: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 381: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 382: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 383: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 384: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 385: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 386: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 387: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 388: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 389: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 390: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 391: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 392: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 393: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 394: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 395: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 396: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 397: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 398: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 399: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 400: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 401: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 402: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 403: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 404: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 405: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 406: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 407: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 408: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 409: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 410: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 411: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 412: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 413: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 414: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 415: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 416: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 417: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 418: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 419: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 420: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 421: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 422: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 423: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 424: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 425: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 426: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 427: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 428: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 429: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 430: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 431: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 432: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 433: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 434: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 435: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 436: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 437: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 438: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 439: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 440: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 441: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 442: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 443: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 444: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 445: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 446: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 447: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 448: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 449: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 450: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 451: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 452: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 453: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 454: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 455: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 456: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 457: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 458: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 459: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 460: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 461: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 462: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 463: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 464: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 465: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 466: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 467: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 468: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 469: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 470: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 471: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 472: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 473: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 474: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 475: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 476: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 477: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 478: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 479: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 480: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 481: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 482: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 483: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 484: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 485: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 486: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 487: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 488: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 489: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 490: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 491: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 492: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 493: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 494: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 495: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 496: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 497: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 498: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 499: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 500: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 501: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 502: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 503: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 504: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 505: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 506: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 507: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 508: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 509: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 510: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 511: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 512: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 513: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 514: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 515: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 516: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 517: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 518: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 519: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 520: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 521: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 522: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 523: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 524: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 525: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 526: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 527: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 528: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 529: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 530: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 531: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 532: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 533: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 534: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 535: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 536: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 537: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 538: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 539: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 540: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 541: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 542: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 543: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 544: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 545: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 546: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 547: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 548: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 549: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 550: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 551: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 552: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 553: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 554: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 555: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 556: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 557: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 558: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 559: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 560: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 561: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 562: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks

Applied 19 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc'
Timing constraints created 6 clocks
  Constrained Clock '$iopadmap$clk1' Source: '$iopadmap$clk1.inpad[0]'
  Constrained Clock '$iopadmap$clk2' Source: '$iopadmap$clk2.inpad[0]'
  Constrained Clock '$iopadmap$clk3' Source: '$iopadmap$clk3.inpad[0]'
  Constrained Clock '$iopadmap$clk4' Source: '$iopadmap$clk4.inpad[0]'
  Constrained Clock '$iopadmap$clk5' Source: '$iopadmap$clk5.inpad[0]'
  Constrained Clock '$iopadmap$clk6' Source: '$iopadmap$clk6.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 57.8 MiB, delta_rss +38.5 MiB)
Warning 563: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 37
Netlist num_blocks: 36
Netlist EMPTY blocks: 0.
Netlist io blocks: 30.
Netlist clb blocks: 6.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 20

Pb types usage...
  io             : 30
   io_output     : 20
    outpad       : 20
   io_input      : 10
    inpad        : 10
  clb            : 6
   clb_lr        : 6
    fle          : 16
     ble5        : 27
      lut5       : 27
       lut       : 27
      ff         : 6
       DFFRE     : 6

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		30	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		6	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 564: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 565: Sized nonsensical R=0 transistor to minimum width
Warning 566: Sized nonsensical R=0 transistor to minimum width
Warning 567: Sized nonsensical R=0 transistor to minimum width
Warning 568: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.89 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.45 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 28.37 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 569: Found no more sample locations for SOURCE in io_top
Warning 570: Found no more sample locations for OPIN in io_top
Warning 571: Found no more sample locations for SOURCE in io_right
Warning 572: Found no more sample locations for OPIN in io_right
Warning 573: Found no more sample locations for SOURCE in io_bottom
Warning 574: Found no more sample locations for OPIN in io_bottom
Warning 575: Found no more sample locations for SOURCE in io_left
Warning 576: Found no more sample locations for OPIN in io_left
Warning 577: Found no more sample locations for SOURCE in clb
Warning 578: Found no more sample locations for OPIN in clb
Warning 579: Found no more sample locations for SOURCE in dsp
Warning 580: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.08 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 28.46 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 581: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 712: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 713: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 714: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 715: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 716: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 717: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 718: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 719: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 720: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 721: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 722: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 723: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 724: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 725: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 726: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 727: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 728: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 729: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 730: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 731: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 732: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 733: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 734: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 735: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 736: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 737: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 738: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 739: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 740: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 741: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 742: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 743: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 744: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 745: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 746: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 747: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 748: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 749: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 750: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 751: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 752: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 753: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 754: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 755: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 756: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 757: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 758: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 759: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 760: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 761: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 762: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 763: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 764: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 765: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 766: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 767: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 768: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 769: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 770: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 771: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 772: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 773: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 774: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 775: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 776: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 777: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 778: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 779: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 780: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 781: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 782: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 783: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 784: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 785: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 786: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 787: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 788: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 789: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 790: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 791: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 792: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 793: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 794: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 795: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 796: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 797: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 798: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 799: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 800: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 801: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 802: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 803: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 804: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 805: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 806: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 807: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 808: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 809: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 810: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 811: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 812: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 813: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 814: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 815: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 816: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 817: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 818: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 819: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 820: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 821: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 822: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 823: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 824: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 825: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 826: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 827: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 828: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 829: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 830: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 831: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 832: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 833: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 834: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 835: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 1020: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 1021: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 1022: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 1023: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 1024: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 1025: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 1026: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 1027: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 1028: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 1029: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 1030: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 1031: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 1032: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 1033: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 1034: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 1035: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 1036: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 1037: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 1038: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 1039: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 1040: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 1041: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 1042: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 1043: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 1044: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 1045: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 1046: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 1047: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 1048: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 1049: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 1050: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 1051: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 1052: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 1053: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 1054: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 1055: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 1056: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 1057: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 1058: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 1059: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 1060: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 1061: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 1062: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 1063: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 1064: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 1065: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 1066: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 1067: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 1068: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 1069: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 1070: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 1071: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 1072: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 1073: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 1074: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 1075: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 1076: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 1077: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 1078: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 1079: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 1080: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 1081: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 1082: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 1083: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 1084: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 1085: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 1086: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 1087: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 1088: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 1089: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 1090: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 1091: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 1092: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 1093: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 1094: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 1095: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 37.08 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 37.11 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading clock_tree_design_pin_loc.place.

Warning 1096: Block clk1 has an invalid name and it is going to be skipped.
Warning 1097: Block clk2 has an invalid name and it is going to be skipped.
Warning 1098: Block clk3 has an invalid name and it is going to be skipped.
Warning 1099: Block clk4 has an invalid name and it is going to be skipped.
Warning 1100: Block clk5 has an invalid name and it is going to be skipped.
Warning 1101: Block clk6 has an invalid name and it is going to be skipped.
Warning 1102: Block t has an invalid name and it is going to be skipped.
Warning 1103: Block clr_n has an invalid name and it is going to be skipped.
Warning 1104: Block sel[0] has an invalid name and it is going to be skipped.
Warning 1105: Block sel[1] has an invalid name and it is going to be skipped.
Warning 1106: Block out:mux_out[0] has an invalid name and it is going to be skipped.
Warning 1107: Block out:mux_out[1] has an invalid name and it is going to be skipped.
Warning 1108: Block out:mux_out[2] has an invalid name and it is going to be skipped.
Warning 1109: Block out:mux_out[3] has an invalid name and it is going to be skipped.
Warning 1110: Block out:mux_out[4] has an invalid name and it is going to be skipped.
Warning 1111: Block out:mux_out[5] has an invalid name and it is going to be skipped.
Warning 1112: Block out:mux_out[6] has an invalid name and it is going to be skipped.
Warning 1113: Block out:mux_out[7] has an invalid name and it is going to be skipped.
Warning 1114: Block out:mux_out[8] has an invalid name and it is going to be skipped.
Warning 1115: Block out:mux_out[9] has an invalid name and it is going to be skipped.
Warning 1116: Block out:mux_out[10] has an invalid name and it is going to be skipped.
Warning 1117: Block out:mux_out[11] has an invalid name and it is going to be skipped.
Warning 1118: Block out:mux_out[12] has an invalid name and it is going to be skipped.
Warning 1119: Block out:mux_out[13] has an invalid name and it is going to be skipped.
Warning 1120: Block out:mux_out[14] has an invalid name and it is going to be skipped.
Warning 1121: Block out:mux_out[15] has an invalid name and it is going to be skipped.
Warning 1122: Block out:mux_out[16] has an invalid name and it is going to be skipped.
Warning 1123: Block out:mux_out[17] has an invalid name and it is going to be skipped.
Warning 1124: Block out:mux_out[18] has an invalid name and it is going to be skipped.
Warning 1125: Block out:mux_out[19] has an invalid name and it is going to be skipped.
Successfully read constraints file clock_tree_design_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

There are 51 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 997

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.22941 td_cost: 4.2451e-08
Initial placement estimated Critical Path Delay (CPD): 5.29435 ns
Initial placement estimated setup Total Negative Slack (sTNS): -72.9025 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.79435 ns

Initial placement estimated setup slack histogram:
[ -2.8e-09: -2.3e-09) 10 ( 17.2%) |********************************************
[ -2.3e-09: -1.8e-09) 10 ( 17.2%) |********************************************
[ -1.8e-09: -1.4e-09) 11 ( 19.0%) |************************************************
[ -1.4e-09: -8.7e-10)  9 ( 15.5%) |***************************************
[ -8.7e-10: -3.9e-10)  0 (  0.0%) |
[ -3.9e-10:  8.9e-11)  1 (  1.7%) |****
[  8.9e-11:  5.7e-10)  0 (  0.0%) |
[  5.7e-10:  1.1e-09)  5 (  8.6%) |**********************
[  1.1e-09:  1.5e-09)  6 ( 10.3%) |**************************
[  1.5e-09:    2e-09)  6 ( 10.3%) |**************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 59
Warning 1126: Starting t: 21 of 36 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 8.5e-04   0.911       4.51 3.4389e-08   5.294      -57.7   -2.794   0.492  0.0470   63.0     1.00 0.000        59  0.200
   2    0.0 8.1e-04   0.988       4.22 3.3512e-08   5.169      -55.6   -2.669   0.373  0.0082   63.0     1.00 0.000       118  0.950
   3    0.0 7.7e-04   0.904       3.83 2.749e-08    5.340      -56.6   -2.840   0.322  0.0618   58.8     1.48 0.000       177  0.950
   4    0.0 7.3e-04   0.959       3.41 2.2015e-08   4.444      -30.5   -1.944   0.305  0.0377   51.8     2.26 0.000       236  0.950
   5    0.0 6.9e-04   0.974       3.17 1.8953e-08   4.444      -28.8   -1.944   0.373  0.0208   44.8     3.05 0.000       295  0.950
   6    0.0 6.6e-04   0.968       2.82 1.7525e-08   4.502      -26.3   -2.002   0.424  0.0238   41.8     3.39 0.000       354  0.950
   7    0.0 6.3e-04   0.935       2.44 1.6208e-08   4.502      -26.4   -2.002   0.288  0.0518   41.2     3.47 0.000       413  0.950
   8    0.0 5.9e-04   0.950       2.11 1.3038e-08   4.496      -21.1   -1.996   0.220  0.0408   34.9     4.17 0.000       472  0.950
   9    0.0 5.6e-04   0.940       1.90 1.1096e-08   4.502      -18.9   -2.002   0.322  0.0359   27.2     5.04 0.000       531  0.950
  10    0.0 5.4e-04   0.784       1.38 9.6746e-09   4.254      -17.1   -1.754   0.288  0.1276   24.0     5.40 0.000       590  0.950
  11    0.0 5.1e-04   0.948       0.97 9.146e-09    2.988      -10.3   -0.488   0.119  0.0197   20.4     5.81 0.000       649  0.950
  12    0.0 4.8e-04   0.971       0.89 8.6716e-09   2.931      -8.46   -0.431   0.203  0.0178   13.8     6.55 0.000       708  0.950
  13    0.0 4.6e-04   0.989       0.85 8.4941e-09   3.000      -8.18   -0.500   0.153  0.0079   10.6     6.92 0.000       767  0.950
  14    0.0 4.4e-04   0.978       0.82 8.312e-09    2.942      -7.77   -0.442   0.322  0.0055    7.5     7.26 0.000       826  0.950
  15    0.0 4.2e-04   0.988       0.80 8.1487e-09   2.942      -7.41   -0.442   0.220  0.0047    6.6     7.36 0.000       885  0.950
  16    0.0 3.9e-04   1.000       0.79 8.0488e-09   2.942      -7.05   -0.442   0.119  0.0002    5.2     7.53 0.000       944  0.950
  17    0.0 3.7e-04   0.989       0.78 8.0106e-09   3.000      -7.35   -0.500   0.271  0.0075    3.5     7.72 0.000      1003  0.950
  18    0.0 3.6e-04   0.987       0.76 7.844e-09    3.000      -7.22   -0.500   0.237  0.0102    2.9     7.78 0.000      1062  0.950
  19    0.0 3.4e-04   0.998       0.75 7.8922e-09   2.942      -6.81   -0.442   0.237  0.0031    2.3     7.85 0.000      1121  0.950
  20    0.0 3.2e-04   0.998       0.74 7.8309e-09   2.942      -6.45   -0.442   0.085  0.0035    1.9     7.90 0.000      1180  0.950
  21    0.0 3.1e-04   0.987       0.73 7.6349e-09   2.942       -6.4   -0.442   0.153  0.0054    1.2     7.98 0.000      1239  0.950
  22    0.0 2.9e-04   0.998       0.72 7.6682e-09   2.942      -6.22   -0.442   0.085  0.0024    1.0     8.00 0.000      1298  0.950
  23    0.0 2.3e-04   0.999       0.72 7.7083e-09   2.837      -6.35   -0.337   0.186  0.0003    1.0     8.00 0.000      1357  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.718608, TD costs=7.67087e-09, CPD=  2.942 (ns) 
  24    0.0 2.2e-04   1.000       0.72 7.6683e-09   2.942      -6.22   -0.442   0.051  0.0000    1.0     8.00 0.000      1416  0.950
  25    0.0 1.8e-04   0.996       0.72 7.6651e-09   2.942      -6.52   -0.442   0.119  0.0036    1.0     8.00 0.000      1475  0.800
Checkpoint saved: bb_costs=0.712358, TD costs=7.66324e-09, CPD=  2.837 (ns) 
  26    0.0 1.4e-04   1.000       0.71 7.6633e-09   2.837      -6.23   -0.337   0.068  0.0000    1.0     8.00 0.000      1534  0.800
  27    0.0 0.0e+00   1.000       0.71 7.6636e-09   2.837      -6.23   -0.337   0.051  0.0000    1.0     8.00 0.000      1593  0.800
## Placement Quench took 0.00 seconds (max_rss 476.4 MiB)
post-quench CPD = 2.83749 (ns) 

BB estimate of min-dist (placement) wire length: 114

Completed placement consistency check successfully.

Swaps called: 1629

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.83749 ns
Placement estimated setup Worst Negative Slack (sWNS): -0.337494 ns
Placement estimated setup Total Negative Slack (sTNS): -6.23335 ns

Placement estimated setup slack histogram:
[ -3.4e-10: -9.4e-11) 20 ( 34.5%) |**********************************************
[ -9.4e-11:  1.5e-10) 21 ( 36.2%) |************************************************
[  1.5e-10:  3.9e-10)  0 (  0.0%) |
[  3.9e-10:  6.4e-10)  0 (  0.0%) |
[  6.4e-10:  8.8e-10)  0 (  0.0%) |
[  8.8e-10:  1.1e-09)  0 (  0.0%) |
[  1.1e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.6e-09)  0 (  0.0%) |
[  1.6e-09:  1.9e-09)  4 (  6.9%) |*********
[  1.9e-09:  2.1e-09) 13 ( 22.4%) |******************************

Placement estimated intra-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk1 CPD: 2.83749 ns (352.424 MHz)
  $iopadmap$clk6 to $iopadmap$clk6 CPD: 0.650452 ns (1537.39 MHz)
  $iopadmap$clk5 to $iopadmap$clk5 CPD: 0.770823 ns (1297.32 MHz)
  $iopadmap$clk4 to $iopadmap$clk4 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk3 to $iopadmap$clk3 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk2 to $iopadmap$clk2 CPD: 0.488792 ns (2045.86 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk6 CPD: 0.655118 ns (1526.44 MHz)
  $iopadmap$clk1 to $iopadmap$clk5 CPD: 0.606017 ns (1650.12 MHz)
  $iopadmap$clk1 to $iopadmap$clk4 CPD: 0.535777 ns (1866.45 MHz)
  $iopadmap$clk1 to $iopadmap$clk3 CPD: 0.651657 ns (1534.55 MHz)
  $iopadmap$clk1 to $iopadmap$clk2 CPD: 0.593718 ns (1684.3 MHz)
  $iopadmap$clk5 to $iopadmap$clk1 CPD: 2.78697 ns (358.813 MHz)
  $iopadmap$clk6 to $iopadmap$clk1 CPD: 2.5296 ns (395.32 MHz)
  $iopadmap$clk4 to $iopadmap$clk1 CPD: 2.82047 ns (354.551 MHz)
  $iopadmap$clk3 to $iopadmap$clk1 CPD: 2.80185 ns (356.907 MHz)
  $iopadmap$clk2 to $iopadmap$clk1 CPD: 2.81464 ns (355.285 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk1 worst setup slack: -0.337494 ns
  $iopadmap$clk6 to $iopadmap$clk6 worst setup slack: 1.84955 ns
  $iopadmap$clk5 to $iopadmap$clk5 worst setup slack: 1.72918 ns
  $iopadmap$clk4 to $iopadmap$clk4 worst setup slack: 2.01121 ns
  $iopadmap$clk3 to $iopadmap$clk3 worst setup slack: 2.01121 ns
  $iopadmap$clk2 to $iopadmap$clk2 worst setup slack: 2.01121 ns

Placement estimated inter-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk6 worst setup slack: 1.84488 ns
  $iopadmap$clk1 to $iopadmap$clk5 worst setup slack: 1.89398 ns
  $iopadmap$clk1 to $iopadmap$clk4 worst setup slack: 1.96422 ns
  $iopadmap$clk1 to $iopadmap$clk3 worst setup slack: 1.84834 ns
  $iopadmap$clk1 to $iopadmap$clk2 worst setup slack: 1.90628 ns
  $iopadmap$clk5 to $iopadmap$clk1 worst setup slack: -0.28697 ns
  $iopadmap$clk6 to $iopadmap$clk1 worst setup slack: -0.0295994 ns
  $iopadmap$clk4 to $iopadmap$clk1 worst setup slack: -0.32047 ns
  $iopadmap$clk3 to $iopadmap$clk1 worst setup slack: -0.301849 ns
  $iopadmap$clk2 to $iopadmap$clk1 worst setup slack: -0.314639 ns

Placement estimated geomean non-virtual intra-domain period: 0.741446 ns (1348.72 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.0913107 ns (10951.6 MHz)

Placement cost: 1, bb_cost: 0.712358, td_cost: 7.66355e-09, 

Placement resource usage:
  io  implemented as io_top   : 24
  io  implemented as io_bottom: 4
  io  implemented as io_left  : 2
  clb implemented as clb      : 6

Placement number of temperatures: 27
Placement total # of swap attempts: 1629
	Swaps accepted:  380 (23.3 %)
	Swaps rejected: 1144 (70.2 %)
	Swaps aborted:  105 ( 6.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                16.39            22.85           77.15          0.00         
                   Median                 18.97            18.77           60.52          20.71        
                   Centroid               18.66            32.89           63.82          3.29         
                   W. Centroid            21.42            30.37           67.34          2.29         
                   W. Median              1.41             0.00            78.26          21.74        
                   Crit. Uniform          0.49             0.00            100.00         0.00         
                   Feasible Region        0.55             11.11           88.89          0.00         

clb                Uniform                2.89             2.13            97.87          0.00         
                   Median                 6.32             18.45           79.61          1.94         
                   Centroid               2.46             7.50            92.50          0.00         
                   W. Centroid            6.94             26.55           67.26          6.19         
                   W. Median              0.25             0.00            75.00          25.00        
                   Crit. Uniform          1.84             3.33            96.67          0.00         
                   Feasible Region        1.41             0.00            65.22          34.78        


Placement Quench timing analysis took 0.000162433 seconds (0.000122205 STA, 4.0228e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00945239 seconds (0.00820889 STA, 0.0012435 slack) (29 full updates: 29 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00945239 seconds (0.00820889 STA, 0.0012435 slack) (29 full updates: 29 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 79.54 seconds (max_rss 476.4 MiB)
Incr Slack updates 29 in 0.000123626 sec
Full Max Req/Worst Slack updates 26 in 0.000430114 sec
Incr Max Req/Worst Slack updates 3 in 3.4498e-05 sec
Incr Criticality updates 3 in 3.5991e-05 sec
Full Criticality updates 26 in 0.000353034 sec
INFO: PLC: Design clock_tree_design is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: clock_tree_design
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_clock_tree_design_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: clock_tree_design_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 76
Swept block(s)      : 76
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      10
    .output:      20
    0-LUT  :       1
    6-LUT  :      26
    dffre  :       6
  Nets  : 43
    Avg Fanout:     2.3
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 6
# Build Timing Graph
  Timing Graph Nodes: 144
  Timing Graph Edges: 182
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 6 clocks
  Netlist Clock '$iopadmap$clk6' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk5' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk4' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk3' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk2' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk1' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 187: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 188: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 189: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 190: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 191: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 192: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 193: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 194: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 195: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 196: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 337: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 338: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 339: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 340: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 341: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 342: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 343: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 344: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 345: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 346: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 347: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 348: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 349: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 350: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 351: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 352: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 353: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 354: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 355: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 356: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 357: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 358: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 359: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 360: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 361: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 362: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 363: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 364: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 365: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 366: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 367: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 368: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 369: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 370: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 371: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 372: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 373: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 374: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 375: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 376: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 377: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 378: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 379: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 380: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 381: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 382: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 383: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 384: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 385: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 386: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 387: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 388: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 389: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 390: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 391: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 392: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 393: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 394: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 395: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 396: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 397: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 398: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 399: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 400: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 401: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 402: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 403: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 404: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 405: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 406: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 407: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 408: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 409: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 410: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 411: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 412: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 413: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 414: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 415: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 416: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 417: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 418: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 419: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 420: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 421: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 422: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 423: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 424: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 425: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 426: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 427: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 428: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 429: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 430: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 431: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 432: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 433: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 434: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 435: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 436: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 437: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 438: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 439: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 440: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 441: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 442: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 443: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 444: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 445: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 446: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 447: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 448: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 449: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 450: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 451: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 452: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 453: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 454: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 455: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 456: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 457: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 458: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 459: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 460: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 461: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 462: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 463: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 464: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 465: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 466: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 467: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 468: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 469: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 470: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 471: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 472: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 473: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 474: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 475: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 476: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 477: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 478: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 479: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 480: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 481: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 482: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 483: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 484: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 485: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 486: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 487: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 488: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 489: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 490: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 491: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 492: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 493: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 494: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 495: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 496: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 497: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 498: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 499: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 500: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 501: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 502: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 503: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 504: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 505: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 506: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 507: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 508: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 509: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 510: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 511: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 512: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 513: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 514: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 515: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 516: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 517: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 518: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 519: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 520: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 521: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 522: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 523: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 524: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 525: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 526: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 527: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 528: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 529: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 530: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 531: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 532: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 533: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 534: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 535: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 536: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 537: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 538: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 539: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 540: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 541: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 542: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 543: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 544: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 545: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 546: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 547: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 548: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 549: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 550: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 551: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 552: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 553: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 554: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 555: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 556: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 557: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 558: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 559: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 560: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 561: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 562: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks

Applied 19 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc'
Timing constraints created 6 clocks
  Constrained Clock '$iopadmap$clk1' Source: '$iopadmap$clk1.inpad[0]'
  Constrained Clock '$iopadmap$clk2' Source: '$iopadmap$clk2.inpad[0]'
  Constrained Clock '$iopadmap$clk3' Source: '$iopadmap$clk3.inpad[0]'
  Constrained Clock '$iopadmap$clk4' Source: '$iopadmap$clk4.inpad[0]'
  Constrained Clock '$iopadmap$clk5' Source: '$iopadmap$clk5.inpad[0]'
  Constrained Clock '$iopadmap$clk6' Source: '$iopadmap$clk6.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.06 seconds (max_rss 57.8 MiB, delta_rss +38.5 MiB)
Warning 563: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 37
Netlist num_blocks: 36
Netlist EMPTY blocks: 0.
Netlist io blocks: 30.
Netlist clb blocks: 6.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 20

Pb types usage...
  io             : 30
   io_output     : 20
    outpad       : 20
   io_input      : 10
    inpad        : 10
  clb            : 6
   clb_lr        : 6
    fle          : 16
     ble5        : 27
      lut5       : 27
       lut       : 27
      ff         : 6
       DFFRE     : 6

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		30	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		6	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.2 MiB, delta_rss +0.0 MiB)
Warning 564: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 565: Sized nonsensical R=0 transistor to minimum width
Warning 566: Sized nonsensical R=0 transistor to minimum width
Warning 567: Sized nonsensical R=0 transistor to minimum width
Warning 568: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.01 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.56 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.79 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 569: Found no more sample locations for SOURCE in io_top
Warning 570: Found no more sample locations for OPIN in io_top
Warning 571: Found no more sample locations for SOURCE in io_right
Warning 572: Found no more sample locations for OPIN in io_right
Warning 573: Found no more sample locations for SOURCE in io_bottom
Warning 574: Found no more sample locations for OPIN in io_bottom
Warning 575: Found no more sample locations for SOURCE in io_left
Warning 576: Found no more sample locations for OPIN in io_left
Warning 577: Found no more sample locations for SOURCE in clb
Warning 578: Found no more sample locations for OPIN in clb
Warning 579: Found no more sample locations for SOURCE in dsp
Warning 580: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.87 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 12 ( 21.1%) |********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  7 ( 12.3%) |************
[      0.4:      0.5)  5 (  8.8%) |********
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  4 (  7.0%) |*******
[      0.9:        1) 29 ( 50.9%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    8494      31      51       5 ( 0.000%)     299 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   2    0.0     0.5    2    2457       8      18       3 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   3    0.0     0.6    0    1859       6      16       4 ( 0.000%)     301 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   4    0.0     0.8    0    1855       5      10       2 ( 0.000%)     305 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   5    0.0     1.1    0    1251       3       3       1 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   6    0.0     1.4    0     750       2       2       1 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   7    0.0     1.9    0     805       2       2       1 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   8    0.0     2.4    0     903       2       2       1 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
   9    0.0     3.1    0     936       2       2       1 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
  10    0.0     4.1    0     647       1       1       0 ( 0.000%)     304 ( 0.0%)    3.153     -14.97     -0.653      0.000      0.000      N/A
Restoring best routing
Critical path: 3.15251 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 12 ( 21.1%) |********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  6 ( 10.5%) |**********
[      0.4:      0.5)  4 (  7.0%) |*******
[      0.5:      0.6)  2 (  3.5%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  4 (  7.0%) |*******
[      0.9:        1) 29 ( 50.9%) |************************************************
Router Stats: total_nets_routed: 62 total_connections_routed: 107 total_heap_pushes: 19957 total_heap_pops: 8012 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 19957 total_external_heap_pops: 8012 total_external_SOURCE_pushes: 107 total_external_SOURCE_pops: 76 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 107 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 107 total_external_SINK_pushes: 2227 total_external_SINK_pops: 2165 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 2283 total_external_IPIN_pops: 2262 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 114 total_external_OPIN_pops: 92 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 45 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 45 total_external_CHANX_pushes: 7552 total_external_CHANX_pops: 1863 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 130 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 130 total_external_CHANY_pushes: 7674 total_external_CHANY_pops: 1554 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 48 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 48 total_number_of_adding_all_rt: 582 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.24 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 114701
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 36 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Found 60 mismatches between routing and packing results.
Fixed 30 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 36 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Warning 581: All 6 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         30                               0.666667                     0.333333   
       clb          6                                6.16667                          4.5   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 43 nets, 37 nets not absorbed.


Average number of bends per net: 2.74194  Maximum # of bends: 9

Number of global nets: 6
Number of routed nets (nonglobal): 31
Wire length results (in units of 1 clb segments)...
	Total wirelength: 304, average net length: 9.80645
	Maximum net length: 28

Wire length results in terms of physical segments...
	Total wiring segments used: 132, average wire segments per net: 4.25806
	Maximum segments used by a net: 13
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    8 (  0.1%) |
[        0:      0.1) 5662 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.16 at (37,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       1   0.062      160
                        41       1   0.016      160
                        42      10   0.438      160
                        43      26   1.328      160
                        44      19   1.203      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       1   0.043      160
                        34       2   0.065      160
                        35       3   0.130      160
                        36       8   0.609      160
                        37      18   0.913      160
                        38       8   0.543      160
                        39       1   0.043      160
                        40       1   0.022      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 323364

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000437
                                             4    0.000417

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000271
                                             4    0.000317

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1        0.000354
                             L4        0.000366

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0    0.000354
                             L4    1    0.000366

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.8e-10:  5.1e-10) 11 ( 19.0%) |*************************
[  5.1e-10:  7.4e-10)  4 (  6.9%) |*********
[  7.4e-10:  9.7e-10)  2 (  3.4%) |*****
[  9.7e-10:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.9e-09)  0 (  0.0%) |
[  1.9e-09:  2.1e-09)  2 (  3.4%) |*****
[  2.1e-09:  2.3e-09) 21 ( 36.2%) |************************************************
[  2.3e-09:  2.6e-09) 18 ( 31.0%) |*****************************************

Final intra-domain worst hold slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk1 worst hold slack: 0.277933 ns
  $iopadmap$clk2 to $iopadmap$clk2 worst hold slack: 0.277933 ns
  $iopadmap$clk3 to $iopadmap$clk3 worst hold slack: 0.277933 ns
  $iopadmap$clk4 to $iopadmap$clk4 worst hold slack: 0.277933 ns
  $iopadmap$clk5 to $iopadmap$clk5 worst hold slack: 0.487832 ns
  $iopadmap$clk6 to $iopadmap$clk6 worst hold slack: 0.500553 ns

Final inter-domain worst hold slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk2 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk3 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk4 worst hold slack: 0.535169 ns
  $iopadmap$clk1 to $iopadmap$clk5 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk6 worst hold slack: 0.436139 ns
  $iopadmap$clk2 to $iopadmap$clk1 worst hold slack: 2.25697 ns
  $iopadmap$clk3 to $iopadmap$clk1 worst hold slack: 2.23018 ns
  $iopadmap$clk4 to $iopadmap$clk1 worst hold slack: 2.11033 ns
  $iopadmap$clk5 to $iopadmap$clk1 worst hold slack: 2.16922 ns
  $iopadmap$clk6 to $iopadmap$clk1 worst hold slack: 2.01615 ns

Final critical path delay (least slack): 3.15251 ns
Final setup Worst Negative Slack (sWNS): -0.65251 ns
Final setup Total Negative Slack (sTNS): -14.9683 ns

Final setup slack histogram:
[ -6.5e-10: -3.8e-10) 18 ( 31.0%) |***************************************
[ -3.8e-10: -1.1e-10) 22 ( 37.9%) |************************************************
[ -1.1e-10:  1.6e-10)  1 (  1.7%) |**
[  1.6e-10:  4.3e-10)  0 (  0.0%) |
[  4.3e-10:  6.9e-10)  0 (  0.0%) |
[  6.9e-10:  9.6e-10)  0 (  0.0%) |
[  9.6e-10:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.8e-09)  4 (  6.9%) |*********
[  1.8e-09:    2e-09) 13 ( 22.4%) |****************************

Final intra-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk1 CPD: 3.15141 ns (317.318 MHz)
  $iopadmap$clk6 to $iopadmap$clk6 CPD: 0.711412 ns (1405.65 MHz)
  $iopadmap$clk5 to $iopadmap$clk5 CPD: 0.770823 ns (1297.32 MHz)
  $iopadmap$clk4 to $iopadmap$clk4 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk3 to $iopadmap$clk3 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk2 to $iopadmap$clk2 CPD: 0.488792 ns (2045.86 MHz)

Final inter-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk6 CPD: 0.713057 ns (1402.41 MHz)
  $iopadmap$clk1 to $iopadmap$clk5 CPD: 0.785877 ns (1272.46 MHz)
  $iopadmap$clk1 to $iopadmap$clk4 CPD: 0.638077 ns (1567.21 MHz)
  $iopadmap$clk1 to $iopadmap$clk3 CPD: 0.892477 ns (1120.48 MHz)
  $iopadmap$clk1 to $iopadmap$clk2 CPD: 0.892477 ns (1120.48 MHz)
  $iopadmap$clk5 to $iopadmap$clk1 CPD: 2.96381 ns (337.404 MHz)
  $iopadmap$clk6 to $iopadmap$clk1 CPD: 2.82534 ns (353.94 MHz)
  $iopadmap$clk4 to $iopadmap$clk1 CPD: 3.11621 ns (320.903 MHz)
  $iopadmap$clk3 to $iopadmap$clk1 CPD: 3.15251 ns (317.208 MHz)
  $iopadmap$clk2 to $iopadmap$clk1 CPD: 2.99148 ns (334.283 MHz)

Final intra-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk1 worst setup slack: -0.651415 ns
  $iopadmap$clk6 to $iopadmap$clk6 worst setup slack: 1.78859 ns
  $iopadmap$clk5 to $iopadmap$clk5 worst setup slack: 1.72918 ns
  $iopadmap$clk4 to $iopadmap$clk4 worst setup slack: 2.01121 ns
  $iopadmap$clk3 to $iopadmap$clk3 worst setup slack: 2.01121 ns
  $iopadmap$clk2 to $iopadmap$clk2 worst setup slack: 2.01121 ns

Final inter-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk6 worst setup slack: 1.78694 ns
  $iopadmap$clk1 to $iopadmap$clk5 worst setup slack: 1.71412 ns
  $iopadmap$clk1 to $iopadmap$clk4 worst setup slack: 1.86192 ns
  $iopadmap$clk1 to $iopadmap$clk3 worst setup slack: 1.60752 ns
  $iopadmap$clk1 to $iopadmap$clk2 worst setup slack: 1.60752 ns
  $iopadmap$clk5 to $iopadmap$clk1 worst setup slack: -0.46381 ns
  $iopadmap$clk6 to $iopadmap$clk1 worst setup slack: -0.32534 ns
  $iopadmap$clk4 to $iopadmap$clk1 worst setup slack: -0.61621 ns
  $iopadmap$clk3 to $iopadmap$clk1 worst setup slack: -0.65251 ns
  $iopadmap$clk2 to $iopadmap$clk1 worst setup slack: -0.49148 ns

Final geomean non-virtual intra-domain period: 0.765877 ns (1305.69 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 0.0943195 ns (10602.3 MHz)

Writing Implementation Netlist: fabric_clock_tree_design_post_synthesis.v
Writing Implementation Netlist: fabric_clock_tree_design_post_synthesis.blif
Writing Implementation SDF    : fabric_clock_tree_design_post_synthesis.sdf
Incr Slack updates 1 in 1.232e-05 sec
Full Max Req/Worst Slack updates 1 in 3.2197e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.5427e-05 sec
Flow timing analysis took 0.00981931 seconds (0.00870968 STA, 0.00110963 slack) (12 full updates: 0 setup, 0 hold, 12 combined).
VPR succeeded
The entire flow of VPR took 44.48 seconds (max_rss 476.4 MiB)
Incr Slack updates 11 in 5.5944e-05 sec
Full Max Req/Worst Slack updates 2 in 5.325e-05 sec
Incr Max Req/Worst Slack updates 9 in 0.000272439 sec
Incr Criticality updates 7 in 0.000168295 sec
Full Criticality updates 4 in 0.000105114 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synthesis.v_
INFO: RTE: Design clock_tree_design is routed
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: clock_tree_design
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report clock_tree_design_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top clock_tree_design --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_clock_tree_design_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/routing/fabric_clock_tree_design_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: clock_tree_design_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/fabric_clock_tree_design_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 76
Swept block(s)      : 76
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 63
    .input :      10
    .output:      20
    0-LUT  :       1
    6-LUT  :      26
    dffre  :       6
  Nets  : 43
    Avg Fanout:     2.3
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 6
# Build Timing Graph
  Timing Graph Nodes: 144
  Timing Graph Edges: 182
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 6 clocks
  Netlist Clock '$iopadmap$clk6' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk5' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk4' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk3' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk2' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
  Netlist Clock '$iopadmap$clk1' Fanout: 1 pins (0.7%), 1 blocks (1.6%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 187: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 188: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 189: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 190: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 191: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 192: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 193: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 194: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 195: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 196: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 265: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 267: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 269: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 271: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 273: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 274: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 275: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 276: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 287: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 290: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 291: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 293: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 295: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 296: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 300: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 301: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 304: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 305: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 317: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[0]'
Warning 318: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[1]'
Warning 319: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[2]'
Warning 320: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[3]'
Warning 321: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[4]'
Warning 322: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[5]'
Warning 323: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[6]'
Warning 324: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[7]'
Warning 325: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[8]'
Warning 326: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[9]'
Warning 327: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[10]'
Warning 328: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[11]'
Warning 329: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[12]'
Warning 330: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[13]'
Warning 331: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[14]'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[15]'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[16]'
Warning 334: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[17]'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[18]'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$mux_out[19]'
Warning 337: set_output_delay command matched but was not applied to primary input '$iopadmap$clk6'
Warning 338: set_output_delay command matched but was not applied to primary input '$iopadmap$t'
Warning 339: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[0]'
Warning 340: set_output_delay command matched but was not applied to primary input '$iopadmap$sel[1]'
Warning 341: set_output_delay command matched but was not applied to primary input '$iopadmap$clr_n'
Warning 342: set_output_delay command matched but was not applied to primary input '$iopadmap$clk5'
Warning 343: set_output_delay command matched but was not applied to primary input '$iopadmap$clk4'
Warning 344: set_output_delay command matched but was not applied to primary input '$iopadmap$clk3'
Warning 345: set_output_delay command matched but was not applied to primary input '$iopadmap$clk2'
Warning 346: set_output_delay command matched but was not applied to primary input '$iopadmap$clk1'
Warning 347: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 348: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 349: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 350: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 351: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 352: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 353: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 354: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 355: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 356: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 357: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 358: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 359: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 360: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 361: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 362: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 363: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 364: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 365: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 366: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 367: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 368: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 369: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 370: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 371: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 372: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 373: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 374: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 375: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 376: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 377: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 378: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 379: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 380: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 381: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 382: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 383: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 384: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 385: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 386: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 387: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 388: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 389: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 390: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 391: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 392: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 393: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 394: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 395: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 396: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 397: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 398: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 399: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 400: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 401: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 402: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 403: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 404: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 405: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 406: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 407: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 408: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 409: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 410: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 411: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 412: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 413: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 414: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 415: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 416: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 417: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 418: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 419: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 420: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 421: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 422: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 423: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 424: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 425: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 426: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 427: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 428: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 429: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 430: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 431: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 432: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 433: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 434: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 435: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 436: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 437: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 438: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 439: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 440: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 441: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 442: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 443: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 444: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 445: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 446: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 447: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 448: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 449: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 450: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 451: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 452: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 453: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 454: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 455: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 456: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 457: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 458: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 459: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 460: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 461: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 462: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 463: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 464: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 465: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 466: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 467: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 468: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 469: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 470: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 471: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 472: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 473: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 474: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 475: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 476: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 477: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 478: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 479: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 480: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 481: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 482: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 483: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 484: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 485: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 486: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 487: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 488: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 489: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 490: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 491: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 492: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 493: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 494: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 495: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 496: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 497: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 498: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 499: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 500: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 501: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 502: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 503: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 504: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 505: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 506: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 507: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 508: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 509: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 510: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 511: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 512: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 513: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 514: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 515: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 516: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 517: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 518: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 519: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 520: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 521: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 522: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 523: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 524: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 525: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 526: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 527: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 528: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 529: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 530: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 531: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 532: get_clocks target name or pattern '$iopadmap$clk6' matched no clocks
Warning 533: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 534: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 535: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 536: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 537: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 538: get_clocks target name or pattern '$iopadmap$clk1' matched no clocks
Warning 539: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 540: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 541: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 542: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 543: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 544: get_clocks target name or pattern '$iopadmap$clk2' matched no clocks
Warning 545: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 546: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 547: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 548: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 549: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 550: get_clocks target name or pattern '$iopadmap$clk3' matched no clocks
Warning 551: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 552: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 553: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 554: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 555: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 556: get_clocks target name or pattern '$iopadmap$clk4' matched no clocks
Warning 557: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 558: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 559: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 560: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 561: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks
Warning 562: get_clocks target name or pattern '$iopadmap$clk5' matched no clocks

Applied 19 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_openfpga.sdc'
Timing constraints created 6 clocks
  Constrained Clock '$iopadmap$clk1' Source: '$iopadmap$clk1.inpad[0]'
  Constrained Clock '$iopadmap$clk2' Source: '$iopadmap$clk2.inpad[0]'
  Constrained Clock '$iopadmap$clk3' Source: '$iopadmap$clk3.inpad[0]'
  Constrained Clock '$iopadmap$clk4' Source: '$iopadmap$clk4.inpad[0]'
  Constrained Clock '$iopadmap$clk5' Source: '$iopadmap$clk5.inpad[0]'
  Constrained Clock '$iopadmap$clk6' Source: '$iopadmap$clk6.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/packing/fabric_clock_tree_design_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 57.8 MiB, delta_rss +38.5 MiB)
Warning 563: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 37
Netlist num_blocks: 36
Netlist EMPTY blocks: 0.
Netlist io blocks: 30.
Netlist clb blocks: 6.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 20

Pb types usage...
  io             : 30
   io_output     : 20
    outpad       : 20
   io_input      : 10
    inpad        : 10
  clb            : 6
   clb_lr        : 6
    fle          : 16
     ble5        : 27
      lut5       : 27
       lut       : 27
      ff         : 6
       DFFRE     : 6

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		30	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		6	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 564: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 565: Sized nonsensical R=0 transistor to minimum width
Warning 566: Sized nonsensical R=0 transistor to minimum width
Warning 567: Sized nonsensical R=0 transistor to minimum width
Warning 568: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.36 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.89 seconds (max_rss 476.4 MiB, delta_rss +418.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/impl_1_1_1/placement/fabric_clock_tree_design_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.06 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 114701
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 36 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Found 60 mismatches between routing and packing results.
Fixed 30 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 36 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 476.4 MiB, delta_rss +0.0 MiB)
Warning 569: All 6 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         30                               0.666667                     0.333333   
       clb          6                                6.16667                          4.5   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 43 nets, 37 nets not absorbed.


Average number of bends per net: 2.58065  Maximum # of bends: 7

Number of global nets: 6
Number of routed nets (nonglobal): 31
Wire length results (in units of 1 clb segments)...
	Total wirelength: 304, average net length: 9.80645
	Maximum net length: 28

Wire length results in terms of physical segments...
	Total wiring segments used: 132, average wire segments per net: 4.25806
	Maximum segments used by a net: 13
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    8 (  0.1%) |
[        0:      0.1) 5662 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.16 at (37,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       1   0.062      160
                        41       1   0.016      160
                        42      10   0.438      160
                        43      26   1.328      160
                        44      19   1.203      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       1   0.043      160
                        34       2   0.065      160
                        35       3   0.130      160
                        36       8   0.609      160
                        37      18   0.913      160
                        38       8   0.543      160
                        39       1   0.043      160
                        40       1   0.022      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 323364

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000437
                                             4    0.000417

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000271
                                             4    0.000317

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1        0.000354
                             L4        0.000366

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0    0.000354
                             L4    1    0.000366

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.8e-10:  5.1e-10) 11 ( 19.0%) |*************************
[  5.1e-10:  7.4e-10)  4 (  6.9%) |*********
[  7.4e-10:  9.7e-10)  2 (  3.4%) |*****
[  9.7e-10:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.9e-09)  0 (  0.0%) |
[  1.9e-09:  2.1e-09)  2 (  3.4%) |*****
[  2.1e-09:  2.3e-09) 21 ( 36.2%) |************************************************
[  2.3e-09:  2.6e-09) 18 ( 31.0%) |*****************************************

Final intra-domain worst hold slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk1 worst hold slack: 0.277933 ns
  $iopadmap$clk2 to $iopadmap$clk2 worst hold slack: 0.277933 ns
  $iopadmap$clk3 to $iopadmap$clk3 worst hold slack: 0.277933 ns
  $iopadmap$clk4 to $iopadmap$clk4 worst hold slack: 0.277933 ns
  $iopadmap$clk5 to $iopadmap$clk5 worst hold slack: 0.487832 ns
  $iopadmap$clk6 to $iopadmap$clk6 worst hold slack: 0.500553 ns

Final inter-domain worst hold slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk2 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk3 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk4 worst hold slack: 0.535169 ns
  $iopadmap$clk1 to $iopadmap$clk5 worst hold slack: 0.436139 ns
  $iopadmap$clk1 to $iopadmap$clk6 worst hold slack: 0.436139 ns
  $iopadmap$clk2 to $iopadmap$clk1 worst hold slack: 2.25697 ns
  $iopadmap$clk3 to $iopadmap$clk1 worst hold slack: 2.23018 ns
  $iopadmap$clk4 to $iopadmap$clk1 worst hold slack: 2.11033 ns
  $iopadmap$clk5 to $iopadmap$clk1 worst hold slack: 2.16922 ns
  $iopadmap$clk6 to $iopadmap$clk1 worst hold slack: 2.01615 ns

Final critical path delay (least slack): 3.15251 ns
Final setup Worst Negative Slack (sWNS): -0.65251 ns
Final setup Total Negative Slack (sTNS): -14.9683 ns

Final setup slack histogram:
[ -6.5e-10: -3.8e-10) 18 ( 31.0%) |***************************************
[ -3.8e-10: -1.1e-10) 22 ( 37.9%) |************************************************
[ -1.1e-10:  1.6e-10)  1 (  1.7%) |**
[  1.6e-10:  4.3e-10)  0 (  0.0%) |
[  4.3e-10:  6.9e-10)  0 (  0.0%) |
[  6.9e-10:  9.6e-10)  0 (  0.0%) |
[  9.6e-10:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.8e-09)  4 (  6.9%) |*********
[  1.8e-09:    2e-09) 13 ( 22.4%) |****************************

Final intra-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk1 CPD: 3.15141 ns (317.318 MHz)
  $iopadmap$clk6 to $iopadmap$clk6 CPD: 0.711412 ns (1405.65 MHz)
  $iopadmap$clk5 to $iopadmap$clk5 CPD: 0.770823 ns (1297.32 MHz)
  $iopadmap$clk4 to $iopadmap$clk4 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk3 to $iopadmap$clk3 CPD: 0.488792 ns (2045.86 MHz)
  $iopadmap$clk2 to $iopadmap$clk2 CPD: 0.488792 ns (2045.86 MHz)

Final inter-domain critical path delays (CPDs):
  $iopadmap$clk1 to $iopadmap$clk6 CPD: 0.713057 ns (1402.41 MHz)
  $iopadmap$clk1 to $iopadmap$clk5 CPD: 0.785877 ns (1272.46 MHz)
  $iopadmap$clk1 to $iopadmap$clk4 CPD: 0.638077 ns (1567.21 MHz)
  $iopadmap$clk1 to $iopadmap$clk3 CPD: 0.892477 ns (1120.48 MHz)
  $iopadmap$clk1 to $iopadmap$clk2 CPD: 0.892477 ns (1120.48 MHz)
  $iopadmap$clk5 to $iopadmap$clk1 CPD: 2.96381 ns (337.404 MHz)
  $iopadmap$clk6 to $iopadmap$clk1 CPD: 2.82534 ns (353.94 MHz)
  $iopadmap$clk4 to $iopadmap$clk1 CPD: 3.11621 ns (320.903 MHz)
  $iopadmap$clk3 to $iopadmap$clk1 CPD: 3.15251 ns (317.208 MHz)
  $iopadmap$clk2 to $iopadmap$clk1 CPD: 2.99148 ns (334.283 MHz)

Final intra-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk1 worst setup slack: -0.651415 ns
  $iopadmap$clk6 to $iopadmap$clk6 worst setup slack: 1.78859 ns
  $iopadmap$clk5 to $iopadmap$clk5 worst setup slack: 1.72918 ns
  $iopadmap$clk4 to $iopadmap$clk4 worst setup slack: 2.01121 ns
  $iopadmap$clk3 to $iopadmap$clk3 worst setup slack: 2.01121 ns
  $iopadmap$clk2 to $iopadmap$clk2 worst setup slack: 2.01121 ns

Final inter-domain worst setup slacks per constraint:
  $iopadmap$clk1 to $iopadmap$clk6 worst setup slack: 1.78694 ns
  $iopadmap$clk1 to $iopadmap$clk5 worst setup slack: 1.71412 ns
  $iopadmap$clk1 to $iopadmap$clk4 worst setup slack: 1.86192 ns
  $iopadmap$clk1 to $iopadmap$clk3 worst setup slack: 1.60752 ns
  $iopadmap$clk1 to $iopadmap$clk2 worst setup slack: 1.60752 ns
  $iopadmap$clk5 to $iopadmap$clk1 worst setup slack: -0.46381 ns
  $iopadmap$clk6 to $iopadmap$clk1 worst setup slack: -0.32534 ns
  $iopadmap$clk4 to $iopadmap$clk1 worst setup slack: -0.61621 ns
  $iopadmap$clk3 to $iopadmap$clk1 worst setup slack: -0.65251 ns
  $iopadmap$clk2 to $iopadmap$clk1 worst setup slack: -0.49148 ns

Final geomean non-virtual intra-domain period: 0.765877 ns (1305.69 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 0.0943195 ns (10602.3 MHz)

Incr Slack updates 1 in 8.726e-06 sec
Full Max Req/Worst Slack updates 1 in 2.6917e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.8243e-05 sec
Flow timing analysis took 0.00402748 seconds (0.00382594 STA, 0.000201541 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 14.63 seconds (max_rss 476.4 MiB)
Incr Slack updates 1 in 6.735e-06 sec
Full Max Req/Worst Slack updates 1 in 2.5384e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.407e-05 sec
INFO: TMN: Design clock_tree_design is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: clock_tree_design
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/yosys -s pw_extract.ys -l clock_tree_design_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 07c42e625, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/7march/clock_tree_design/results_dir/clock_tree_design/run_1/synth_1_1/synthesis/clock_tree_design_post_synth.v' to AST representation.
Generating RTLIL representation for module `\clock_tree_design'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_07_2024_11_49_49/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 46
  Number of Multi Clocks cells : 12
  Extracted clocks[Nb cells]   : \$iopadmap$clk3[9] \$iopadmap$clk2[9] \$iopadmap$clk5[9] \$iopadmap$clk4[9] \$iopadmap$clk6[13] \$iopadmap$clk1[9] 
  Number of cells with no clock: 8
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
DFFs: 6
	Enabled 1 \$iopadmap$clk3 0.125 Typical 1.000000
	Enabled 1 \$iopadmap$clk2 0.125 Typical 1.000000
	Enabled 1 \$iopadmap$clk5 0.125 Typical 1.000000
	Enabled 1 \$iopadmap$clk4 0.125 Typical 1.000000
	Enabled 1 \$iopadmap$clk6 0.125 Typical 1.000000
	Enabled 1 \$iopadmap$clk1 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
LUTs: 16
	Enabled : 2 : \$iopadmap$clk1 : 0.125 : Typical
	Enabled : 3 : \$iopadmap$clk2 : 0.125 : Typical
	Enabled : 3 : \$iopadmap$clk3 : 0.125 : Typical
	Enabled : 3 : \$iopadmap$clk4 : 0.125 : Typical
	Enabled : 3 : \$iopadmap$clk5 : 0.125 : Typical
	Enabled : 2 : \$iopadmap$clk6 : 0.125 : Typical
ERROR: PWR: Design clock_tree_design power analysis failed
Design clock_tree_design power analysis failed
    while executing
"power"
    (file "../raptor_tcl.tcl" line 16)
