<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>Fluxos: /home/travis/build/flomath/fluxos/src/system/hal/omap3530/uart/uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Fluxos
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_d501334aeb1b78ad67cd3c72c37b1e87.html">system</a></li><li class="navelem"><a class="el" href="dir_3bbc96a91658c6a996646fdd7a67b8bb.html">hal</a></li><li class="navelem"><a class="el" href="dir_d784b17ef40b1aeb6d895316d5f2aa89.html">omap3530</a></li><li class="navelem"><a class="el" href="dir_818cc32ebd9ba4fca43a5468db23d9bf.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="common_2uart_8h_source.html">../../common/uart.h</a>&quot;</code><br />
</div>
<p><a href="omap3530_2uart_2uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;0x4806A000</td></tr>
<tr class="memdesc:a8d69bf04d07af4fbbab5a8bd291f65ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1 address [17-38].  <a href="#a8d69bf04d07af4fbbab5a8bd291f65ff">More...</a><br /></td></tr>
<tr class="separator:a8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;0x4806C000</td></tr>
<tr class="memdesc:a7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2 address [17-38].  <a href="#a7f6bd6eb89ae2eeae97af4207ebe3cde">More...</a><br /></td></tr>
<tr class="separator:a7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;0x49020000</td></tr>
<tr class="memdesc:a961726a611b38bcaf61f3d598b0a59ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3 address [17-38].  <a href="#a961726a611b38bcaf61f3d598b0a59ec">More...</a><br /></td></tr>
<tr class="separator:a961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d32a42c9c56d61c403f9b6d121a1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ae0d32a42c9c56d61c403f9b6d121a1de">CLK_UART</a>&#160;&#160;&#160;48000000</td></tr>
<tr class="separator:ae0d32a42c9c56d61c403f9b6d121a1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad302bbfbe9f40cbad6d75ea9b6ce817c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ad302bbfbe9f40cbad6d75ea9b6ce817c">UART_LCR_REG</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:ad302bbfbe9f40cbad6d75ea9b6ce817c"><td class="mdescLeft">&#160;</td><td class="mdescRight">line control register [17-64]  <a href="#ad302bbfbe9f40cbad6d75ea9b6ce817c">More...</a><br /></td></tr>
<tr class="separator:ad302bbfbe9f40cbad6d75ea9b6ce817c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556c04aa11e174f82814806683585d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a556c04aa11e174f82814806683585d0f">UART_EFR_REG</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:a556c04aa11e174f82814806683585d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">enhanced feature register [17-62]  <a href="#a556c04aa11e174f82814806683585d0f">More...</a><br /></td></tr>
<tr class="separator:a556c04aa11e174f82814806683585d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38f68d7b12de4e6187e7eae0be35768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ac38f68d7b12de4e6187e7eae0be35768">UART_MCR_REG</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ac38f68d7b12de4e6187e7eae0be35768"><td class="mdescLeft">&#160;</td><td class="mdescRight">modem control register [17-66]  <a href="#ac38f68d7b12de4e6187e7eae0be35768">More...</a><br /></td></tr>
<tr class="separator:ac38f68d7b12de4e6187e7eae0be35768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300d5b93d9fa263c1db5293296d8e722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a300d5b93d9fa263c1db5293296d8e722">UART_FCR_REG</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:a300d5b93d9fa263c1db5293296d8e722"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register [17-54].  <a href="#a300d5b93d9fa263c1db5293296d8e722">More...</a><br /></td></tr>
<tr class="separator:a300d5b93d9fa263c1db5293296d8e722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1732f64c1f4a6dcd6706f33e648b276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#af1732f64c1f4a6dcd6706f33e648b276">UART_TLR_REG</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:af1732f64c1f4a6dcd6706f33e648b276"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger level register [17-88]  <a href="#af1732f64c1f4a6dcd6706f33e648b276">More...</a><br /></td></tr>
<tr class="separator:af1732f64c1f4a6dcd6706f33e648b276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791e639c0e47652089189897af023d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a791e639c0e47652089189897af023d4f">UART_SCR_REG</a>&#160;&#160;&#160;0x040</td></tr>
<tr class="memdesc:a791e639c0e47652089189897af023d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">supplementary control register [17-116]  <a href="#a791e639c0e47652089189897af023d4f">More...</a><br /></td></tr>
<tr class="separator:a791e639c0e47652089189897af023d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ec64504f91d4c47f896e7e8641346a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a81ec64504f91d4c47f896e7e8641346a">UART_MDR1_REG</a>&#160;&#160;&#160;0x020</td></tr>
<tr class="memdesc:a81ec64504f91d4c47f896e7e8641346a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode definition register [17-90].  <a href="#a81ec64504f91d4c47f896e7e8641346a">More...</a><br /></td></tr>
<tr class="separator:a81ec64504f91d4c47f896e7e8641346a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6477b4989778c53de9bff4fc4a1fb8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a6477b4989778c53de9bff4fc4a1fb8f4">UART_IER_REG</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:a6477b4989778c53de9bff4fc4a1fb8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register [17-46].  <a href="#a6477b4989778c53de9bff4fc4a1fb8f4">More...</a><br /></td></tr>
<tr class="separator:a6477b4989778c53de9bff4fc4a1fb8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f43a2f10c44866557b480b04154a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ae3f43a2f10c44866557b480b04154a9c">UART_DLL_REG</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ae3f43a2f10c44866557b480b04154a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor latches low [17-40.  <a href="#ae3f43a2f10c44866557b480b04154a9c">More...</a><br /></td></tr>
<tr class="separator:ae3f43a2f10c44866557b480b04154a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cefcbf2c4de9943ac7c9b0443e613c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a6cefcbf2c4de9943ac7c9b0443e613c1">UART_DLH_REG</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:a6cefcbf2c4de9943ac7c9b0443e613c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor latches high [17-52].  <a href="#a6cefcbf2c4de9943ac7c9b0443e613c1">More...</a><br /></td></tr>
<tr class="separator:a6cefcbf2c4de9943ac7c9b0443e613c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65dcf40391cbe86179016dd6e88d9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ae65dcf40391cbe86179016dd6e88d9f7">UART_SYSC_REG</a>&#160;&#160;&#160;0x054</td></tr>
<tr class="memdesc:ae65dcf40391cbe86179016dd6e88d9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration register [17-124].  <a href="#ae65dcf40391cbe86179016dd6e88d9f7">More...</a><br /></td></tr>
<tr class="separator:ae65dcf40391cbe86179016dd6e88d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ef34d9df0bc00edfd8575040102d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a16ef34d9df0bc00edfd8575040102d47">UART_SYSS_REG</a>&#160;&#160;&#160;0x058</td></tr>
<tr class="memdesc:a16ef34d9df0bc00edfd8575040102d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">System status register [17-126].  <a href="#a16ef34d9df0bc00edfd8575040102d47">More...</a><br /></td></tr>
<tr class="separator:a16ef34d9df0bc00edfd8575040102d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42c25195fdc535f8d397668e0f873c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ad42c25195fdc535f8d397668e0f873c6">UART_THR_REG</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ad42c25195fdc535f8d397668e0f873c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register [17-44].  <a href="#ad42c25195fdc535f8d397668e0f873c6">More...</a><br /></td></tr>
<tr class="separator:ad42c25195fdc535f8d397668e0f873c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b440739e1b116b1777998c86b26e06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a5b440739e1b116b1777998c86b26e06a">UART_RHR_REG</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:a5b440739e1b116b1777998c86b26e06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register [17-42].  <a href="#a5b440739e1b116b1777998c86b26e06a">More...</a><br /></td></tr>
<tr class="separator:a5b440739e1b116b1777998c86b26e06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e806720202e4a68838063e7f7ed341d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a8e806720202e4a68838063e7f7ed341d">UART_IIR_REG</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:a8e806720202e4a68838063e7f7ed341d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register [17-56].  <a href="#a8e806720202e4a68838063e7f7ed341d">More...</a><br /></td></tr>
<tr class="separator:a8e806720202e4a68838063e7f7ed341d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2497f660dc15ce49cac42b17cf7fafba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a2497f660dc15ce49cac42b17cf7fafba">EN_UART1</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(13)</td></tr>
<tr class="separator:a2497f660dc15ce49cac42b17cf7fafba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cbc19b51ef6be36c630c7868526600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a35cbc19b51ef6be36c630c7868526600">EN_UART2</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(14)</td></tr>
<tr class="separator:a35cbc19b51ef6be36c630c7868526600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a100bccc0bf2a0601d7923de062545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ab5a100bccc0bf2a0601d7923de062545">UART_LCR_MODE_CONF_A</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ab5a100bccc0bf2a0601d7923de062545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f978f12baf05fd87ef847e0dda1a8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a7f978f12baf05fd87ef847e0dda1a8ff">UART_LCR_MODE_CONF_B</a>&#160;&#160;&#160;0xBF</td></tr>
<tr class="separator:a7f978f12baf05fd87ef847e0dda1a8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e0aa47cce460de5ae36d97edcc4063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a90e0aa47cce460de5ae36d97edcc4063">UART_LCR_DIV_EN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(7)</td></tr>
<tr class="memdesc:a90e0aa47cce460de5ae36d97edcc4063"><td class="mdescLeft">&#160;</td><td class="mdescRight">also used for conf mode a/b  <a href="#a90e0aa47cce460de5ae36d97edcc4063">More...</a><br /></td></tr>
<tr class="separator:a90e0aa47cce460de5ae36d97edcc4063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f83aa82aecd63cf457ea423be643d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td></tr>
<tr class="separator:a2f83aa82aecd63cf457ea423be643d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b5185c4e3a2ead7f4fac5758b46d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a56b5185c4e3a2ead7f4fac5758b46d3a">UART_EFR_ENHANCED_EN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(4)</td></tr>
<tr class="separator:a56b5185c4e3a2ead7f4fac5758b46d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0270c935836f230cd621a42bdf86f416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a0270c935836f230cd621a42bdf86f416">UART_IER_ENHANCED_EN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(4)</td></tr>
<tr class="separator:a0270c935836f230cd621a42bdf86f416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0463c793ea051405fe75c994ad72cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ab0463c793ea051405fe75c994ad72cb0">UART_MCR_TCR_TLR</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td></tr>
<tr class="separator:ab0463c793ea051405fe75c994ad72cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5b8cf76fa1040711a4a35adba8699e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a0e5b8cf76fa1040711a4a35adba8699e">UART_SCR_RX_TRIG_GRAN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(7)</td></tr>
<tr class="separator:a0e5b8cf76fa1040711a4a35adba8699e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173f2143a077157ef30698c647136232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#a173f2143a077157ef30698c647136232">UART_SCR_TX_TRIG_GRAN</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td></tr>
<tr class="separator:a173f2143a077157ef30698c647136232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0364934dd20db41169f160fe1ec9227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="omap3530_2uart_2uart_8h.html#ae0364934dd20db41169f160fe1ec9227">UART_SCR_DMA_MODE_CTL</a>&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(0)</td></tr>
<tr class="separator:ae0364934dd20db41169f160fe1ec9227"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ae0d32a42c9c56d61c403f9b6d121a1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_UART&#160;&#160;&#160;48000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2497f660dc15ce49cac42b17cf7fafba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_UART1&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35cbc19b51ef6be36c630c7868526600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EN_UART2&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;0x4806A000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 1 address [17-38]. </p>

</div>
</div>
<a class="anchor" id="a7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;0x4806C000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 2 address [17-38]. </p>

</div>
</div>
<a class="anchor" id="a961726a611b38bcaf61f3d598b0a59ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;0x49020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 3 address [17-38]. </p>

</div>
</div>
<a class="anchor" id="a6cefcbf2c4de9943ac7c9b0443e613c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLH_REG&#160;&#160;&#160;0x004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor latches high [17-52]. </p>

</div>
</div>
<a class="anchor" id="ae3f43a2f10c44866557b480b04154a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL_REG&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor latches low [17-40. </p>

</div>
</div>
<a class="anchor" id="a56b5185c4e3a2ead7f4fac5758b46d3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_EFR_ENHANCED_EN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a556c04aa11e174f82814806683585d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_EFR_REG&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enhanced feature register [17-62] </p>

</div>
</div>
<a class="anchor" id="a300d5b93d9fa263c1db5293296d8e722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_REG&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO control register [17-54]. </p>

</div>
</div>
<a class="anchor" id="a0270c935836f230cd621a42bdf86f416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENHANCED_EN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6477b4989778c53de9bff4fc4a1fb8f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_REG&#160;&#160;&#160;0x004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt enable register [17-46]. </p>

</div>
</div>
<a class="anchor" id="a8e806720202e4a68838063e7f7ed341d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_REG&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt identification register [17-56]. </p>

</div>
</div>
<a class="anchor" id="a2f83aa82aecd63cf457ea423be643d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BREAK_EN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90e0aa47cce460de5ae36d97edcc4063"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DIV_EN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>also used for conf mode a/b </p>

</div>
</div>
<a class="anchor" id="ab5a100bccc0bf2a0601d7923de062545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_MODE_CONF_A&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f978f12baf05fd87ef847e0dda1a8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_MODE_CONF_B&#160;&#160;&#160;0xBF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad302bbfbe9f40cbad6d75ea9b6ce817c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_REG&#160;&#160;&#160;0x00C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>line control register [17-64] </p>

</div>
</div>
<a class="anchor" id="ac38f68d7b12de4e6187e7eae0be35768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_REG&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>modem control register [17-66] </p>

</div>
</div>
<a class="anchor" id="ab0463c793ea051405fe75c994ad72cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_TCR_TLR&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ec64504f91d4c47f896e7e8641346a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MDR1_REG&#160;&#160;&#160;0x020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode definition register [17-90]. </p>

</div>
</div>
<a class="anchor" id="a5b440739e1b116b1777998c86b26e06a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_REG&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive holding register [17-42]. </p>

</div>
</div>
<a class="anchor" id="ae0364934dd20db41169f160fe1ec9227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_DMA_MODE_CTL&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a791e639c0e47652089189897af023d4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_REG&#160;&#160;&#160;0x040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supplementary control register [17-116] </p>

</div>
</div>
<a class="anchor" id="a0e5b8cf76fa1040711a4a35adba8699e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_RX_TRIG_GRAN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a173f2143a077157ef30698c647136232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_TX_TRIG_GRAN&#160;&#160;&#160;<a class="el" href="hal_8h.html#a663d8c125655d41622b1e6bc96e5d63d">BV</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae65dcf40391cbe86179016dd6e88d9f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYSC_REG&#160;&#160;&#160;0x054</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System configuration register [17-124]. </p>

</div>
</div>
<a class="anchor" id="a16ef34d9df0bc00edfd8575040102d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYSS_REG&#160;&#160;&#160;0x058</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System status register [17-126]. </p>

</div>
</div>
<a class="anchor" id="ad42c25195fdc535f8d397668e0f873c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_REG&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit holding register [17-44]. </p>

</div>
</div>
<a class="anchor" id="af1732f64c1f4a6dcd6706f33e648b276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TLR_REG&#160;&#160;&#160;0x01C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger level register [17-88] </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Jul 5 2015 12:12:16 for Fluxos by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
