# 💫 About Me:
🔹 Aspiring VLSI Physical Design Engineer | Electronics & Communication Engineering Graduate<br>🔹 Skilled in: Physical Design Flow (Synthesis, Floorplanning, Placement, CTS, Routing, STA)<br>🔹 Familiar with Tools: Cadence Innovus, Synopsys ICC2, OpenLane, NGSpice, Verilog, TCL, Python<br>🔹 Interested in: Semiconductor Design, ASIC/SoC Implementation, Chip Tape-out<br>🔹 Currently: Practicing projects in Physical Design and strengthening EDA tool expertise<br>🔹 Open to: Internships | Entry-level VLSI Physical Design opportunities in Bengaluru


## 🌐 Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/cm__18_) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/manjunath18) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:cmmanju18@gmail.com) 

# 💻 Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=flat-square&logo=c&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=flat-square&logo=python&logoColor=ffdd54) ![Perl](https://img.shields.io/badge/perl-%2339457E.svg?style=flat-square&logo=perl&logoColor=white)
# 📊 GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Manjunath-CM18&theme=tokyonight&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Manjunath-CM18&theme=tokyonight&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Manjunath-CM18&theme=tokyonight&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Manjunath-CM18&icon=1&color=1)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
