Analysis & Synthesis report for image_processing
Fri Mar 22 12:11:29 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |top_level_v2
 17. Parameter Settings for User Entity Instance: image_mem:inst_imageMem|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: vga_controller:inst_vgaController
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altsyncram Parameter Settings by Entity Instance
 21. SignalTap II Logic Analyzer Settings
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 22 12:11:29 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; image_processing                                ;
; Top-level Entity Name              ; top_level_v2                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,657                                           ;
;     Total combinational functions  ; 951                                             ;
;     Dedicated logic registers      ; 2,291                                           ;
; Total registers                    ; 2291                                            ;
; Total pins                         ; 39                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 34,880                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_level_v2       ; image_processing   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; image_mem.v                                                           ; yes             ; User Wizard-Generated File             ; D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v                             ;         ;
; vga_controller.v                                                      ; yes             ; User Verilog HDL File                  ; D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v                        ;         ;
; top_level_v2.v                                                        ; yes             ; User Verilog HDL File                  ; D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v                          ;         ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                                                        ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                            ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                            ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_qu71.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf                  ;         ;
; output-160x148.hex                                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Study/UIT/DA/DA1/verilog/image_processing/output-160x148.hex                      ;         ;
; db/decode_9oa.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/decode_9oa.tdf                       ;         ;
; db/mux_4kb.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/mux_4kb.tdf                          ;         ;
; sld_signaltap.vhd                                                     ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                                   ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                                      ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                                      ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                            ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                                         ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                          ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_ss14.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_ss14.tdf                  ;         ;
; altdpram.tdf                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                           ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                                   ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                        ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                           ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                            ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_8oc.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/mux_8oc.tdf                          ;         ;
; lpm_decode.tdf                                                        ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                            ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                                       ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/decode_rqf.tdf                       ;         ;
; lpm_counter.tdf                                                       ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                                       ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                          ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                                       ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                               ; yes             ; Megafunction                           ; d:/studyprogram/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_idi.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_idi.tdf                         ;         ;
; db/cmpr_ccc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_ccc.tdf                         ;         ;
; db/cntr_e0j.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_e0j.tdf                         ;         ;
; db/cntr_qbi.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_qbi.tdf                         ;         ;
; db/cmpr_8cc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_8cc.tdf                         ;         ;
; db/cntr_gui.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_gui.tdf                         ;         ;
; db/cmpr_5cc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_5cc.tdf                         ;         ;
; sld_rom_sr.vhd                                                        ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                           ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                      ; yes             ; Encrypted Megafunction                 ; d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_3g81.tdf   ; yes             ; Auto-Generated Megafunction            ; D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_3g81.tdf                  ;         ;
; D:/Study/UIT/DA/DA1/verilog/image_processing/image/output-160x148.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/Study/UIT/DA/DA1/verilog/image_processing/image/output-160x148.mif                ;         ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,657 ;
;                                             ;       ;
; Total combinational functions               ; 951   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 534   ;
;     -- 3 input functions                    ; 263   ;
;     -- <=2 input functions                  ; 154   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 880   ;
;     -- arithmetic mode                      ; 71    ;
;                                             ;       ;
; Total registers                             ; 2291  ;
;     -- Dedicated logic registers            ; 2291  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 39    ;
; Total memory bits                           ; 34880 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk50 ;
; Maximum fan-out                             ; 1539  ;
; Total fan-out                               ; 12300 ;
; Average fan-out                             ; 3.56  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level_v2                                                                                           ; 951 (2)           ; 2291 (1)     ; 34880       ; 0            ; 0       ; 0         ; 39   ; 0            ; |top_level_v2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |image_mem:inst_imageMem|                                                                            ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|image_mem:inst_imageMem                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_qu71:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 730 (1)           ; 2127 (322)   ; 10304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 729 (0)           ; 1805 (0)     ; 10304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 729 (21)          ; 1805 (668)   ; 10304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 15 (0)            ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_8oc:auto_generated|                                                              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_8oc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 10304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_ss14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 53 (53)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 378 (1)           ; 821 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 322 (0)           ; 805 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 483 (483)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 322 (0)           ; 322 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 55 (55)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 225 (13)          ; 206 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_idi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_idi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_e0j:auto_generated|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_qbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 161 (161)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |vga_controller:inst_vgaController|                                                                  ; 101 (101)         ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_v2|vga_controller:inst_vgaController                                                                                                                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../output-160x148.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 161          ; 64           ; 161          ; 10304  ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top_level_v2|image_mem:inst_imageMem ; D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; vga_controller:inst_vgaController|pixel_row[6..10]                                                            ; Lost fanout                                                                                                             ;
; vga_controller:inst_vgaController|b[4]                                                                        ; Merged with vga_controller:inst_vgaController|b[0]                                                                      ;
; vga_controller:inst_vgaController|b[5]                                                                        ; Merged with vga_controller:inst_vgaController|b[1]                                                                      ;
; vga_controller:inst_vgaController|b[6]                                                                        ; Merged with vga_controller:inst_vgaController|b[2]                                                                      ;
; vga_controller:inst_vgaController|b[7]                                                                        ; Merged with vga_controller:inst_vgaController|b[3]                                                                      ;
; vga_controller:inst_vgaController|g[8,9]                                                                      ; Merged with vga_controller:inst_vgaController|b[8]                                                                      ;
; vga_controller:inst_vgaController|b[9]                                                                        ; Merged with vga_controller:inst_vgaController|b[8]                                                                      ;
; vga_controller:inst_vgaController|g[4]                                                                        ; Merged with vga_controller:inst_vgaController|g[0]                                                                      ;
; vga_controller:inst_vgaController|g[5]                                                                        ; Merged with vga_controller:inst_vgaController|g[1]                                                                      ;
; vga_controller:inst_vgaController|g[6]                                                                        ; Merged with vga_controller:inst_vgaController|g[2]                                                                      ;
; vga_controller:inst_vgaController|g[7]                                                                        ; Merged with vga_controller:inst_vgaController|g[3]                                                                      ;
; vga_controller:inst_vgaController|r[4]                                                                        ; Merged with vga_controller:inst_vgaController|r[0]                                                                      ;
; vga_controller:inst_vgaController|r[5]                                                                        ; Merged with vga_controller:inst_vgaController|r[1]                                                                      ;
; vga_controller:inst_vgaController|r[6]                                                                        ; Merged with vga_controller:inst_vgaController|r[2]                                                                      ;
; vga_controller:inst_vgaController|r[7]                                                                        ; Merged with vga_controller:inst_vgaController|r[3]                                                                      ;
; vga_controller:inst_vgaController|r[9]                                                                        ; Merged with vga_controller:inst_vgaController|r[8]                                                                      ;
; vga_controller:inst_vgaController|read_address[12..14]                                                        ; Merged with vga_controller:inst_vgaController|read_address[11]                                                          ;
; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|address_reg_a[0,1]     ; Merged with image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|address_reg_a[2]     ;
; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|out_address_reg_a[0,1] ; Merged with image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|out_address_reg_a[2] ;
; vga_controller:inst_vgaController|read_address[11]                                                            ; Stuck at GND due to stuck port data_in                                                                                  ;
; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|address_reg_a[2]       ; Stuck at GND due to stuck port data_in                                                                                  ;
; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|out_address_reg_a[2]   ; Stuck at GND due to stuck port data_in                                                                                  ;
; vga_controller:inst_vgaController|r[8]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                  ;
; Total Number of Removed Registers = 32                                                                        ;                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                  ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                      ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; vga_controller:inst_vgaController|read_address[11] ; Stuck at GND              ; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|address_reg_a[2],    ;
;                                                    ; due to stuck port data_in ; image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|out_address_reg_a[2] ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2291  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 766   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 737   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_level_v2|vga_controller:inst_vgaController|hpos[10]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level_v2|vga_controller:inst_vgaController|b[8]                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_level_v2|vga_controller:inst_vgaController|r[1]                                                                ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |top_level_v2|vga_controller:inst_vgaController|pixel_col[9]                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_level_v2|vga_controller:inst_vgaController|vpos[10]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |top_level_v2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_level_v2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; image_width    ; 160   ; Signed Integer                                      ;
; image_height   ; 148   ; Signed Integer                                      ;
; data_size      ; 11    ; Signed Integer                                      ;
; address_size   ; 14    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_mem:inst_imageMem|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                    ;
+------------------------------------+-----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 32768                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WIDTH_B                            ; 1                     ; Untyped                                 ;
; WIDTHAD_B                          ; 1                     ; Untyped                                 ;
; NUMWORDS_B                         ; 1                     ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; INIT_FILE                          ; ../output-160x148.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_qu71       ; Untyped                                 ;
+------------------------------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:inst_vgaController ;
+----------------+-------------+-------------------------------------------------+
; Parameter Name ; Value       ; Type                                            ;
+----------------+-------------+-------------------------------------------------+
; HM             ; 01100100000 ; Unsigned Binary                                 ;
; HV             ; 01010000000 ; Unsigned Binary                                 ;
; HF             ; 00000010000 ; Unsigned Binary                                 ;
; HS             ; 00001100000 ; Unsigned Binary                                 ;
; HB             ; 00000110000 ; Unsigned Binary                                 ;
; VM             ; 01000001101 ; Unsigned Binary                                 ;
; VV             ; 00111100000 ; Unsigned Binary                                 ;
; VF             ; 00000001010 ; Unsigned Binary                                 ;
; VS             ; 00000000010 ; Unsigned Binary                                 ;
; VB             ; 00000100001 ; Unsigned Binary                                 ;
; img_width      ; 00010100000 ; Unsigned Binary                                 ;
; img_height     ; 00010010100 ; Unsigned Binary                                 ;
; hcentre        ; 00111100000 ; Unsigned Binary                                 ;
; vcentre        ; 00100011101 ; Unsigned Binary                                 ;
; h_start        ; 00110010000 ; Unsigned Binary                                 ;
; h_stop         ; 01000110000 ; Unsigned Binary                                 ;
; v_start        ; 00001100100 ; Unsigned Binary                                 ;
; v_stop         ; 00011111000 ; Unsigned Binary                                 ;
+----------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 20637                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 47943                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 503                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; image_mem:inst_imageMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 161                 ; 161              ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                            ;
+-----------------------------------------------------------+--------------+-----------+----------------+-------------------+----------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                      ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                  ; Details                                                                                  ;
+-----------------------------------------------------------+--------------+-----------+----------------+-------------------+----------------------------------------------------+------------------------------------------------------------------------------------------+
; clk50                                                     ; post-fitting ; connected ; Top            ; post-synthesis    ; clk50                                              ; N/A                                                                                      ;
; resetPll_n                                                ; post-fitting ; connected ; Top            ; post-synthesis    ; resetPll_n                                         ; N/A                                                                                      ;
; resetPll_n                                                ; post-fitting ; connected ; Top            ; post-synthesis    ; resetPll_n                                         ; N/A                                                                                      ;
; switch                                                    ; post-fitting ; connected ; Top            ; post-synthesis    ; switch                                             ; N/A                                                                                      ;
; switch                                                    ; post-fitting ; connected ; Top            ; post-synthesis    ; switch                                             ; N/A                                                                                      ;
; vga_clk~0                                                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_clk~0                                          ; N/A                                                                                      ;
; vga_clk~0                                                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_clk~0                                          ; N/A                                                                                      ;
; vga_clk~0clkctrl                                          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_clk~0clkctrl                                          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_clk~reg0                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_clk~reg0                                       ; N/A                                                                                      ;
; vga_clk~reg0                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_clk~reg0                                       ; N/A                                                                                      ;
; vga_clk~reg0clkctrl                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_clk~reg0clkctrl                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|Add3~0                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~0           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add3~0                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~0           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add3~1                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~1           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add3~1                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~1           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add3~2                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~2           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add3~2                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add3~2           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~0                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~0           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~0                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~0           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~2                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~2           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~2                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~2           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~4                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~4           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~4                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~4           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~6                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~6           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|Add4~6                  ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|Add4~6           ; N/A                                                                                      ;
; vga_controller:inst_vgaController|LessThan1~0             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|LessThan1~0      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|LessThan1~0             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|LessThan1~0      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~0               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~0        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~0               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~0        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~1               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~1        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~1               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~1        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~2               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~2        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~2               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~2        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~3               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~3        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~3               ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|always0~3        ; N/A                                                                                      ;
; vga_controller:inst_vgaController|always0~4               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~4               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~5               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~5               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~6               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~6               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~7               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~7               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~8               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|always0~8               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|b[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|blank_n                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|blank_n                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|g[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|hpos[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[0]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[0]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[0]~11              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[0]~11       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[0]~11              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[0]~11       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[10]         ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[10]         ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[10]~31             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[10]~31      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[10]~31             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[10]~31      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[1]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[1]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[1]~13              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[1]~13       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[1]~13              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[1]~13       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[2]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[2]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[2]~15              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[2]~15       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[2]~15              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[2]~15       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[3]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[3]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[3]~17              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[3]~17       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[3]~17              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[3]~17       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[4]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[4]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[4]~19              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[4]~19       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[4]~19              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[4]~19       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[5]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[5]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[5]~21              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[5]~21       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[5]~21              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[5]~21       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[6]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[6]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[6]~23              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[6]~23       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[6]~23              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[6]~23       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[7]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[7]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[7]~25              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[7]~25       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[7]~25              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[7]~25       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[8]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[8]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[8]~27              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[8]~27       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[8]~27              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[8]~27       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[9]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[9]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[9]~29              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[9]~29       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hpos[9]~29              ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hpos[9]~29       ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hsync                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hsync            ; N/A                                                                                      ;
; vga_controller:inst_vgaController|hsync                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|hsync            ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[0]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[0]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[10]           ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[10]    ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[10]           ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[10]    ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[10]~18        ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[10]~18        ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[1]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[1]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[2]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[2]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[3]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[3]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[3]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[3]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[4]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[4]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[4]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[4]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[4]~20         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[4]~20         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[5]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[5]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[5]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[5]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[5]~8          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[5]~8          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[6]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[6]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[6]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[6]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[6]~10         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[6]~10         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[7]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[7]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[7]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[7]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[7]~12         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[7]~12         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[8]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[8]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[8]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[8]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[8]~14         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[8]~14         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[9]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[9]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[9]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_col[9]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_col[9]~16         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_col[9]~16         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[0]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[0]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[0]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[0]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[10] ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[10] ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[10]~16     ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[10]~16     ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[1]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[1]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[2]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[2]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[2]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[2]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[3]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[3]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[4]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[4]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[5]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[5]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[5]~6       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[5]~6       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[6]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[6]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[6]~8       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[6]~8       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[7]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[7]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[7]~10      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[7]~10      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[8]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[8]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[8]~12      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[8]~12      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[9]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_number[9]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_number[9]~14      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_number[9]~14      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_row[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[0]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[0]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[1]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[1]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[2]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[2]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[2]~0          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_row[2]~0          ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|pixel_row[3]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[3]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[3]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[3]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[4]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[4]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[4]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[4]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[5]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[5]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|pixel_row[5]            ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|pixel_row[5]     ; N/A                                                                                      ;
; vga_controller:inst_vgaController|r[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[0]~0                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[1]~1                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[2]~2                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|r[3]~3                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[0]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[0]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[0]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[0]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[10] ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[10] ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[10]~feeder ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[10]~feeder ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[1]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[1]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[2]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[2]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[2]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[2]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[3]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[3]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[3]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[3]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[4]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[4]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[4]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[4]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[5]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[5]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[5]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[5]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[6]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[6]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[6]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[6]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[7]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[7]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[8]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[8]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[8]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[8]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[9]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|read_address[9]  ; N/A                                                                                      ;
; vga_controller:inst_vgaController|read_address[9]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|read_address[9]~feeder  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|video            ; N/A                                                                                      ;
; vga_controller:inst_vgaController|video                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|video            ; N/A                                                                                      ;
; vga_controller:inst_vgaController|video~0                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~0                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~1                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~1                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~2                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~2                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~3                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~3                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~4                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~4                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~5                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~5                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~6                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~6                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~7                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|video~7                 ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[0]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[0]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[0]~11              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~11              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~17              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~17              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~18              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~18              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~19              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~19              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~20              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~20              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~21              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[0]~21              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[10]         ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[10]         ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[10]~36             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[10]~36      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[10]~36             ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[10]~36      ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[1]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[1]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[1]~13              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[1]~13              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[2]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[2]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[2]~15              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[2]~15              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[3]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[3]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[3]~22              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[3]~22              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[4]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[4]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[4]~24              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[4]~24              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[5]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[5]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[5]~26              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[5]~26              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[6]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[6]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[6]~28              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[6]~28              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[7]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[7]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[7]~30              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[7]~30              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[8]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[8]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[8]~32              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[8]~32              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[9]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vpos[9]          ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vpos[9]~34              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vpos[9]~34              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; vga_controller:inst_vgaController|vsync                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vsync            ; N/A                                                                                      ;
; vga_controller:inst_vgaController|vsync                   ; post-fitting ; connected ; Top            ; post-synthesis    ; vga_controller:inst_vgaController|vsync            ; N/A                                                                                      ;
; ~QIC_CREATED_GND~I                                        ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; ~QIC_CREATED_GND~I                                        ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+-----------------------------------------------------------+--------------+-----------+----------------+-------------------+----------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 22 12:11:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file image_mem.v
    Info (12023): Found entity 1: image_mem
Info (12021): Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level
Warning (10090): Verilog HDL syntax warning at vga_controller.v(107): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file processing.v
    Info (12023): Found entity 1: processing
Info (12021): Found 1 design units, including 1 entities, in source file top_level_v2.v
    Info (12023): Found entity 1: top_level_v2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/test.v
    Info (12023): Found entity 1: test
Warning (10275): Verilog HDL Module Instantiation warning at top_level_v2_tb.v(28): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file top_level_v2_tb.v
    Info (12023): Found entity 1: top_level_v2_tb
Info (12021): Found 1 design units, including 1 entities, in source file image_mem_tb.v
    Info (12023): Found entity 1: image_mem_tb
Info (12021): Found 1 design units, including 1 entities, in source file img_processing.v
    Info (12023): Found entity 1: img_processing
Info (12021): Found 1 design units, including 1 entities, in source file img_processing_tb.v
    Info (12023): Found entity 1: img_processing_tb
Info (12127): Elaborating entity "top_level_v2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level_v2.v(27): object "mem_clk" assigned a value but never read
Info (12128): Elaborating entity "image_mem" for hierarchy "image_mem:inst_imageMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_mem:inst_imageMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "image_mem:inst_imageMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "image_mem:inst_imageMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../output-160x148.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qu71.tdf
    Info (12023): Found entity 1: altsyncram_qu71
Info (12128): Elaborating entity "altsyncram_qu71" for hierarchy "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|decode_9oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf
    Info (12023): Found entity 1: mux_4kb
Info (12128): Elaborating entity "mux_4kb" for hierarchy "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|mux_4kb:mux2"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:inst_vgaController"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(23): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(24): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(25): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(53): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(55): truncated value with size 32 to match size of target (11)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf
    Info (12023): Found entity 1: altsyncram_ss14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8oc.tdf
    Info (12023): Found entity 1: mux_8oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf
    Info (12023): Found entity 1: cntr_idi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e0j.tdf
    Info (12023): Found entity 1: cntr_e0j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a64"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a65"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a66"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a67"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a68"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a69"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a72"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a73"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a74"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a75"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a76"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a77"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a78"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a79"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a80"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a81"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a82"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a83"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a84"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a85"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a86"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a87"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a95"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a64"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a65"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a66"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a67"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a68"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a69"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a72"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a73"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a74"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a75"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a76"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a77"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a78"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a79"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a80"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a81"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a82"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a83"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a84"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a85"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a86"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a87"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a95"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_r[8]" is stuck at VCC
    Warning (13410): Pin "vga_r[9]" is stuck at VCC
    Warning (13410): Pin "sync_n" is stuck at VCC
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Warning (20013): Ignored assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity pll -qip pll/synthesis/pll.qip -library pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity pll -qip pll/synthesis/pll.qip -library pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity pll -qip pll/synthesis/pll.qip -library pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME pll HAS_SOPCINFO 1 GENERATION_ID 1709537381" -entity pll -qip pll/synthesis/pll.qip -library pll was ignored
Warning (20013): Ignored assignments for entity "pll_altpll_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 185 of its 323 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 138 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2910 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 2693 logic cells
    Info (21064): Implemented 173 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Fri Mar 22 12:11:29 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


