Practical SRAM designs routinely achieve access times of a few nanoseconds to a few tens of nanoseconds.
Cycle  time  typically  equals  access  time,  and  in  at  least  one  pipelined  design,  cycle  time  is  actually  less  than
access time.