INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchAndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux4To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/hitolowregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hitolowregister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sim_1/new/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
