// This file is auto-generated with declare_and_concat_buses_rtl.py

/////////////////////////////////////////
// Buses declaration and concatenation //
/////////////////////////////////////////

/////////////////
// AXI Masters //
/////////////////
<<<<<<< HEAD
`DECLARE_AXI_BUS(SYS_MASTER_to_MBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(RV_SOCKET_DATA_to_MBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(RV_SOCKET_INSTR_to_MBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(DBG_MASTER_to_MBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(HBUS_to_MBUS, AXI_DATA_WIDTH)
=======
`DECLARE_AXI_BUS(SYS_MASTER_to_MBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(RV_SOCKET_DATA_to_MBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(RV_SOCKET_INSTR_to_MBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(DBG_MASTER_to_MBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(HBUS_to_MBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
>>>>>>> 5e140cf942145bd00b77129d7a9e72c7cdc7305a

/////////////////
// AXI Slaves  //
/////////////////
<<<<<<< HEAD
`DECLARE_AXI_BUS(MBUS_to_BRAM, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_DM_mem, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_PBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_HLS_CONTROL, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_HBUS, AXI_DATA_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_PLIC, AXI_DATA_WIDTH)
=======
`DECLARE_AXI_BUS(MBUS_to_BRAM, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_DM_mem, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_PBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_HBUS, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`DECLARE_AXI_BUS(MBUS_to_PLIC, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
>>>>>>> 5e140cf942145bd00b77129d7a9e72c7cdc7305a

//////////////////////////////////
// Concatenate AXI master buses //
//////////////////////////////////
<<<<<<< HEAD
`DECLARE_AXI_BUS_ARRAY(MBUS_masters, NUM_SI, AXI_DATA_WIDTH)
=======
`DECLARE_AXI_BUS_ARRAY(MBUS_masters, MBUS_NUM_SI, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
>>>>>>> 5e140cf942145bd00b77129d7a9e72c7cdc7305a
`CONCAT_AXI_MASTERS_ARRAY5(MBUS_masters, HBUS_to_MBUS, DBG_MASTER_to_MBUS, RV_SOCKET_INSTR_to_MBUS, RV_SOCKET_DATA_to_MBUS, SYS_MASTER_to_MBUS)

/////////////////////////////////
// Concatenate AXI slave buses //
/////////////////////////////////
<<<<<<< HEAD
`DECLARE_AXI_BUS_ARRAY(MBUS_slaves, NUM_MI, AXI_DATA_WIDTH)
`CONCAT_AXI_SLAVES_ARRAY6(MBUS_slaves, MBUS_to_PLIC, MBUS_to_HBUS, MBUS_to_HLS_CONTROL, MBUS_to_PBUS, MBUS_to_DM_mem, MBUS_to_BRAM)
=======
`DECLARE_AXI_BUS_ARRAY(MBUS_slaves, HBUS_NUM_MI, MBUS_DATA_WIDTH, MBUS_ADDR_WIDTH, MBUS_ID_WIDTH)
`CONCAT_AXI_SLAVES_ARRAY5(MBUS_slaves, MBUS_to_PLIC, MBUS_to_HBUS, MBUS_to_PBUS, MBUS_to_DM_mem, MBUS_to_BRAM)
>>>>>>> 5e140cf942145bd00b77129d7a9e72c7cdc7305a
