-- VHDL for IBM SMS ALD page 12.13.06.1
-- Title: 1ST AND 2ND ADDR RI CTRLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/2/2020 4:34:09 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_TWO_ADDRESS_OP_CODES:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_RD_1ST_ADDR_TO_A_AND_C_AR:	 out STD_LOGIC;
		PS_RD_2ND_ADDR_TO_B_AND_D_AR:	 out STD_LOGIC);
end ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS;

architecture behavioral of ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS is 

	signal OUT_2B_K: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;

begin

	OUT_2B_K <= NOT(MS_NOT_PERCENT_TYPE_OP_CODES AND OUT_3E_K );
	OUT_2C_G <= NOT(OUT_3E_K AND MS_TWO_ADDRESS_OP_CODES );
	OUT_3E_K <= NOT(PS_1401_MODE AND MS_UNIT_CTRL_OP_CODE );

	PS_RD_1ST_ADDR_TO_A_AND_C_AR <= OUT_2B_K;
	PS_RD_2ND_ADDR_TO_B_AND_D_AR <= OUT_2C_G;


end;
