-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_q_matmul_k_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    q_stream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    q_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    q_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    q_stream_empty_n : IN STD_LOGIC;
    q_stream_read : OUT STD_LOGIC;
    k_stream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    k_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    k_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    k_stream_empty_n : IN STD_LOGIC;
    k_stream_read : OUT STD_LOGIC;
    qxk_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    qxk_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_stream_full_n : IN STD_LOGIC;
    qxk_stream_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    attn_scale_V : IN STD_LOGIC_VECTOR (19 downto 0) );
end;


architecture behav of ViT_act_compute_q_matmul_k_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv17_18F18 : STD_LOGIC_VECTOR (16 downto 0) := "11000111100011000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv13_C18 : STD_LOGIC_VECTOR (12 downto 0) := "0110000011000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal select_ln77_1_reg_3505 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal icmp_ln121_reg_3669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_reg_3669_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln75_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal qxk_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal q_stream_blk_n : STD_LOGIC;
    signal k_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln77_fu_1291_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_reg_3497 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_reg_3497_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_reg_3497_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_reg_3497_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_reg_3497_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln77_1_fu_1337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_2_fu_1349_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln77_2_reg_3509 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln79_fu_1410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln79_reg_3513 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln79_reg_3513_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln121_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_reg_3669_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_6_reg_3673 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_7_reg_3678 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_200_reg_3683 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_564_reg_3688 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_481_reg_3703 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_559_fu_1700_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_559_reg_3708 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_561_fu_1714_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_561_reg_3713 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_563_fu_1728_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_563_reg_3718 : STD_LOGIC_VECTOR (53 downto 0);
    signal q_blocks_data_M_elems_V_5_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_582_reg_3723 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_488_reg_3738 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_577_fu_1792_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_577_reg_3743 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_579_fu_1802_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_579_reg_3748 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_581_fu_1812_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_581_reg_3753 : STD_LOGIC_VECTOR (53 downto 0);
    signal q_blocks_data_M_elems_V_5_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_600_reg_3758 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_495_reg_3773 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_595_fu_1876_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_595_reg_3778 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_597_fu_1886_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_597_reg_3783 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_599_fu_1896_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_599_reg_3788 : STD_LOGIC_VECTOR (53 downto 0);
    signal q_blocks_data_M_elems_V_5_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_618_reg_3793 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_502_reg_3808 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_613_fu_1960_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_613_reg_3813 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_615_fu_1970_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_615_reg_3818 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_617_fu_1980_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_617_reg_3823 : STD_LOGIC_VECTOR (53 downto 0);
    signal attn_addend_V_reg_3828 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_addend_V_2_reg_3833 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_addend_V_4_reg_3838 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_addend_V_6_reg_3843 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_6_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_1_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_1_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_1_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_6_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_2_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_2_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_2_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_0_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_0_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_1_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_1_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_1_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_2_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_2_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_2_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_3_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_3_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_3_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_4_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_4_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_4_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_5_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_5_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_5_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_6_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_6_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_6_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_3_ce0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_3_we0 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_blocks_data_M_elems_V_7_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_blocks_data_M_elems_V_7_3_ce1 : STD_LOGIC;
    signal q_blocks_data_M_elems_V_7_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dim_block_fu_158 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln79_fu_1365_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_dim_block_load : STD_LOGIC_VECTOR (4 downto 0);
    signal attn_blocks_V_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_28_fu_2940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_1_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_27_fu_2932_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_2_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_26_fu_2924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_3_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_33_fu_3045_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_4_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_32_fu_3037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_5_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_31_fu_3029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_6_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_38_fu_3150_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_7_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_37_fu_3142_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_8_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_36_fu_3134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_9_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_43_fu_3255_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_10_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_42_fu_3247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_11_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_41_fu_3239_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_patch_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln77_3_fu_1357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_k_patch_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_214 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln77_4_fu_1377_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (12 downto 0);
    signal q_patch_base_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln75_1_fu_1223_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_q_patch_base_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten47_fu_222 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln75_1_fu_1194_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_indvar_flatten47_load : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln87_fu_1445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln77_fu_1150_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln75_fu_1146_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_471_fu_1160_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_1154_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp31_not_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln75_fu_1203_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp31_not_mid139_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_205_fu_1249_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln79_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_fu_1261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln75_fu_1215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln75_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln77_fu_1279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln77_1_fu_1299_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln75_1_fu_1231_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_472_fu_1309_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid1_fu_1303_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp443_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp31_not_mid1_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_mid1_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln75_2_fu_1241_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_206_fu_1345_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln75_3_fu_1253_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln77_1_fu_1371_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln91_fu_1556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_555_fu_1638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_fu_1634_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_555_fu_1638_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_480_fu_1644_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_fu_1580_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_557_fu_1670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_135_fu_1666_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_fu_1654_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_557_fu_1670_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_fu_1676_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_197_fu_1590_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_559_fu_1700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_136_fu_1696_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_198_fu_1600_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_561_fu_1714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_137_fu_1710_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_199_fu_1610_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_563_fu_1728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_138_fu_1724_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_573_fu_1738_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_573_fu_1738_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_487_fu_1744_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_575_fu_1766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_281_fu_1754_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_575_fu_1766_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_261_fu_1772_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_577_fu_1792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_579_fu_1802_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_581_fu_1812_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_591_fu_1822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_591_fu_1822_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_494_fu_1828_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_593_fu_1850_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_289_fu_1838_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_593_fu_1850_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_268_fu_1856_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_595_fu_1876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_597_fu_1886_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_599_fu_1896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_609_fu_1906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_609_fu_1906_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_501_fu_1912_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_611_fu_1934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_297_fu_1922_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_611_fu_1934_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_275_fu_1940_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_613_fu_1960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_615_fu_1970_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_617_fu_1980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_274_fu_1986_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_255_fu_1993_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_482_fu_1998_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_275_fu_2008_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_256_fu_2016_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_483_fu_2021_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_276_fu_2031_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_257_fu_2039_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_484_fu_2044_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_565_fu_2068_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_139_fu_2065_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_277_fu_2054_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_565_fu_2068_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_258_fu_2074_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_485_fu_2080_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_567_fu_2105_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_140_fu_2102_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_278_fu_2090_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_567_fu_2105_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_259_fu_2111_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_486_fu_2117_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_569_fu_2142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_141_fu_2139_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_279_fu_2127_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_569_fu_2142_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_260_fu_2148_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_282_fu_2164_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_262_fu_2171_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_489_fu_2176_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_283_fu_2186_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_263_fu_2194_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_490_fu_2199_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_284_fu_2209_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_264_fu_2217_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_491_fu_2222_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_583_fu_2243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_285_fu_2232_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_583_fu_2243_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_265_fu_2249_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_492_fu_2255_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_585_fu_2277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_286_fu_2265_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_585_fu_2277_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_266_fu_2283_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_493_fu_2289_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_587_fu_2311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_287_fu_2299_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_587_fu_2311_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_267_fu_2317_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_290_fu_2333_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_269_fu_2340_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_496_fu_2345_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_291_fu_2355_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_270_fu_2363_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_497_fu_2368_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_292_fu_2378_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_271_fu_2386_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_498_fu_2391_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_601_fu_2412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_293_fu_2401_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_601_fu_2412_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_272_fu_2418_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_499_fu_2424_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_603_fu_2446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_294_fu_2434_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_603_fu_2446_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_273_fu_2452_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_500_fu_2458_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_605_fu_2480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_295_fu_2468_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_605_fu_2480_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_274_fu_2486_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lhs_298_fu_2502_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_276_fu_2509_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_503_fu_2514_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_299_fu_2524_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_277_fu_2532_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_504_fu_2537_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_300_fu_2547_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_278_fu_2555_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_505_fu_2560_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_619_fu_2581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_301_fu_2570_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_619_fu_2581_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_279_fu_2587_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_506_fu_2593_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_621_fu_2615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_302_fu_2603_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_621_fu_2615_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_280_fu_2621_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_507_fu_2627_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_623_fu_2649_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_303_fu_2637_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_623_fu_2649_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_281_fu_2655_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln93_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_571_fu_2819_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1273_fu_2815_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_571_fu_2819_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal attn_addend_V_1_fu_2825_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal attn_blocks_V_12_fu_2800_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_13_fu_2792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_14_fu_2784_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_280_fu_2848_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln_fu_2839_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_280_fu_2848_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_fu_2860_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_44_fu_2864_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1420_fu_2868_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln808_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_1_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_1_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln818_fu_2835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln813_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal attn_blocks_V_24_fu_2904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_25_fu_2912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_589_fu_2951_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_589_fu_2951_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal attn_addend_V_3_fu_2957_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal attn_blocks_V_15_fu_2776_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_16_fu_2768_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_17_fu_2760_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_288_fu_2971_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_288_fu_2971_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_45_fu_2983_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_46_fu_2987_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1420_14_fu_2991_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal or_ln808_2_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_14_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_3_fu_3009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln818_1_fu_2967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_29_fu_3015_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_30_fu_3023_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_607_fu_3056_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_607_fu_3056_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal attn_addend_V_5_fu_3062_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal attn_blocks_V_18_fu_2752_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_19_fu_2744_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_20_fu_2736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_296_fu_3076_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_296_fu_3076_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_47_fu_3088_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_48_fu_3092_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1420_15_fu_3096_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal or_ln808_4_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_15_fu_3102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_5_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln818_2_fu_3072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_34_fu_3120_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_35_fu_3128_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_625_fu_3161_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_625_fu_3161_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal attn_addend_V_7_fu_3167_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal attn_blocks_V_21_fu_2728_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_22_fu_2720_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_23_fu_2712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_304_fu_3181_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_304_fu_3181_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_49_fu_3193_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_50_fu_3197_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1420_16_fu_3201_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal or_ln808_6_fu_3213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_16_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_7_fu_3219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln818_3_fu_3177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_39_fu_3225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_blocks_V_40_fu_3233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_fu_3263_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_202_fu_3275_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_203_fu_3287_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln133_fu_3271_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln133_1_fu_3283_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln133_2_fu_3295_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_204_fu_3299_p10 : STD_LOGIC_VECTOR (479 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_758 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_mul_32s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component ViT_act_mul_32s_20ns_52_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component ViT_act_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    q_blocks_data_M_elems_V_0_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_0_address0,
        ce0 => q_blocks_data_M_elems_V_0_ce0,
        we0 => q_blocks_data_M_elems_V_0_we0,
        d0 => trunc_ln87_fu_1445_p1,
        address1 => q_blocks_data_M_elems_V_0_address1,
        ce1 => q_blocks_data_M_elems_V_0_ce1,
        q1 => q_blocks_data_M_elems_V_0_q1);

    q_blocks_data_M_elems_V_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_1_address0,
        ce0 => q_blocks_data_M_elems_V_1_ce0,
        we0 => q_blocks_data_M_elems_V_1_we0,
        d0 => q_blocks_data_M_elems_V_1_d0,
        address1 => q_blocks_data_M_elems_V_1_address1,
        ce1 => q_blocks_data_M_elems_V_1_ce1,
        q1 => q_blocks_data_M_elems_V_1_q1);

    q_blocks_data_M_elems_V_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_2_address0,
        ce0 => q_blocks_data_M_elems_V_2_ce0,
        we0 => q_blocks_data_M_elems_V_2_we0,
        d0 => q_blocks_data_M_elems_V_2_d0,
        address1 => q_blocks_data_M_elems_V_2_address1,
        ce1 => q_blocks_data_M_elems_V_2_ce1,
        q1 => q_blocks_data_M_elems_V_2_q1);

    q_blocks_data_M_elems_V_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_3_address0,
        ce0 => q_blocks_data_M_elems_V_3_ce0,
        we0 => q_blocks_data_M_elems_V_3_we0,
        d0 => q_blocks_data_M_elems_V_3_d0,
        address1 => q_blocks_data_M_elems_V_3_address1,
        ce1 => q_blocks_data_M_elems_V_3_ce1,
        q1 => q_blocks_data_M_elems_V_3_q1);

    q_blocks_data_M_elems_V_4_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_4_address0,
        ce0 => q_blocks_data_M_elems_V_4_ce0,
        we0 => q_blocks_data_M_elems_V_4_we0,
        d0 => q_blocks_data_M_elems_V_4_d0,
        address1 => q_blocks_data_M_elems_V_4_address1,
        ce1 => q_blocks_data_M_elems_V_4_ce1,
        q1 => q_blocks_data_M_elems_V_4_q1);

    q_blocks_data_M_elems_V_5_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_5_address0,
        ce0 => q_blocks_data_M_elems_V_5_ce0,
        we0 => q_blocks_data_M_elems_V_5_we0,
        d0 => q_blocks_data_M_elems_V_5_d0,
        address1 => q_blocks_data_M_elems_V_5_address1,
        ce1 => q_blocks_data_M_elems_V_5_ce1,
        q1 => q_blocks_data_M_elems_V_5_q1);

    q_blocks_data_M_elems_V_6_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_6_address0,
        ce0 => q_blocks_data_M_elems_V_6_ce0,
        we0 => q_blocks_data_M_elems_V_6_we0,
        d0 => q_blocks_data_M_elems_V_6_d0,
        address1 => q_blocks_data_M_elems_V_6_address1,
        ce1 => q_blocks_data_M_elems_V_6_ce1,
        q1 => q_blocks_data_M_elems_V_6_q1);

    q_blocks_data_M_elems_V_7_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_7_address0,
        ce0 => q_blocks_data_M_elems_V_7_ce0,
        we0 => q_blocks_data_M_elems_V_7_we0,
        d0 => q_blocks_data_M_elems_V_7_d0,
        address1 => q_blocks_data_M_elems_V_7_address1,
        ce1 => q_blocks_data_M_elems_V_7_ce1,
        q1 => q_blocks_data_M_elems_V_7_q1);

    q_blocks_data_M_elems_V_0_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_0_1_address0,
        ce0 => q_blocks_data_M_elems_V_0_1_ce0,
        we0 => q_blocks_data_M_elems_V_0_1_we0,
        d0 => trunc_ln87_fu_1445_p1,
        address1 => q_blocks_data_M_elems_V_0_1_address1,
        ce1 => q_blocks_data_M_elems_V_0_1_ce1,
        q1 => q_blocks_data_M_elems_V_0_1_q1);

    q_blocks_data_M_elems_V_1_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_1_1_address0,
        ce0 => q_blocks_data_M_elems_V_1_1_ce0,
        we0 => q_blocks_data_M_elems_V_1_1_we0,
        d0 => q_blocks_data_M_elems_V_1_1_d0,
        address1 => q_blocks_data_M_elems_V_1_1_address1,
        ce1 => q_blocks_data_M_elems_V_1_1_ce1,
        q1 => q_blocks_data_M_elems_V_1_1_q1);

    q_blocks_data_M_elems_V_2_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_2_1_address0,
        ce0 => q_blocks_data_M_elems_V_2_1_ce0,
        we0 => q_blocks_data_M_elems_V_2_1_we0,
        d0 => q_blocks_data_M_elems_V_2_1_d0,
        address1 => q_blocks_data_M_elems_V_2_1_address1,
        ce1 => q_blocks_data_M_elems_V_2_1_ce1,
        q1 => q_blocks_data_M_elems_V_2_1_q1);

    q_blocks_data_M_elems_V_3_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_3_1_address0,
        ce0 => q_blocks_data_M_elems_V_3_1_ce0,
        we0 => q_blocks_data_M_elems_V_3_1_we0,
        d0 => q_blocks_data_M_elems_V_3_1_d0,
        address1 => q_blocks_data_M_elems_V_3_1_address1,
        ce1 => q_blocks_data_M_elems_V_3_1_ce1,
        q1 => q_blocks_data_M_elems_V_3_1_q1);

    q_blocks_data_M_elems_V_4_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_4_1_address0,
        ce0 => q_blocks_data_M_elems_V_4_1_ce0,
        we0 => q_blocks_data_M_elems_V_4_1_we0,
        d0 => q_blocks_data_M_elems_V_4_1_d0,
        address1 => q_blocks_data_M_elems_V_4_1_address1,
        ce1 => q_blocks_data_M_elems_V_4_1_ce1,
        q1 => q_blocks_data_M_elems_V_4_1_q1);

    q_blocks_data_M_elems_V_5_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_5_1_address0,
        ce0 => q_blocks_data_M_elems_V_5_1_ce0,
        we0 => q_blocks_data_M_elems_V_5_1_we0,
        d0 => q_blocks_data_M_elems_V_5_1_d0,
        address1 => q_blocks_data_M_elems_V_5_1_address1,
        ce1 => q_blocks_data_M_elems_V_5_1_ce1,
        q1 => q_blocks_data_M_elems_V_5_1_q1);

    q_blocks_data_M_elems_V_6_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_6_1_address0,
        ce0 => q_blocks_data_M_elems_V_6_1_ce0,
        we0 => q_blocks_data_M_elems_V_6_1_we0,
        d0 => q_blocks_data_M_elems_V_6_1_d0,
        address1 => q_blocks_data_M_elems_V_6_1_address1,
        ce1 => q_blocks_data_M_elems_V_6_1_ce1,
        q1 => q_blocks_data_M_elems_V_6_1_q1);

    q_blocks_data_M_elems_V_7_1_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_7_1_address0,
        ce0 => q_blocks_data_M_elems_V_7_1_ce0,
        we0 => q_blocks_data_M_elems_V_7_1_we0,
        d0 => q_blocks_data_M_elems_V_7_1_d0,
        address1 => q_blocks_data_M_elems_V_7_1_address1,
        ce1 => q_blocks_data_M_elems_V_7_1_ce1,
        q1 => q_blocks_data_M_elems_V_7_1_q1);

    q_blocks_data_M_elems_V_0_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_0_2_address0,
        ce0 => q_blocks_data_M_elems_V_0_2_ce0,
        we0 => q_blocks_data_M_elems_V_0_2_we0,
        d0 => trunc_ln87_fu_1445_p1,
        address1 => q_blocks_data_M_elems_V_0_2_address1,
        ce1 => q_blocks_data_M_elems_V_0_2_ce1,
        q1 => q_blocks_data_M_elems_V_0_2_q1);

    q_blocks_data_M_elems_V_1_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_1_2_address0,
        ce0 => q_blocks_data_M_elems_V_1_2_ce0,
        we0 => q_blocks_data_M_elems_V_1_2_we0,
        d0 => q_blocks_data_M_elems_V_1_2_d0,
        address1 => q_blocks_data_M_elems_V_1_2_address1,
        ce1 => q_blocks_data_M_elems_V_1_2_ce1,
        q1 => q_blocks_data_M_elems_V_1_2_q1);

    q_blocks_data_M_elems_V_2_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_2_2_address0,
        ce0 => q_blocks_data_M_elems_V_2_2_ce0,
        we0 => q_blocks_data_M_elems_V_2_2_we0,
        d0 => q_blocks_data_M_elems_V_2_2_d0,
        address1 => q_blocks_data_M_elems_V_2_2_address1,
        ce1 => q_blocks_data_M_elems_V_2_2_ce1,
        q1 => q_blocks_data_M_elems_V_2_2_q1);

    q_blocks_data_M_elems_V_3_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_3_2_address0,
        ce0 => q_blocks_data_M_elems_V_3_2_ce0,
        we0 => q_blocks_data_M_elems_V_3_2_we0,
        d0 => q_blocks_data_M_elems_V_3_2_d0,
        address1 => q_blocks_data_M_elems_V_3_2_address1,
        ce1 => q_blocks_data_M_elems_V_3_2_ce1,
        q1 => q_blocks_data_M_elems_V_3_2_q1);

    q_blocks_data_M_elems_V_4_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_4_2_address0,
        ce0 => q_blocks_data_M_elems_V_4_2_ce0,
        we0 => q_blocks_data_M_elems_V_4_2_we0,
        d0 => q_blocks_data_M_elems_V_4_2_d0,
        address1 => q_blocks_data_M_elems_V_4_2_address1,
        ce1 => q_blocks_data_M_elems_V_4_2_ce1,
        q1 => q_blocks_data_M_elems_V_4_2_q1);

    q_blocks_data_M_elems_V_5_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_5_2_address0,
        ce0 => q_blocks_data_M_elems_V_5_2_ce0,
        we0 => q_blocks_data_M_elems_V_5_2_we0,
        d0 => q_blocks_data_M_elems_V_5_2_d0,
        address1 => q_blocks_data_M_elems_V_5_2_address1,
        ce1 => q_blocks_data_M_elems_V_5_2_ce1,
        q1 => q_blocks_data_M_elems_V_5_2_q1);

    q_blocks_data_M_elems_V_6_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_6_2_address0,
        ce0 => q_blocks_data_M_elems_V_6_2_ce0,
        we0 => q_blocks_data_M_elems_V_6_2_we0,
        d0 => q_blocks_data_M_elems_V_6_2_d0,
        address1 => q_blocks_data_M_elems_V_6_2_address1,
        ce1 => q_blocks_data_M_elems_V_6_2_ce1,
        q1 => q_blocks_data_M_elems_V_6_2_q1);

    q_blocks_data_M_elems_V_7_2_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_7_2_address0,
        ce0 => q_blocks_data_M_elems_V_7_2_ce0,
        we0 => q_blocks_data_M_elems_V_7_2_we0,
        d0 => q_blocks_data_M_elems_V_7_2_d0,
        address1 => q_blocks_data_M_elems_V_7_2_address1,
        ce1 => q_blocks_data_M_elems_V_7_2_ce1,
        q1 => q_blocks_data_M_elems_V_7_2_q1);

    q_blocks_data_M_elems_V_0_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_0_3_address0,
        ce0 => q_blocks_data_M_elems_V_0_3_ce0,
        we0 => q_blocks_data_M_elems_V_0_3_we0,
        d0 => trunc_ln87_fu_1445_p1,
        address1 => q_blocks_data_M_elems_V_0_3_address1,
        ce1 => q_blocks_data_M_elems_V_0_3_ce1,
        q1 => q_blocks_data_M_elems_V_0_3_q1);

    q_blocks_data_M_elems_V_1_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_1_3_address0,
        ce0 => q_blocks_data_M_elems_V_1_3_ce0,
        we0 => q_blocks_data_M_elems_V_1_3_we0,
        d0 => q_blocks_data_M_elems_V_1_3_d0,
        address1 => q_blocks_data_M_elems_V_1_3_address1,
        ce1 => q_blocks_data_M_elems_V_1_3_ce1,
        q1 => q_blocks_data_M_elems_V_1_3_q1);

    q_blocks_data_M_elems_V_2_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_2_3_address0,
        ce0 => q_blocks_data_M_elems_V_2_3_ce0,
        we0 => q_blocks_data_M_elems_V_2_3_we0,
        d0 => q_blocks_data_M_elems_V_2_3_d0,
        address1 => q_blocks_data_M_elems_V_2_3_address1,
        ce1 => q_blocks_data_M_elems_V_2_3_ce1,
        q1 => q_blocks_data_M_elems_V_2_3_q1);

    q_blocks_data_M_elems_V_3_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_3_3_address0,
        ce0 => q_blocks_data_M_elems_V_3_3_ce0,
        we0 => q_blocks_data_M_elems_V_3_3_we0,
        d0 => q_blocks_data_M_elems_V_3_3_d0,
        address1 => q_blocks_data_M_elems_V_3_3_address1,
        ce1 => q_blocks_data_M_elems_V_3_3_ce1,
        q1 => q_blocks_data_M_elems_V_3_3_q1);

    q_blocks_data_M_elems_V_4_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_4_3_address0,
        ce0 => q_blocks_data_M_elems_V_4_3_ce0,
        we0 => q_blocks_data_M_elems_V_4_3_we0,
        d0 => q_blocks_data_M_elems_V_4_3_d0,
        address1 => q_blocks_data_M_elems_V_4_3_address1,
        ce1 => q_blocks_data_M_elems_V_4_3_ce1,
        q1 => q_blocks_data_M_elems_V_4_3_q1);

    q_blocks_data_M_elems_V_5_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_5_3_address0,
        ce0 => q_blocks_data_M_elems_V_5_3_ce0,
        we0 => q_blocks_data_M_elems_V_5_3_we0,
        d0 => q_blocks_data_M_elems_V_5_3_d0,
        address1 => q_blocks_data_M_elems_V_5_3_address1,
        ce1 => q_blocks_data_M_elems_V_5_3_ce1,
        q1 => q_blocks_data_M_elems_V_5_3_q1);

    q_blocks_data_M_elems_V_6_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_6_3_address0,
        ce0 => q_blocks_data_M_elems_V_6_3_ce0,
        we0 => q_blocks_data_M_elems_V_6_3_we0,
        d0 => q_blocks_data_M_elems_V_6_3_d0,
        address1 => q_blocks_data_M_elems_V_6_3_address1,
        ce1 => q_blocks_data_M_elems_V_6_3_ce1,
        q1 => q_blocks_data_M_elems_V_6_3_q1);

    q_blocks_data_M_elems_V_7_3_U : component ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_blocks_data_M_elems_V_7_3_address0,
        ce0 => q_blocks_data_M_elems_V_7_3_ce0,
        we0 => q_blocks_data_M_elems_V_7_3_we0,
        d0 => q_blocks_data_M_elems_V_7_3_d0,
        address1 => q_blocks_data_M_elems_V_7_3_address1,
        ce1 => q_blocks_data_M_elems_V_7_3_ce1,
        q1 => q_blocks_data_M_elems_V_7_3_q1);

    mul_32s_32s_54_1_1_U850 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_0_q1,
        din1 => r_V_555_fu_1638_p1,
        dout => r_V_555_fu_1638_p2);

    mul_32s_32s_54_1_1_U851 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_1_q1,
        din1 => r_V_557_fu_1670_p1,
        dout => r_V_557_fu_1670_p2);

    mul_32s_32s_54_1_1_U852 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_2_q1,
        din1 => r_V_559_fu_1700_p1,
        dout => r_V_559_fu_1700_p2);

    mul_32s_32s_54_1_1_U853 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_3_q1,
        din1 => r_V_561_fu_1714_p1,
        dout => r_V_561_fu_1714_p2);

    mul_32s_32s_54_1_1_U854 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_4_q1,
        din1 => r_V_563_fu_1728_p1,
        dout => r_V_563_fu_1728_p2);

    mul_32s_32s_54_1_1_U855 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_0_1_q1,
        din1 => r_V_573_fu_1738_p1,
        dout => r_V_573_fu_1738_p2);

    mul_32s_32s_54_1_1_U856 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_1_1_q1,
        din1 => r_V_575_fu_1766_p1,
        dout => r_V_575_fu_1766_p2);

    mul_32s_32s_54_1_1_U857 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_2_1_q1,
        din1 => r_V_577_fu_1792_p1,
        dout => r_V_577_fu_1792_p2);

    mul_32s_32s_54_1_1_U858 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_3_1_q1,
        din1 => r_V_579_fu_1802_p1,
        dout => r_V_579_fu_1802_p2);

    mul_32s_32s_54_1_1_U859 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_4_1_q1,
        din1 => r_V_581_fu_1812_p1,
        dout => r_V_581_fu_1812_p2);

    mul_32s_32s_54_1_1_U860 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_0_2_q1,
        din1 => r_V_591_fu_1822_p1,
        dout => r_V_591_fu_1822_p2);

    mul_32s_32s_54_1_1_U861 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_1_2_q1,
        din1 => r_V_593_fu_1850_p1,
        dout => r_V_593_fu_1850_p2);

    mul_32s_32s_54_1_1_U862 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_2_2_q1,
        din1 => r_V_595_fu_1876_p1,
        dout => r_V_595_fu_1876_p2);

    mul_32s_32s_54_1_1_U863 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_3_2_q1,
        din1 => r_V_597_fu_1886_p1,
        dout => r_V_597_fu_1886_p2);

    mul_32s_32s_54_1_1_U864 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_4_2_q1,
        din1 => r_V_599_fu_1896_p1,
        dout => r_V_599_fu_1896_p2);

    mul_32s_32s_54_1_1_U865 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_0_3_q1,
        din1 => r_V_609_fu_1906_p1,
        dout => r_V_609_fu_1906_p2);

    mul_32s_32s_54_1_1_U866 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_1_3_q1,
        din1 => r_V_611_fu_1934_p1,
        dout => r_V_611_fu_1934_p2);

    mul_32s_32s_54_1_1_U867 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_2_3_q1,
        din1 => r_V_613_fu_1960_p1,
        dout => r_V_613_fu_1960_p2);

    mul_32s_32s_54_1_1_U868 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_3_3_q1,
        din1 => r_V_615_fu_1970_p1,
        dout => r_V_615_fu_1970_p2);

    mul_32s_32s_54_1_1_U869 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_4_3_q1,
        din1 => r_V_617_fu_1980_p1,
        dout => r_V_617_fu_1980_p2);

    mul_32s_32s_54_1_1_U870 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_564_reg_3688,
        din1 => r_V_565_fu_2068_p1,
        dout => r_V_565_fu_2068_p2);

    mul_32s_32s_54_1_1_U871 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_6_q1,
        din1 => r_V_567_fu_2105_p1,
        dout => r_V_567_fu_2105_p2);

    mul_32s_32s_54_1_1_U872 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_7_q1,
        din1 => r_V_569_fu_2142_p1,
        dout => r_V_569_fu_2142_p2);

    mul_32s_32s_54_1_1_U873 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_582_reg_3723,
        din1 => r_V_583_fu_2243_p1,
        dout => r_V_583_fu_2243_p2);

    mul_32s_32s_54_1_1_U874 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_6_1_q1,
        din1 => r_V_585_fu_2277_p1,
        dout => r_V_585_fu_2277_p2);

    mul_32s_32s_54_1_1_U875 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_7_1_q1,
        din1 => r_V_587_fu_2311_p1,
        dout => r_V_587_fu_2311_p2);

    mul_32s_32s_54_1_1_U876 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_600_reg_3758,
        din1 => r_V_601_fu_2412_p1,
        dout => r_V_601_fu_2412_p2);

    mul_32s_32s_54_1_1_U877 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_6_2_q1,
        din1 => r_V_603_fu_2446_p1,
        dout => r_V_603_fu_2446_p2);

    mul_32s_32s_54_1_1_U878 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_7_2_q1,
        din1 => r_V_605_fu_2480_p1,
        dout => r_V_605_fu_2480_p2);

    mul_32s_32s_54_1_1_U879 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_618_reg_3793,
        din1 => r_V_619_fu_2581_p1,
        dout => r_V_619_fu_2581_p2);

    mul_32s_32s_54_1_1_U880 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_6_3_q1,
        din1 => r_V_621_fu_2615_p1,
        dout => r_V_621_fu_2615_p2);

    mul_32s_32s_54_1_1_U881 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => q_blocks_data_M_elems_V_7_3_q1,
        din1 => r_V_623_fu_2649_p1,
        dout => r_V_623_fu_2649_p2);

    mul_32s_20ns_52_1_1_U882 : component ViT_act_mul_32s_20ns_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 20,
        dout_WIDTH => 52)
    port map (
        din0 => attn_addend_V_reg_3828,
        din1 => r_V_571_fu_2819_p1,
        dout => r_V_571_fu_2819_p2);

    mux_32_32_1_1_U883 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_blocks_V_12_fu_2800_p3,
        din1 => attn_blocks_V_13_fu_2792_p3,
        din2 => attn_blocks_V_14_fu_2784_p3,
        din3 => lhs_280_fu_2848_p4,
        dout => lhs_280_fu_2848_p5);

    mul_32s_20ns_52_1_1_U884 : component ViT_act_mul_32s_20ns_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 20,
        dout_WIDTH => 52)
    port map (
        din0 => attn_addend_V_2_reg_3833,
        din1 => r_V_589_fu_2951_p1,
        dout => r_V_589_fu_2951_p2);

    mux_32_32_1_1_U885 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_blocks_V_15_fu_2776_p3,
        din1 => attn_blocks_V_16_fu_2768_p3,
        din2 => attn_blocks_V_17_fu_2760_p3,
        din3 => lhs_288_fu_2971_p4,
        dout => lhs_288_fu_2971_p5);

    mul_32s_20ns_52_1_1_U886 : component ViT_act_mul_32s_20ns_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 20,
        dout_WIDTH => 52)
    port map (
        din0 => attn_addend_V_4_reg_3838,
        din1 => r_V_607_fu_3056_p1,
        dout => r_V_607_fu_3056_p2);

    mux_32_32_1_1_U887 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_blocks_V_18_fu_2752_p3,
        din1 => attn_blocks_V_19_fu_2744_p3,
        din2 => attn_blocks_V_20_fu_2736_p3,
        din3 => lhs_296_fu_3076_p4,
        dout => lhs_296_fu_3076_p5);

    mul_32s_20ns_52_1_1_U888 : component ViT_act_mul_32s_20ns_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 20,
        dout_WIDTH => 52)
    port map (
        din0 => attn_addend_V_6_reg_3843,
        din1 => r_V_625_fu_3161_p1,
        dout => r_V_625_fu_3161_p2);

    mux_32_32_1_1_U889 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_blocks_V_21_fu_2728_p3,
        din1 => attn_blocks_V_22_fu_2720_p3,
        din2 => attn_blocks_V_23_fu_2712_p3,
        din3 => lhs_304_fu_3181_p4,
        dout => lhs_304_fu_3181_p5);

    flow_control_loop_pipe_U : component ViT_act_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dim_block_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_758)) then
                if ((icmp_ln75_fu_1188_p2 = ap_const_lv1_0)) then 
                    dim_block_fu_158 <= add_ln79_fu_1365_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dim_block_fu_158 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten47_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_758)) then
                if ((icmp_ln75_fu_1188_p2 = ap_const_lv1_0)) then 
                    indvar_flatten47_fu_222 <= add_ln75_1_fu_1194_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten47_fu_222 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_758)) then
                if ((icmp_ln75_fu_1188_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_214 <= select_ln77_4_fu_1377_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_214 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    k_patch_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_758)) then
                if ((icmp_ln75_fu_1188_p2 = ap_const_lv1_0)) then 
                    k_patch_fu_210 <= select_ln77_3_fu_1357_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_patch_fu_210 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    q_patch_base_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_758)) then
                if ((icmp_ln75_fu_1188_p2 = ap_const_lv1_0)) then 
                    q_patch_base_fu_218 <= select_ln75_1_fu_1223_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    q_patch_base_fu_218 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln77_reg_3497_pp0_iter1_reg <= select_ln77_reg_3497;
                    zext_ln79_reg_3513(4 downto 0) <= zext_ln79_fu_1410_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                attn_addend_V_2_reg_3833 <= ret_V_267_fu_2317_p2(53 downto 22);
                attn_addend_V_4_reg_3838 <= ret_V_274_fu_2486_p2(53 downto 22);
                attn_addend_V_6_reg_3843 <= ret_V_281_fu_2655_p2(53 downto 22);
                attn_addend_V_reg_3828 <= ret_V_260_fu_2148_p2(53 downto 22);
                icmp_ln121_reg_3669 <= icmp_ln121_fu_1551_p2;
                icmp_ln121_reg_3669_pp0_iter3_reg <= icmp_ln121_reg_3669;
                icmp_ln121_reg_3669_pp0_iter4_reg <= icmp_ln121_reg_3669_pp0_iter3_reg;
                r_V_559_reg_3708 <= r_V_559_fu_1700_p2;
                r_V_561_reg_3713 <= r_V_561_fu_1714_p2;
                r_V_563_reg_3718 <= r_V_563_fu_1728_p2;
                r_V_577_reg_3743 <= r_V_577_fu_1792_p2;
                r_V_579_reg_3748 <= r_V_579_fu_1802_p2;
                r_V_581_reg_3753 <= r_V_581_fu_1812_p2;
                r_V_595_reg_3778 <= r_V_595_fu_1876_p2;
                r_V_597_reg_3783 <= r_V_597_fu_1886_p2;
                r_V_599_reg_3788 <= r_V_599_fu_1896_p2;
                r_V_613_reg_3813 <= r_V_613_fu_1960_p2;
                r_V_615_reg_3818 <= r_V_615_fu_1970_p2;
                r_V_617_reg_3823 <= r_V_617_fu_1980_p2;
                select_ln77_reg_3497_pp0_iter2_reg <= select_ln77_reg_3497_pp0_iter1_reg;
                select_ln77_reg_3497_pp0_iter3_reg <= select_ln77_reg_3497_pp0_iter2_reg;
                select_ln77_reg_3497_pp0_iter4_reg <= select_ln77_reg_3497_pp0_iter3_reg;
                tmp_200_reg_3683 <= k_stream_dout(191 downto 160);
                tmp_481_reg_3703 <= ret_V_fu_1676_p2(53 downto 22);
                tmp_488_reg_3738 <= ret_V_261_fu_1772_p2(53 downto 22);
                tmp_495_reg_3773 <= ret_V_268_fu_1856_p2(53 downto 22);
                tmp_502_reg_3808 <= ret_V_275_fu_1940_p2(53 downto 22);
                trunc_ln91_6_reg_3673 <= k_stream_dout(223 downto 192);
                trunc_ln91_7_reg_3678 <= k_stream_dout(255 downto 224);
                    zext_ln79_reg_3513_pp0_iter2_reg(4 downto 0) <= zext_ln79_reg_3513(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_blocks_V_10_fu_202 <= attn_blocks_V_42_fu_3247_p3;
                attn_blocks_V_11_fu_206 <= attn_blocks_V_41_fu_3239_p3;
                attn_blocks_V_1_fu_166 <= attn_blocks_V_27_fu_2932_p3;
                attn_blocks_V_2_fu_170 <= attn_blocks_V_26_fu_2924_p3;
                attn_blocks_V_3_fu_174 <= attn_blocks_V_33_fu_3045_p3;
                attn_blocks_V_4_fu_178 <= attn_blocks_V_32_fu_3037_p3;
                attn_blocks_V_5_fu_182 <= attn_blocks_V_31_fu_3029_p3;
                attn_blocks_V_6_fu_186 <= attn_blocks_V_38_fu_3150_p3;
                attn_blocks_V_7_fu_190 <= attn_blocks_V_37_fu_3142_p3;
                attn_blocks_V_8_fu_194 <= attn_blocks_V_36_fu_3134_p3;
                attn_blocks_V_9_fu_198 <= attn_blocks_V_43_fu_3255_p3;
                attn_blocks_V_fu_162 <= attn_blocks_V_28_fu_2940_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_564_reg_3688 <= q_blocks_data_M_elems_V_5_q1;
                r_V_582_reg_3723 <= q_blocks_data_M_elems_V_5_1_q1;
                r_V_600_reg_3758 <= q_blocks_data_M_elems_V_5_2_q1;
                r_V_618_reg_3793 <= q_blocks_data_M_elems_V_5_3_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln75_fu_1188_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln77_1_reg_3505 <= select_ln77_1_fu_1337_p3;
                select_ln77_2_reg_3509 <= select_ln77_2_fu_1349_p3;
                select_ln77_reg_3497 <= select_ln77_fu_1291_p3;
            end if;
        end if;
    end process;
    zext_ln79_reg_3513(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln79_reg_3513_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln75_1_fu_1194_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten47_load) + unsigned(ap_const_lv17_1));
    add_ln75_fu_1203_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_q_patch_base_2) + unsigned(ap_const_lv8_4));
    add_ln77_1_fu_1371_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv13_1));
    add_ln77_fu_1279_p2 <= std_logic_vector(unsigned(select_ln75_fu_1215_p3) + unsigned(ap_const_lv8_1));
    add_ln79_fu_1365_p2 <= std_logic_vector(unsigned(select_ln77_fu_1291_p3) + unsigned(ap_const_lv5_1));
    and_ln75_fu_1273_p2 <= (xor_ln75_fu_1261_p2 and icmp_ln79_fu_1267_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_done_reg, q_stream_empty_n, select_ln77_1_reg_3505, k_stream_empty_n, qxk_stream_full_n, icmp_ln121_reg_3669_pp0_iter4_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (qxk_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((k_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((select_ln77_1_reg_3505 = ap_const_lv1_0) and (q_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_done_reg, q_stream_empty_n, select_ln77_1_reg_3505, k_stream_empty_n, qxk_stream_full_n, icmp_ln121_reg_3669_pp0_iter4_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (qxk_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((k_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((select_ln77_1_reg_3505 = ap_const_lv1_0) and (q_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_done_reg, q_stream_empty_n, select_ln77_1_reg_3505, k_stream_empty_n, qxk_stream_full_n, icmp_ln121_reg_3669_pp0_iter4_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (qxk_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((k_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((select_ln77_1_reg_3505 = ap_const_lv1_0) and (q_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(q_stream_empty_n, select_ln77_1_reg_3505)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((select_ln77_1_reg_3505 = ap_const_lv1_0) and (q_stream_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(k_stream_empty_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (k_stream_empty_n = ap_const_logic_0);
    end process;

        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_assign_proc : process(qxk_stream_full_n, icmp_ln121_reg_3669_pp0_iter4_reg)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (qxk_stream_full_n = ap_const_logic_0));
    end process;


    ap_condition_758_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_758 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln75_fu_1188_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln75_fu_1188_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_dim_block_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dim_block_fu_158, ap_loop_init, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_dim_block_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_dim_block_load <= dim_block_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten47_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten47_fu_222, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten47_load <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_indvar_flatten47_load <= indvar_flatten47_fu_222;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_214, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_214;
        end if; 
    end process;


    ap_sig_allocacmp_k_patch_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_patch_fu_210, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_k_patch_3 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_k_patch_3 <= k_patch_fu_210;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_base_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, q_patch_base_fu_218, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_q_patch_base_2 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_q_patch_base_2 <= q_patch_base_fu_218;
        end if; 
    end process;

    attn_addend_V_1_fu_2825_p4 <= r_V_571_fu_2819_p2(51 downto 22);
    attn_addend_V_3_fu_2957_p4 <= r_V_589_fu_2951_p2(51 downto 22);
    attn_addend_V_5_fu_3062_p4 <= r_V_607_fu_3056_p2(51 downto 22);
    attn_addend_V_7_fu_3167_p4 <= r_V_625_fu_3161_p2(51 downto 22);
    attn_blocks_V_12_fu_2800_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_fu_162;
    attn_blocks_V_13_fu_2792_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_1_fu_166;
    attn_blocks_V_14_fu_2784_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_2_fu_170;
    attn_blocks_V_15_fu_2776_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_3_fu_174;
    attn_blocks_V_16_fu_2768_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_4_fu_178;
    attn_blocks_V_17_fu_2760_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_5_fu_182;
    attn_blocks_V_18_fu_2752_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_6_fu_186;
    attn_blocks_V_19_fu_2744_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_7_fu_190;
    attn_blocks_V_20_fu_2736_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_8_fu_194;
    attn_blocks_V_21_fu_2728_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_9_fu_198;
    attn_blocks_V_22_fu_2720_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_10_fu_202;
    attn_blocks_V_23_fu_2712_p3 <= 
        ap_const_lv32_0 when (icmp_ln93_fu_2707_p2(0) = '1') else 
        attn_blocks_V_11_fu_206;
    attn_blocks_V_24_fu_2904_p3 <= 
        attn_blocks_V_14_fu_2784_p3 when (or_ln808_1_fu_2898_p2(0) = '1') else 
        ap_const_lv32_0;
    attn_blocks_V_25_fu_2912_p2 <= std_logic_vector(signed(lhs_280_fu_2848_p5) + signed(sext_ln818_fu_2835_p1));
    attn_blocks_V_26_fu_2924_p3 <= 
        attn_blocks_V_24_fu_2904_p3 when (or_ln813_fu_2918_p2(0) = '1') else 
        attn_blocks_V_25_fu_2912_p2;
    attn_blocks_V_27_fu_2932_p3 <= 
        attn_blocks_V_25_fu_2912_p2 when (icmp_ln808_1_fu_2880_p2(0) = '1') else 
        attn_blocks_V_13_fu_2792_p3;
    attn_blocks_V_28_fu_2940_p3 <= 
        attn_blocks_V_25_fu_2912_p2 when (icmp_ln808_fu_2874_p2(0) = '1') else 
        attn_blocks_V_12_fu_2800_p3;
    attn_blocks_V_29_fu_3015_p3 <= 
        attn_blocks_V_17_fu_2760_p3 when (or_ln808_3_fu_3009_p2(0) = '1') else 
        ap_const_lv32_0;
    attn_blocks_V_30_fu_3023_p2 <= std_logic_vector(signed(lhs_288_fu_2971_p5) + signed(sext_ln818_1_fu_2967_p1));
    attn_blocks_V_31_fu_3029_p3 <= 
        attn_blocks_V_29_fu_3015_p3 when (or_ln813_fu_2918_p2(0) = '1') else 
        attn_blocks_V_30_fu_3023_p2;
    attn_blocks_V_32_fu_3037_p3 <= 
        attn_blocks_V_30_fu_3023_p2 when (icmp_ln808_1_fu_2880_p2(0) = '1') else 
        attn_blocks_V_16_fu_2768_p3;
    attn_blocks_V_33_fu_3045_p3 <= 
        attn_blocks_V_30_fu_3023_p2 when (icmp_ln808_fu_2874_p2(0) = '1') else 
        attn_blocks_V_15_fu_2776_p3;
    attn_blocks_V_34_fu_3120_p3 <= 
        attn_blocks_V_20_fu_2736_p3 when (or_ln808_5_fu_3114_p2(0) = '1') else 
        ap_const_lv32_0;
    attn_blocks_V_35_fu_3128_p2 <= std_logic_vector(signed(lhs_296_fu_3076_p5) + signed(sext_ln818_2_fu_3072_p1));
    attn_blocks_V_36_fu_3134_p3 <= 
        attn_blocks_V_34_fu_3120_p3 when (or_ln813_fu_2918_p2(0) = '1') else 
        attn_blocks_V_35_fu_3128_p2;
    attn_blocks_V_37_fu_3142_p3 <= 
        attn_blocks_V_35_fu_3128_p2 when (icmp_ln808_1_fu_2880_p2(0) = '1') else 
        attn_blocks_V_19_fu_2744_p3;
    attn_blocks_V_38_fu_3150_p3 <= 
        attn_blocks_V_35_fu_3128_p2 when (icmp_ln808_fu_2874_p2(0) = '1') else 
        attn_blocks_V_18_fu_2752_p3;
    attn_blocks_V_39_fu_3225_p3 <= 
        attn_blocks_V_23_fu_2712_p3 when (or_ln808_7_fu_3219_p2(0) = '1') else 
        ap_const_lv32_0;
    attn_blocks_V_40_fu_3233_p2 <= std_logic_vector(signed(lhs_304_fu_3181_p5) + signed(sext_ln818_3_fu_3177_p1));
    attn_blocks_V_41_fu_3239_p3 <= 
        attn_blocks_V_39_fu_3225_p3 when (or_ln813_fu_2918_p2(0) = '1') else 
        attn_blocks_V_40_fu_3233_p2;
    attn_blocks_V_42_fu_3247_p3 <= 
        attn_blocks_V_40_fu_3233_p2 when (icmp_ln808_1_fu_2880_p2(0) = '1') else 
        attn_blocks_V_22_fu_2720_p3;
    attn_blocks_V_43_fu_3255_p3 <= 
        attn_blocks_V_40_fu_3233_p2 when (icmp_ln808_fu_2874_p2(0) = '1') else 
        attn_blocks_V_21_fu_2728_p3;
    brmerge_fu_1182_p2 <= (icmp_fu_1170_p2 or cmp31_not_fu_1176_p2);
    brmerge_mid1_fu_1331_p2 <= (icmp443_fu_1319_p2 or cmp31_not_mid1_fu_1325_p2);
    cmp31_not_fu_1176_p2 <= "1" when (unsigned(empty_fu_1154_p2) > unsigned(ap_const_lv9_80)) else "0";
    cmp31_not_mid139_fu_1235_p2 <= "1" when (unsigned(add_ln75_fu_1203_p2) > unsigned(ap_const_lv8_80)) else "0";
    cmp31_not_mid1_fu_1325_p2 <= "1" when (unsigned(p_mid1_fu_1303_p2) > unsigned(ap_const_lv9_80)) else "0";
    empty_205_fu_1249_p1 <= ap_sig_allocacmp_k_patch_3(2 - 1 downto 0);
    empty_206_fu_1345_p1 <= add_ln77_fu_1279_p2(2 - 1 downto 0);
    empty_fu_1154_p2 <= std_logic_vector(unsigned(zext_ln77_fu_1150_p1) + unsigned(zext_ln75_fu_1146_p1));
    icmp443_fu_1319_p2 <= "0" when (tmp_472_fu_1309_p4 = ap_const_lv6_0) else "1";
    icmp_fu_1170_p2 <= "0" when (tmp_471_fu_1160_p4 = ap_const_lv6_0) else "1";
    icmp_ln121_fu_1551_p2 <= "1" when (select_ln77_reg_3497_pp0_iter1_reg = ap_const_lv5_17) else "0";
    icmp_ln1420_14_fu_2997_p2 <= "0" when (sext_ln813_46_fu_2987_p1 = sub_ln1420_14_fu_2991_p2) else "1";
    icmp_ln1420_15_fu_3102_p2 <= "0" when (sext_ln813_48_fu_3092_p1 = sub_ln1420_15_fu_3096_p2) else "1";
    icmp_ln1420_16_fu_3207_p2 <= "0" when (sext_ln813_50_fu_3197_p1 = sub_ln1420_16_fu_3201_p2) else "1";
    icmp_ln1420_fu_2886_p2 <= "0" when (sext_ln813_44_fu_2864_p1 = sub_ln1420_fu_2868_p2) else "1";
    icmp_ln75_fu_1188_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten47_load = ap_const_lv17_18F18) else "0";
    icmp_ln77_fu_1209_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv13_C18) else "0";
    icmp_ln79_fu_1267_p2 <= "1" when (ap_sig_allocacmp_dim_block_load = ap_const_lv5_18) else "0";
    icmp_ln808_1_fu_2880_p2 <= "1" when (trunc_ln_fu_2839_p4 = ap_const_lv2_1) else "0";
    icmp_ln808_fu_2874_p2 <= "1" when (trunc_ln_fu_2839_p4 = ap_const_lv2_0) else "0";
    icmp_ln93_fu_2707_p2 <= "1" when (select_ln77_reg_3497_pp0_iter4_reg = ap_const_lv5_0) else "0";

    k_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, k_stream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            k_stream_blk_n <= k_stream_empty_n;
        else 
            k_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    k_stream_read_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_stream_read <= ap_const_logic_1;
        else 
            k_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    lhs_274_fu_1986_p3 <= (tmp_481_reg_3703 & ap_const_lv22_0);
    lhs_275_fu_2008_p3 <= (tmp_482_fu_1998_p4 & ap_const_lv22_0);
    lhs_276_fu_2031_p3 <= (tmp_483_fu_2021_p4 & ap_const_lv22_0);
    lhs_277_fu_2054_p3 <= (tmp_484_fu_2044_p4 & ap_const_lv22_0);
    lhs_278_fu_2090_p3 <= (tmp_485_fu_2080_p4 & ap_const_lv22_0);
    lhs_279_fu_2127_p3 <= (tmp_486_fu_2117_p4 & ap_const_lv22_0);
    lhs_280_fu_2848_p4 <= select_ln77_reg_3497_pp0_iter4_reg(4 downto 3);
    lhs_281_fu_1754_p3 <= (tmp_487_fu_1744_p4 & ap_const_lv22_0);
    lhs_282_fu_2164_p3 <= (tmp_488_reg_3738 & ap_const_lv22_0);
    lhs_283_fu_2186_p3 <= (tmp_489_fu_2176_p4 & ap_const_lv22_0);
    lhs_284_fu_2209_p3 <= (tmp_490_fu_2199_p4 & ap_const_lv22_0);
    lhs_285_fu_2232_p3 <= (tmp_491_fu_2222_p4 & ap_const_lv22_0);
    lhs_286_fu_2265_p3 <= (tmp_492_fu_2255_p4 & ap_const_lv22_0);
    lhs_287_fu_2299_p3 <= (tmp_493_fu_2289_p4 & ap_const_lv22_0);
    lhs_288_fu_2971_p4 <= select_ln77_reg_3497_pp0_iter4_reg(4 downto 3);
    lhs_289_fu_1838_p3 <= (tmp_494_fu_1828_p4 & ap_const_lv22_0);
    lhs_290_fu_2333_p3 <= (tmp_495_reg_3773 & ap_const_lv22_0);
    lhs_291_fu_2355_p3 <= (tmp_496_fu_2345_p4 & ap_const_lv22_0);
    lhs_292_fu_2378_p3 <= (tmp_497_fu_2368_p4 & ap_const_lv22_0);
    lhs_293_fu_2401_p3 <= (tmp_498_fu_2391_p4 & ap_const_lv22_0);
    lhs_294_fu_2434_p3 <= (tmp_499_fu_2424_p4 & ap_const_lv22_0);
    lhs_295_fu_2468_p3 <= (tmp_500_fu_2458_p4 & ap_const_lv22_0);
    lhs_296_fu_3076_p4 <= select_ln77_reg_3497_pp0_iter4_reg(4 downto 3);
    lhs_297_fu_1922_p3 <= (tmp_501_fu_1912_p4 & ap_const_lv22_0);
    lhs_298_fu_2502_p3 <= (tmp_502_reg_3808 & ap_const_lv22_0);
    lhs_299_fu_2524_p3 <= (tmp_503_fu_2514_p4 & ap_const_lv22_0);
    lhs_300_fu_2547_p3 <= (tmp_504_fu_2537_p4 & ap_const_lv22_0);
    lhs_301_fu_2570_p3 <= (tmp_505_fu_2560_p4 & ap_const_lv22_0);
    lhs_302_fu_2603_p3 <= (tmp_506_fu_2593_p4 & ap_const_lv22_0);
    lhs_303_fu_2637_p3 <= (tmp_507_fu_2627_p4 & ap_const_lv22_0);
    lhs_304_fu_3181_p4 <= select_ln77_reg_3497_pp0_iter4_reg(4 downto 3);
    lhs_fu_1654_p3 <= (tmp_480_fu_1644_p4 & ap_const_lv22_0);
    or_ln77_fu_1285_p2 <= (icmp_ln77_fu_1209_p2 or and_ln75_fu_1273_p2);
    or_ln808_1_fu_2898_p2 <= (or_ln808_fu_2892_p2 or icmp_ln1420_fu_2886_p2);
    or_ln808_2_fu_3003_p2 <= (icmp_ln808_fu_2874_p2 or icmp_ln808_1_fu_2880_p2);
    or_ln808_3_fu_3009_p2 <= (or_ln808_2_fu_3003_p2 or icmp_ln1420_14_fu_2997_p2);
    or_ln808_4_fu_3108_p2 <= (icmp_ln808_fu_2874_p2 or icmp_ln808_1_fu_2880_p2);
    or_ln808_5_fu_3114_p2 <= (or_ln808_4_fu_3108_p2 or icmp_ln1420_15_fu_3102_p2);
    or_ln808_6_fu_3213_p2 <= (icmp_ln808_fu_2874_p2 or icmp_ln808_1_fu_2880_p2);
    or_ln808_7_fu_3219_p2 <= (or_ln808_6_fu_3213_p2 or icmp_ln1420_16_fu_3207_p2);
    or_ln808_fu_2892_p2 <= (icmp_ln808_fu_2874_p2 or icmp_ln808_1_fu_2880_p2);
    or_ln813_fu_2918_p2 <= (icmp_ln808_fu_2874_p2 or icmp_ln808_1_fu_2880_p2);
    p_mid1_fu_1303_p2 <= std_logic_vector(unsigned(zext_ln77_1_fu_1299_p1) + unsigned(zext_ln75_1_fu_1231_p1));
    q_blocks_data_M_elems_V_0_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_0_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_0_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_0_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_0_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_0_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_0_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_0_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_0_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_0_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_0_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_1_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_1_d0 <= q_stream_dout(63 downto 32);

    q_blocks_data_M_elems_V_1_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_1_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_1_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_2_d0 <= q_stream_dout(63 downto 32);

    q_blocks_data_M_elems_V_1_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_1_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_1_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_3_d0 <= q_stream_dout(63 downto 32);

    q_blocks_data_M_elems_V_1_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_1_d0 <= q_stream_dout(63 downto 32);

    q_blocks_data_M_elems_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_2_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_2_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_1_d0 <= q_stream_dout(95 downto 64);

    q_blocks_data_M_elems_V_2_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_2_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_2_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_2_d0 <= q_stream_dout(95 downto 64);

    q_blocks_data_M_elems_V_2_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_2_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_2_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_3_d0 <= q_stream_dout(95 downto 64);

    q_blocks_data_M_elems_V_2_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_2_d0 <= q_stream_dout(95 downto 64);

    q_blocks_data_M_elems_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_3_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_3_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_1_d0 <= q_stream_dout(127 downto 96);

    q_blocks_data_M_elems_V_3_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_3_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_3_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_2_d0 <= q_stream_dout(127 downto 96);

    q_blocks_data_M_elems_V_3_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_3_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_3_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_3_d0 <= q_stream_dout(127 downto 96);

    q_blocks_data_M_elems_V_3_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_3_d0 <= q_stream_dout(127 downto 96);

    q_blocks_data_M_elems_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_4_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_4_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_1_d0 <= q_stream_dout(159 downto 128);

    q_blocks_data_M_elems_V_4_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_4_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_4_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_2_d0 <= q_stream_dout(159 downto 128);

    q_blocks_data_M_elems_V_4_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_4_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_4_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_4_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_3_d0 <= q_stream_dout(159 downto 128);

    q_blocks_data_M_elems_V_4_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_4_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_4_d0 <= q_stream_dout(159 downto 128);

    q_blocks_data_M_elems_V_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_4_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_5_1_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_5_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_1_d0 <= q_stream_dout(191 downto 160);

    q_blocks_data_M_elems_V_5_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_5_2_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_5_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_2_d0 <= q_stream_dout(191 downto 160);

    q_blocks_data_M_elems_V_5_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_5_3_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_5_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_5_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_3_d0 <= q_stream_dout(191 downto 160);

    q_blocks_data_M_elems_V_5_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_5_address1 <= zext_ln79_reg_3513(5 - 1 downto 0);

    q_blocks_data_M_elems_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_5_d0 <= q_stream_dout(191 downto 160);

    q_blocks_data_M_elems_V_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_5_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_6_1_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_6_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_1_d0 <= q_stream_dout(223 downto 192);

    q_blocks_data_M_elems_V_6_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_6_2_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_6_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_2_d0 <= q_stream_dout(223 downto 192);

    q_blocks_data_M_elems_V_6_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_6_3_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_6_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_6_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_3_d0 <= q_stream_dout(223 downto 192);

    q_blocks_data_M_elems_V_6_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_6_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_6_d0 <= q_stream_dout(223 downto 192);

    q_blocks_data_M_elems_V_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_6_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_1_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_7_1_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_7_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_1_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_1_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_1_d0 <= q_stream_dout(255 downto 224);

    q_blocks_data_M_elems_V_7_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_1_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_2_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_7_2_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_7_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_2_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_7_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_2_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_2_d0 <= q_stream_dout(255 downto 224);

    q_blocks_data_M_elems_V_7_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_2_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_3_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_7_3_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_7_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_3_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_7_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_3_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_3_d0 <= q_stream_dout(255 downto 224);

    q_blocks_data_M_elems_V_7_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_3_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_address0 <= zext_ln79_fu_1410_p1(5 - 1 downto 0);
    q_blocks_data_M_elems_V_7_address1 <= zext_ln79_reg_3513_pp0_iter2_reg(5 - 1 downto 0);

    q_blocks_data_M_elems_V_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_ce0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_blocks_data_M_elems_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_ce1 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    q_blocks_data_M_elems_V_7_d0 <= q_stream_dout(255 downto 224);

    q_blocks_data_M_elems_V_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001, select_ln77_2_reg_3509)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (select_ln77_2_reg_3509 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_blocks_data_M_elems_V_7_we0 <= ap_const_logic_1;
        else 
            q_blocks_data_M_elems_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, q_stream_empty_n, select_ln77_1_reg_3505, ap_block_pp0_stage0)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            q_stream_blk_n <= q_stream_empty_n;
        else 
            q_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    q_stream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln77_1_reg_3505, ap_block_pp0_stage0_11001)
    begin
        if (((select_ln77_1_reg_3505 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            q_stream_read <= ap_const_logic_1;
        else 
            q_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    qxk_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, qxk_stream_full_n, icmp_ln121_reg_3669_pp0_iter4_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            qxk_stream_blk_n <= qxk_stream_full_n;
        else 
            qxk_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    qxk_stream_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_204_fu_3299_p10),512));

    qxk_stream_write_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln121_reg_3669_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln121_reg_3669_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            qxk_stream_write <= ap_const_logic_1;
        else 
            qxk_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    r_V_555_fu_1638_p1 <= sext_ln1273_fu_1634_p1(32 - 1 downto 0);
    r_V_557_fu_1670_p1 <= sext_ln1273_135_fu_1666_p1(32 - 1 downto 0);
    r_V_559_fu_1700_p1 <= sext_ln1273_136_fu_1696_p1(32 - 1 downto 0);
    r_V_561_fu_1714_p1 <= sext_ln1273_137_fu_1710_p1(32 - 1 downto 0);
    r_V_563_fu_1728_p1 <= sext_ln1273_138_fu_1724_p1(32 - 1 downto 0);
    r_V_565_fu_2068_p1 <= sext_ln1273_139_fu_2065_p1(32 - 1 downto 0);
    r_V_567_fu_2105_p1 <= sext_ln1273_140_fu_2102_p1(32 - 1 downto 0);
    r_V_569_fu_2142_p1 <= sext_ln1273_141_fu_2139_p1(32 - 1 downto 0);
    r_V_571_fu_2819_p1 <= zext_ln1273_fu_2815_p1(20 - 1 downto 0);
    r_V_573_fu_1738_p1 <= sext_ln1273_fu_1634_p1(32 - 1 downto 0);
    r_V_575_fu_1766_p1 <= sext_ln1273_135_fu_1666_p1(32 - 1 downto 0);
    r_V_577_fu_1792_p1 <= sext_ln1273_136_fu_1696_p1(32 - 1 downto 0);
    r_V_579_fu_1802_p1 <= sext_ln1273_137_fu_1710_p1(32 - 1 downto 0);
    r_V_581_fu_1812_p1 <= sext_ln1273_138_fu_1724_p1(32 - 1 downto 0);
    r_V_583_fu_2243_p1 <= sext_ln1273_139_fu_2065_p1(32 - 1 downto 0);
    r_V_585_fu_2277_p1 <= sext_ln1273_140_fu_2102_p1(32 - 1 downto 0);
    r_V_587_fu_2311_p1 <= sext_ln1273_141_fu_2139_p1(32 - 1 downto 0);
    r_V_589_fu_2951_p1 <= zext_ln1273_fu_2815_p1(20 - 1 downto 0);
    r_V_591_fu_1822_p1 <= sext_ln1273_fu_1634_p1(32 - 1 downto 0);
    r_V_593_fu_1850_p1 <= sext_ln1273_135_fu_1666_p1(32 - 1 downto 0);
    r_V_595_fu_1876_p1 <= sext_ln1273_136_fu_1696_p1(32 - 1 downto 0);
    r_V_597_fu_1886_p1 <= sext_ln1273_137_fu_1710_p1(32 - 1 downto 0);
    r_V_599_fu_1896_p1 <= sext_ln1273_138_fu_1724_p1(32 - 1 downto 0);
    r_V_601_fu_2412_p1 <= sext_ln1273_139_fu_2065_p1(32 - 1 downto 0);
    r_V_603_fu_2446_p1 <= sext_ln1273_140_fu_2102_p1(32 - 1 downto 0);
    r_V_605_fu_2480_p1 <= sext_ln1273_141_fu_2139_p1(32 - 1 downto 0);
    r_V_607_fu_3056_p1 <= zext_ln1273_fu_2815_p1(20 - 1 downto 0);
    r_V_609_fu_1906_p1 <= sext_ln1273_fu_1634_p1(32 - 1 downto 0);
    r_V_611_fu_1934_p1 <= sext_ln1273_135_fu_1666_p1(32 - 1 downto 0);
    r_V_613_fu_1960_p1 <= sext_ln1273_136_fu_1696_p1(32 - 1 downto 0);
    r_V_615_fu_1970_p1 <= sext_ln1273_137_fu_1710_p1(32 - 1 downto 0);
    r_V_617_fu_1980_p1 <= sext_ln1273_138_fu_1724_p1(32 - 1 downto 0);
    r_V_619_fu_2581_p1 <= sext_ln1273_139_fu_2065_p1(32 - 1 downto 0);
    r_V_621_fu_2615_p1 <= sext_ln1273_140_fu_2102_p1(32 - 1 downto 0);
    r_V_623_fu_2649_p1 <= sext_ln1273_141_fu_2139_p1(32 - 1 downto 0);
    r_V_625_fu_3161_p1 <= zext_ln1273_fu_2815_p1(20 - 1 downto 0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_255_fu_1993_p2 <= std_logic_vector(unsigned(lhs_274_fu_1986_p3) + unsigned(r_V_559_reg_3708));
    ret_V_256_fu_2016_p2 <= std_logic_vector(unsigned(lhs_275_fu_2008_p3) + unsigned(r_V_561_reg_3713));
    ret_V_257_fu_2039_p2 <= std_logic_vector(unsigned(lhs_276_fu_2031_p3) + unsigned(r_V_563_reg_3718));
    ret_V_258_fu_2074_p2 <= std_logic_vector(unsigned(lhs_277_fu_2054_p3) + unsigned(r_V_565_fu_2068_p2));
    ret_V_259_fu_2111_p2 <= std_logic_vector(unsigned(lhs_278_fu_2090_p3) + unsigned(r_V_567_fu_2105_p2));
    ret_V_260_fu_2148_p2 <= std_logic_vector(unsigned(lhs_279_fu_2127_p3) + unsigned(r_V_569_fu_2142_p2));
    ret_V_261_fu_1772_p2 <= std_logic_vector(unsigned(lhs_281_fu_1754_p3) + unsigned(r_V_575_fu_1766_p2));
    ret_V_262_fu_2171_p2 <= std_logic_vector(unsigned(lhs_282_fu_2164_p3) + unsigned(r_V_577_reg_3743));
    ret_V_263_fu_2194_p2 <= std_logic_vector(unsigned(lhs_283_fu_2186_p3) + unsigned(r_V_579_reg_3748));
    ret_V_264_fu_2217_p2 <= std_logic_vector(unsigned(lhs_284_fu_2209_p3) + unsigned(r_V_581_reg_3753));
    ret_V_265_fu_2249_p2 <= std_logic_vector(unsigned(lhs_285_fu_2232_p3) + unsigned(r_V_583_fu_2243_p2));
    ret_V_266_fu_2283_p2 <= std_logic_vector(unsigned(lhs_286_fu_2265_p3) + unsigned(r_V_585_fu_2277_p2));
    ret_V_267_fu_2317_p2 <= std_logic_vector(unsigned(lhs_287_fu_2299_p3) + unsigned(r_V_587_fu_2311_p2));
    ret_V_268_fu_1856_p2 <= std_logic_vector(unsigned(lhs_289_fu_1838_p3) + unsigned(r_V_593_fu_1850_p2));
    ret_V_269_fu_2340_p2 <= std_logic_vector(unsigned(lhs_290_fu_2333_p3) + unsigned(r_V_595_reg_3778));
    ret_V_270_fu_2363_p2 <= std_logic_vector(unsigned(lhs_291_fu_2355_p3) + unsigned(r_V_597_reg_3783));
    ret_V_271_fu_2386_p2 <= std_logic_vector(unsigned(lhs_292_fu_2378_p3) + unsigned(r_V_599_reg_3788));
    ret_V_272_fu_2418_p2 <= std_logic_vector(unsigned(lhs_293_fu_2401_p3) + unsigned(r_V_601_fu_2412_p2));
    ret_V_273_fu_2452_p2 <= std_logic_vector(unsigned(lhs_294_fu_2434_p3) + unsigned(r_V_603_fu_2446_p2));
    ret_V_274_fu_2486_p2 <= std_logic_vector(unsigned(lhs_295_fu_2468_p3) + unsigned(r_V_605_fu_2480_p2));
    ret_V_275_fu_1940_p2 <= std_logic_vector(unsigned(lhs_297_fu_1922_p3) + unsigned(r_V_611_fu_1934_p2));
    ret_V_276_fu_2509_p2 <= std_logic_vector(unsigned(lhs_298_fu_2502_p3) + unsigned(r_V_613_reg_3813));
    ret_V_277_fu_2532_p2 <= std_logic_vector(unsigned(lhs_299_fu_2524_p3) + unsigned(r_V_615_reg_3818));
    ret_V_278_fu_2555_p2 <= std_logic_vector(unsigned(lhs_300_fu_2547_p3) + unsigned(r_V_617_reg_3823));
    ret_V_279_fu_2587_p2 <= std_logic_vector(unsigned(lhs_301_fu_2570_p3) + unsigned(r_V_619_fu_2581_p2));
    ret_V_280_fu_2621_p2 <= std_logic_vector(unsigned(lhs_302_fu_2603_p3) + unsigned(r_V_621_fu_2615_p2));
    ret_V_281_fu_2655_p2 <= std_logic_vector(unsigned(lhs_303_fu_2637_p3) + unsigned(r_V_623_fu_2649_p2));
    ret_V_fu_1676_p2 <= std_logic_vector(unsigned(lhs_fu_1654_p3) + unsigned(r_V_557_fu_1670_p2));
    select_ln75_1_fu_1223_p3 <= 
        add_ln75_fu_1203_p2 when (icmp_ln77_fu_1209_p2(0) = '1') else 
        ap_sig_allocacmp_q_patch_base_2;
    select_ln75_2_fu_1241_p3 <= 
        cmp31_not_mid139_fu_1235_p2 when (icmp_ln77_fu_1209_p2(0) = '1') else 
        brmerge_fu_1182_p2;
    select_ln75_3_fu_1253_p3 <= 
        ap_const_lv2_0 when (icmp_ln77_fu_1209_p2(0) = '1') else 
        empty_205_fu_1249_p1;
    select_ln75_fu_1215_p3 <= 
        ap_const_lv8_0 when (icmp_ln77_fu_1209_p2(0) = '1') else 
        ap_sig_allocacmp_k_patch_3;
    select_ln77_1_fu_1337_p3 <= 
        brmerge_mid1_fu_1331_p2 when (and_ln75_fu_1273_p2(0) = '1') else 
        select_ln75_2_fu_1241_p3;
    select_ln77_2_fu_1349_p3 <= 
        empty_206_fu_1345_p1 when (and_ln75_fu_1273_p2(0) = '1') else 
        select_ln75_3_fu_1253_p3;
    select_ln77_3_fu_1357_p3 <= 
        add_ln77_fu_1279_p2 when (and_ln75_fu_1273_p2(0) = '1') else 
        select_ln75_fu_1215_p3;
    select_ln77_4_fu_1377_p3 <= 
        ap_const_lv13_1 when (icmp_ln77_fu_1209_p2(0) = '1') else 
        add_ln77_1_fu_1371_p2;
    select_ln77_fu_1291_p3 <= 
        ap_const_lv5_0 when (or_ln77_fu_1285_p2(0) = '1') else 
        ap_sig_allocacmp_dim_block_load;
        sext_ln1273_135_fu_1666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_196_fu_1580_p4),54));

        sext_ln1273_136_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_fu_1590_p4),54));

        sext_ln1273_137_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_198_fu_1600_p4),54));

        sext_ln1273_138_fu_1724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_199_fu_1610_p4),54));

        sext_ln1273_139_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_200_reg_3683),54));

        sext_ln1273_140_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_6_reg_3673),54));

        sext_ln1273_141_fu_2139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_7_reg_3678),54));

        sext_ln1273_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_fu_1556_p1),54));

        sext_ln813_44_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_1_fu_2825_p4),33));

        sext_ln813_45_fu_2983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_288_fu_2971_p5),33));

        sext_ln813_46_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_3_fu_2957_p4),33));

        sext_ln813_47_fu_3088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_296_fu_3076_p5),33));

        sext_ln813_48_fu_3092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_5_fu_3062_p4),33));

        sext_ln813_49_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_304_fu_3181_p5),33));

        sext_ln813_50_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_7_fu_3167_p4),33));

        sext_ln813_fu_2860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_280_fu_2848_p5),33));

        sext_ln818_1_fu_2967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_3_fu_2957_p4),32));

        sext_ln818_2_fu_3072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_5_fu_3062_p4),32));

        sext_ln818_3_fu_3177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_7_fu_3167_p4),32));

        sext_ln818_fu_2835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_addend_V_1_fu_2825_p4),32));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1420_14_fu_2991_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln813_45_fu_2983_p1));
    sub_ln1420_15_fu_3096_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln813_47_fu_3088_p1));
    sub_ln1420_16_fu_3201_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln813_49_fu_3193_p1));
    sub_ln1420_fu_2868_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln813_fu_2860_p1));
    tmp_196_fu_1580_p4 <= k_stream_dout(63 downto 32);
    tmp_197_fu_1590_p4 <= k_stream_dout(95 downto 64);
    tmp_198_fu_1600_p4 <= k_stream_dout(127 downto 96);
    tmp_199_fu_1610_p4 <= k_stream_dout(159 downto 128);
    tmp_201_fu_3263_p3 <= (attn_blocks_V_36_fu_3134_p3 & attn_blocks_V_37_fu_3142_p3);
    tmp_202_fu_3275_p3 <= (attn_blocks_V_31_fu_3029_p3 & attn_blocks_V_32_fu_3037_p3);
    tmp_203_fu_3287_p3 <= (attn_blocks_V_26_fu_2924_p3 & attn_blocks_V_27_fu_2932_p3);
    tmp_204_fu_3299_p10 <= ((((((((attn_blocks_V_41_fu_3239_p3 & attn_blocks_V_42_fu_3247_p3) & attn_blocks_V_43_fu_3255_p3) & zext_ln133_fu_3271_p1) & attn_blocks_V_38_fu_3150_p3) & zext_ln133_1_fu_3283_p1) & attn_blocks_V_33_fu_3045_p3) & zext_ln133_2_fu_3295_p1) & attn_blocks_V_28_fu_2940_p3);
    tmp_471_fu_1160_p4 <= ap_sig_allocacmp_k_patch_3(7 downto 2);
    tmp_472_fu_1309_p4 <= add_ln77_fu_1279_p2(7 downto 2);
    tmp_480_fu_1644_p4 <= r_V_555_fu_1638_p2(53 downto 22);
    tmp_482_fu_1998_p4 <= ret_V_255_fu_1993_p2(53 downto 22);
    tmp_483_fu_2021_p4 <= ret_V_256_fu_2016_p2(53 downto 22);
    tmp_484_fu_2044_p4 <= ret_V_257_fu_2039_p2(53 downto 22);
    tmp_485_fu_2080_p4 <= ret_V_258_fu_2074_p2(53 downto 22);
    tmp_486_fu_2117_p4 <= ret_V_259_fu_2111_p2(53 downto 22);
    tmp_487_fu_1744_p4 <= r_V_573_fu_1738_p2(53 downto 22);
    tmp_489_fu_2176_p4 <= ret_V_262_fu_2171_p2(53 downto 22);
    tmp_490_fu_2199_p4 <= ret_V_263_fu_2194_p2(53 downto 22);
    tmp_491_fu_2222_p4 <= ret_V_264_fu_2217_p2(53 downto 22);
    tmp_492_fu_2255_p4 <= ret_V_265_fu_2249_p2(53 downto 22);
    tmp_493_fu_2289_p4 <= ret_V_266_fu_2283_p2(53 downto 22);
    tmp_494_fu_1828_p4 <= r_V_591_fu_1822_p2(53 downto 22);
    tmp_496_fu_2345_p4 <= ret_V_269_fu_2340_p2(53 downto 22);
    tmp_497_fu_2368_p4 <= ret_V_270_fu_2363_p2(53 downto 22);
    tmp_498_fu_2391_p4 <= ret_V_271_fu_2386_p2(53 downto 22);
    tmp_499_fu_2424_p4 <= ret_V_272_fu_2418_p2(53 downto 22);
    tmp_500_fu_2458_p4 <= ret_V_273_fu_2452_p2(53 downto 22);
    tmp_501_fu_1912_p4 <= r_V_609_fu_1906_p2(53 downto 22);
    tmp_503_fu_2514_p4 <= ret_V_276_fu_2509_p2(53 downto 22);
    tmp_504_fu_2537_p4 <= ret_V_277_fu_2532_p2(53 downto 22);
    tmp_505_fu_2560_p4 <= ret_V_278_fu_2555_p2(53 downto 22);
    tmp_506_fu_2593_p4 <= ret_V_279_fu_2587_p2(53 downto 22);
    tmp_507_fu_2627_p4 <= ret_V_280_fu_2621_p2(53 downto 22);
    trunc_ln87_fu_1445_p1 <= q_stream_dout(32 - 1 downto 0);
    trunc_ln91_fu_1556_p1 <= k_stream_dout(32 - 1 downto 0);
    trunc_ln_fu_2839_p4 <= select_ln77_reg_3497_pp0_iter4_reg(4 downto 3);
    xor_ln75_fu_1261_p2 <= (icmp_ln77_fu_1209_p2 xor ap_const_lv1_1);
    zext_ln1273_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(attn_scale_V),52));
    zext_ln133_1_fu_3283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_202_fu_3275_p3),96));
    zext_ln133_2_fu_3295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_3287_p3),96));
    zext_ln133_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_201_fu_3263_p3),96));
    zext_ln75_1_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln75_1_fu_1223_p3),9));
    zext_ln75_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_q_patch_base_2),9));
    zext_ln77_1_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln77_fu_1279_p2),9));
    zext_ln77_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_k_patch_3),9));
    zext_ln79_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_reg_3497),64));
end behav;
