
MPU_6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccfc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cd0  0800ce10  0800ce10  0000de10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dae0  0800dae0  0000f210  2**0
                  CONTENTS
  4 .ARM          00000008  0800dae0  0800dae0  0000eae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dae8  0800dae8  0000f210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dae8  0800dae8  0000eae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800daec  0800daec  0000eaec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800daf0  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000774  20000210  0800dd00  0000f210  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  0800dd00  0000f984  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001187c  00000000  00000000  0000f239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df7  00000000  00000000  00020ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  000238b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d91  00000000  00000000  00024a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000431e  00000000  00000000  000257b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c60  00000000  00000000  00029ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f69c  00000000  00000000  0003f737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cedd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fe4  00000000  00000000  000cee18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000d4dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000210 	.word	0x20000210
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cdf4 	.word	0x0800cdf4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000214 	.word	0x20000214
 800014c:	0800cdf4 	.word	0x0800cdf4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	2200      	movs	r2, #0
 8001160:	2300      	movs	r3, #0
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	f7ff fc29 	bl	80009bc <__aeabi_dcmplt>
 800116a:	b928      	cbnz	r0, 8001178 <__aeabi_d2lz+0x1c>
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001174:	f000 b80a 	b.w	800118c <__aeabi_d2ulz>
 8001178:	4620      	mov	r0, r4
 800117a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800117e:	f000 f805 	bl	800118c <__aeabi_d2ulz>
 8001182:	4240      	negs	r0, r0
 8001184:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001188:	bd38      	pop	{r3, r4, r5, pc}
 800118a:	bf00      	nop

0800118c <__aeabi_d2ulz>:
 800118c:	b5d0      	push	{r4, r6, r7, lr}
 800118e:	2200      	movs	r2, #0
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <__aeabi_d2ulz+0x34>)
 8001192:	4606      	mov	r6, r0
 8001194:	460f      	mov	r7, r1
 8001196:	f7ff f99f 	bl	80004d8 <__aeabi_dmul>
 800119a:	f7ff fc75 	bl	8000a88 <__aeabi_d2uiz>
 800119e:	4604      	mov	r4, r0
 80011a0:	f7ff f920 	bl	80003e4 <__aeabi_ui2d>
 80011a4:	2200      	movs	r2, #0
 80011a6:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <__aeabi_d2ulz+0x38>)
 80011a8:	f7ff f996 	bl	80004d8 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4630      	mov	r0, r6
 80011b2:	4639      	mov	r1, r7
 80011b4:	f7fe ffd8 	bl	8000168 <__aeabi_dsub>
 80011b8:	f7ff fc66 	bl	8000a88 <__aeabi_d2uiz>
 80011bc:	4621      	mov	r1, r4
 80011be:	bdd0      	pop	{r4, r6, r7, pc}
 80011c0:	3df00000 	.word	0x3df00000
 80011c4:	41f00000 	.word	0x41f00000

080011c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_DMA_Init+0x38>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <MX_DMA_Init+0x38>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6153      	str	r3, [r2, #20]
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_DMA_Init+0x38>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	2010      	movs	r0, #16
 80011ec:	f002 f89f 	bl	800332e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80011f0:	2010      	movs	r0, #16
 80011f2:	f002 f8b8 	bl	8003366 <HAL_NVIC_EnableIRQ>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800120a:	4b14      	ldr	r3, [pc, #80]	@ (800125c <MX_GPIO_Init+0x58>)
 800120c:	699b      	ldr	r3, [r3, #24]
 800120e:	4a13      	ldr	r2, [pc, #76]	@ (800125c <MX_GPIO_Init+0x58>)
 8001210:	f043 0320 	orr.w	r3, r3, #32
 8001214:	6193      	str	r3, [r2, #24]
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <MX_GPIO_Init+0x58>)
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	f003 0320 	and.w	r3, r3, #32
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <MX_GPIO_Init+0x58>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4a0d      	ldr	r2, [pc, #52]	@ (800125c <MX_GPIO_Init+0x58>)
 8001228:	f043 0304 	orr.w	r3, r3, #4
 800122c:	6193      	str	r3, [r2, #24]
 800122e:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <MX_GPIO_Init+0x58>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	f003 0304 	and.w	r3, r3, #4
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <MX_GPIO_Init+0x58>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	4a07      	ldr	r2, [pc, #28]	@ (800125c <MX_GPIO_Init+0x58>)
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	6193      	str	r3, [r2, #24]
 8001246:	4b05      	ldr	r3, [pc, #20]	@ (800125c <MX_GPIO_Init+0x58>)
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

}
 8001252:	bf00      	nop
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	40021000 	.word	0x40021000

08001260 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001264:	4b12      	ldr	r3, [pc, #72]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001266:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <MX_I2C1_Init+0x54>)
 8001268:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800126a:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800126c:	4a12      	ldr	r2, [pc, #72]	@ (80012b8 <MX_I2C1_Init+0x58>)
 800126e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001276:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001278:	2200      	movs	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800127e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001282:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001284:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001286:	2200      	movs	r2, #0
 8001288:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800128a:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001290:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800129c:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800129e:	f002 fc7f 	bl	8003ba0 <HAL_I2C_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a8:	f000 f9cb 	bl	8001642 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	2000022c 	.word	0x2000022c
 80012b4:	40005400 	.word	0x40005400
 80012b8:	00061a80 	.word	0x00061a80

080012bc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012c0:	4b12      	ldr	r3, [pc, #72]	@ (800130c <MX_I2C2_Init+0x50>)
 80012c2:	4a13      	ldr	r2, [pc, #76]	@ (8001310 <MX_I2C2_Init+0x54>)
 80012c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_I2C2_Init+0x50>)
 80012c8:	4a12      	ldr	r2, [pc, #72]	@ (8001314 <MX_I2C2_Init+0x58>)
 80012ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_I2C2_Init+0x50>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_I2C2_Init+0x50>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_I2C2_Init+0x50>)
 80012da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012de:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <MX_I2C2_Init+0x50>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_I2C2_Init+0x50>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	@ (800130c <MX_I2C2_Init+0x50>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_I2C2_Init+0x50>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_I2C2_Init+0x50>)
 80012fa:	f002 fc51 	bl	8003ba0 <HAL_I2C_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001304:	f000 f99d 	bl	8001642 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000280 	.word	0x20000280
 8001310:	40005800 	.word	0x40005800
 8001314:	000186a0 	.word	0x000186a0

08001318 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a46      	ldr	r2, [pc, #280]	@ (800144c <HAL_I2C_MspInit+0x134>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d153      	bne.n	80013e0 <HAL_I2C_MspInit+0xc8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001338:	4b45      	ldr	r3, [pc, #276]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	4a44      	ldr	r2, [pc, #272]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800133e:	f043 0308 	orr.w	r3, r3, #8
 8001342:	6193      	str	r3, [r2, #24]
 8001344:	4b42      	ldr	r3, [pc, #264]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	f003 0308 	and.w	r3, r3, #8
 800134c:	617b      	str	r3, [r7, #20]
 800134e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001350:	23c0      	movs	r3, #192	@ 0xc0
 8001352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001354:	2312      	movs	r3, #18
 8001356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001358:	2303      	movs	r3, #3
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	4619      	mov	r1, r3
 8001362:	483c      	ldr	r0, [pc, #240]	@ (8001454 <HAL_I2C_MspInit+0x13c>)
 8001364:	f002 fa98 	bl	8003898 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001368:	4b39      	ldr	r3, [pc, #228]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	4a38      	ldr	r2, [pc, #224]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800136e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001372:	61d3      	str	r3, [r2, #28]
 8001374:	4b36      	ldr	r3, [pc, #216]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 8001376:	69db      	ldr	r3, [r3, #28]
 8001378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001380:	4b35      	ldr	r3, [pc, #212]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 8001382:	4a36      	ldr	r2, [pc, #216]	@ (800145c <HAL_I2C_MspInit+0x144>)
 8001384:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001386:	4b34      	ldr	r3, [pc, #208]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 8001388:	2210      	movs	r2, #16
 800138a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800138c:	4b32      	ldr	r3, [pc, #200]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001392:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 8001394:	2280      	movs	r2, #128	@ 0x80
 8001396:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001398:	4b2f      	ldr	r3, [pc, #188]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800139e:	4b2e      	ldr	r3, [pc, #184]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80013a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80013aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80013b2:	4829      	ldr	r0, [pc, #164]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013b4:	f001 fffe 	bl	80033b4 <HAL_DMA_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 80013be:	f000 f940 	bl	8001642 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a24      	ldr	r2, [pc, #144]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013c8:	4a23      	ldr	r2, [pc, #140]	@ (8001458 <HAL_I2C_MspInit+0x140>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2100      	movs	r1, #0
 80013d2:	201f      	movs	r0, #31
 80013d4:	f001 ffab 	bl	800332e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013d8:	201f      	movs	r0, #31
 80013da:	f001 ffc4 	bl	8003366 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80013de:	e031      	b.n	8001444 <HAL_I2C_MspInit+0x12c>
  else if(i2cHandle->Instance==I2C2)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001460 <HAL_I2C_MspInit+0x148>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d12c      	bne.n	8001444 <HAL_I2C_MspInit+0x12c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	4a18      	ldr	r2, [pc, #96]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 80013f0:	f043 0308 	orr.w	r3, r3, #8
 80013f4:	6193      	str	r3, [r2, #24]
 80013f6:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	f003 0308 	and.w	r3, r3, #8
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001402:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001408:	2312      	movs	r3, #18
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 0318 	add.w	r3, r7, #24
 8001414:	4619      	mov	r1, r3
 8001416:	480f      	ldr	r0, [pc, #60]	@ (8001454 <HAL_I2C_MspInit+0x13c>)
 8001418:	f002 fa3e 	bl	8003898 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800141c:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	4a0b      	ldr	r2, [pc, #44]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 8001422:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001426:	61d3      	str	r3, [r2, #28]
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <HAL_I2C_MspInit+0x138>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2021      	movs	r0, #33	@ 0x21
 800143a:	f001 ff78 	bl	800332e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800143e:	2021      	movs	r0, #33	@ 0x21
 8001440:	f001 ff91 	bl	8003366 <HAL_NVIC_EnableIRQ>
}
 8001444:	bf00      	nop
 8001446:	3728      	adds	r7, #40	@ 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40005400 	.word	0x40005400
 8001450:	40021000 	.word	0x40021000
 8001454:	40010c00 	.word	0x40010c00
 8001458:	200002d4 	.word	0x200002d4
 800145c:	4002006c 	.word	0x4002006c
 8001460:	40005800 	.word	0x40005800

08001464 <HAL_I2C_MemTxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//oled
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	uint8_t i,j;
	for(i = 0; i < OLED_WIDE; i++)
 800146c:	2300      	movs	r3, #0
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	e014      	b.n	800149c <HAL_I2C_MemTxCpltCallback+0x38>
	{
		for(j = 0; j < OLED_LENGTH; j++)
 8001472:	2300      	movs	r3, #0
 8001474:	73bb      	strb	r3, [r7, #14]
 8001476:	e00a      	b.n	800148e <HAL_I2C_MemTxCpltCallback+0x2a>
		{
			show_mem[i][j] = 0;
 8001478:	7bfa      	ldrb	r2, [r7, #15]
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	490d      	ldr	r1, [pc, #52]	@ (80014b4 <HAL_I2C_MemTxCpltCallback+0x50>)
 800147e:	01d2      	lsls	r2, r2, #7
 8001480:	440a      	add	r2, r1
 8001482:	4413      	add	r3, r2
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < OLED_LENGTH; j++)
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	3301      	adds	r3, #1
 800148c:	73bb      	strb	r3, [r7, #14]
 800148e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001492:	2b00      	cmp	r3, #0
 8001494:	daf0      	bge.n	8001478 <HAL_I2C_MemTxCpltCallback+0x14>
	for(i = 0; i < OLED_WIDE; i++)
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	3301      	adds	r3, #1
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2b07      	cmp	r3, #7
 80014a0:	d9e7      	bls.n	8001472 <HAL_I2C_MemTxCpltCallback+0xe>
		}
	}
	refresh_flag = 0;
 80014a2:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <HAL_I2C_MemTxCpltCallback+0x54>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc80      	pop	{r7}
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	2000032c 	.word	0x2000032c
 80014b8:	20000318 	.word	0x20000318

080014bc <HAL_TIM_PeriodElapsedCallback>:
//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	static int time;
	if(htim -> Instance == TIM3)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a0b      	ldr	r2, [pc, #44]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d10f      	bne.n	80014ee <HAL_TIM_PeriodElapsedCallback+0x32>
	{
			time += 2;
 80014ce:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	3302      	adds	r3, #2
 80014d4:	4a09      	ldr	r2, [pc, #36]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014d6:	6013      	str	r3, [r2, #0]
			if(time % 8 ==0 )
 80014d8:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0307 	and.w	r3, r3, #7
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d104      	bne.n	80014ee <HAL_TIM_PeriodElapsedCallback+0x32>
			{
				time = 0;
 80014e4:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
				imu_task();
 80014ea:	f000 fd83 	bl	8001ff4 <imu_task>
			}
	}
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40000400 	.word	0x40000400
 80014fc:	2000031c 	.word	0x2000031c

08001500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001506:	f001 fdb5 	bl	8003074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800150a:	f000 f855 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800150e:	f7ff fe79 	bl	8001204 <MX_GPIO_Init>
  MX_DMA_Init();
 8001512:	f7ff fe59 	bl	80011c8 <MX_DMA_Init>
  MX_I2C2_Init();
 8001516:	f7ff fed1 	bl	80012bc <MX_I2C2_Init>
  MX_I2C1_Init();
 800151a:	f7ff fea1 	bl	8001260 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800151e:	f001 fd0f 	bl	8002f40 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001522:	f001 fc87 	bl	8002e34 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001526:	f000 f977 	bl	8001818 <OLED_Init>
  OLED_Clear();
 800152a:	f000 f9c3 	bl	80018b4 <OLED_Clear>
  MPU6050_Init();
 800152e:	f000 f8c7 	bl	80016c0 <MPU6050_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 8001532:	4818      	ldr	r0, [pc, #96]	@ (8001594 <main+0x94>)
 8001534:	f005 fdfe 	bl	8007134 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	MPU6050_GetAcc(&AX, &AY, &AZ);	//
 8001538:	4a17      	ldr	r2, [pc, #92]	@ (8001598 <main+0x98>)
 800153a:	4918      	ldr	r1, [pc, #96]	@ (800159c <main+0x9c>)
 800153c:	4818      	ldr	r0, [pc, #96]	@ (80015a0 <main+0xa0>)
 800153e:	f000 f8f9 	bl	8001734 <MPU6050_GetAcc>
	MPU6050_GetGyro(&GX, &GY, &GZ);	//
 8001542:	4a18      	ldr	r2, [pc, #96]	@ (80015a4 <main+0xa4>)
 8001544:	4918      	ldr	r1, [pc, #96]	@ (80015a8 <main+0xa8>)
 8001546:	4819      	ldr	r0, [pc, #100]	@ (80015ac <main+0xac>)
 8001548:	f000 f920 	bl	800178c <MPU6050_GetGyro>
//	printf("%d %d %d %d %d %d\r\n",AX, AY, AZ, GX, GY, GZ);  		//MPU6050
//	printf("%.1f %.1f \r\n",eulerAngle.pitch, eulerAngle.roll);		//yaw  pitch roll

	//OLED
	if(refresh_flag == 0)
 800154c:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <main+0xb0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d11b      	bne.n	800158c <main+0x8c>
	{
		OLED_Showdecimal(0, 0, eulerAngle.pitch, 3, 1, 16, 0);
 8001554:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <main+0xb4>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2300      	movs	r3, #0
 800155a:	9302      	str	r3, [sp, #8]
 800155c:	2310      	movs	r3, #16
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	2301      	movs	r3, #1
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2303      	movs	r3, #3
 8001566:	2100      	movs	r1, #0
 8001568:	2000      	movs	r0, #0
 800156a:	f000 fab5 	bl	8001ad8 <OLED_Showdecimal>
		OLED_Showdecimal(0, 2, eulerAngle.roll, 3, 1, 16, 0);
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <main+0xb4>)
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	2300      	movs	r3, #0
 8001574:	9302      	str	r3, [sp, #8]
 8001576:	2310      	movs	r3, #16
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	2301      	movs	r3, #1
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2303      	movs	r3, #3
 8001580:	2102      	movs	r1, #2
 8001582:	2000      	movs	r0, #0
 8001584:	f000 faa8 	bl	8001ad8 <OLED_Showdecimal>
		OLED_Refresh();
 8001588:	f000 f92c 	bl	80017e4 <OLED_Refresh>
	}
	HAL_Delay(100);
 800158c:	2064      	movs	r0, #100	@ 0x64
 800158e:	f001 fdd3 	bl	8003138 <HAL_Delay>
	MPU6050_GetAcc(&AX, &AY, &AZ);	//
 8001592:	e7d1      	b.n	8001538 <main+0x38>
 8001594:	200007a4 	.word	0x200007a4
 8001598:	20000324 	.word	0x20000324
 800159c:	20000322 	.word	0x20000322
 80015a0:	20000320 	.word	0x20000320
 80015a4:	2000032a 	.word	0x2000032a
 80015a8:	20000328 	.word	0x20000328
 80015ac:	20000326 	.word	0x20000326
 80015b0:	20000318 	.word	0x20000318
 80015b4:	2000072c 	.word	0x2000072c

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b090      	sub	sp, #64	@ 0x40
 80015bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015be:	f107 0318 	add.w	r3, r7, #24
 80015c2:	2228      	movs	r2, #40	@ 0x28
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f007 fac3 	bl	8008b52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015e8:	2301      	movs	r3, #1
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ec:	2302      	movs	r3, #2
 80015ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015f6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80015fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fc:	f107 0318 	add.w	r3, r7, #24
 8001600:	4618      	mov	r0, r3
 8001602:	f005 f937 	bl	8006874 <HAL_RCC_OscConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800160c:	f000 f819 	bl	8001642 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001610:	230f      	movs	r3, #15
 8001612:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001614:	2302      	movs	r3, #2
 8001616:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800161c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001620:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2102      	movs	r1, #2
 800162a:	4618      	mov	r0, r3
 800162c:	f005 fba4 	bl	8006d78 <HAL_RCC_ClockConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001636:	f000 f804 	bl	8001642 <Error_Handler>
  }
}
 800163a:	bf00      	nop
 800163c:	3740      	adds	r7, #64	@ 0x40
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001646:	b672      	cpsid	i
}
 8001648:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800164a:	bf00      	nop
 800164c:	e7fd      	b.n	800164a <Error_Handler+0x8>
	...

08001650 <MPU6050_WriteReg>:
#define MPU6050_ADDRESS		0xD0

int16_t AX, AY, AZ, GX, GY, GZ;

void MPU6050_WriteReg(uint8_t RegAddress, uint8_t *Data, uint16_t Len)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af04      	add	r7, sp, #16
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
 800165c:	4613      	mov	r3, r2
 800165e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, RegAddress,I2C_MEMADD_SIZE_8BIT, Data, Len, 0xfff);
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	b29a      	uxth	r2, r3
 8001664:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	88bb      	ldrh	r3, [r7, #4]
 800166c:	9301      	str	r3, [sp, #4]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2301      	movs	r3, #1
 8001674:	21d0      	movs	r1, #208	@ 0xd0
 8001676:	4803      	ldr	r0, [pc, #12]	@ (8001684 <MPU6050_WriteReg+0x34>)
 8001678:	f002 fbea 	bl	8003e50 <HAL_I2C_Mem_Write>
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000280 	.word	0x20000280

08001688 <MPU6050_ReadReg>:

void MPU6050_ReadReg(uint8_t RegAddress, uint8_t *Data, uint16_t Len)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af04      	add	r7, sp, #16
 800168e:	4603      	mov	r3, r0
 8001690:	6039      	str	r1, [r7, #0]
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	4613      	mov	r3, r2
 8001696:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDRESS, RegAddress,I2C_MEMADD_SIZE_8BIT, Data, Len, 0xfff);
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	b29a      	uxth	r2, r3
 800169c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80016a0:	9302      	str	r3, [sp, #8]
 80016a2:	88bb      	ldrh	r3, [r7, #4]
 80016a4:	9301      	str	r3, [sp, #4]
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2301      	movs	r3, #1
 80016ac:	21d0      	movs	r1, #208	@ 0xd0
 80016ae:	4803      	ldr	r0, [pc, #12]	@ (80016bc <MPU6050_ReadReg+0x34>)
 80016b0:	f002 fcc8 	bl	8004044 <HAL_I2C_Mem_Read>
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000280 	.word	0x20000280

080016c0 <MPU6050_Init>:

void MPU6050_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80016c6:	2032      	movs	r0, #50	@ 0x32
 80016c8:	f001 fd36 	bl	8003138 <HAL_Delay>
	uint8_t data;
	data = 0x01;
 80016cc:	2301      	movs	r3, #1
 80016ce:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_PWR_MGMT_1, &data, 1);
 80016d0:	1dfb      	adds	r3, r7, #7
 80016d2:	2201      	movs	r2, #1
 80016d4:	4619      	mov	r1, r3
 80016d6:	206b      	movs	r0, #107	@ 0x6b
 80016d8:	f7ff ffba 	bl	8001650 <MPU6050_WriteReg>
	data = 0x00;
 80016dc:	2300      	movs	r3, #0
 80016de:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_PWR_MGMT_2, &data, 1);
 80016e0:	1dfb      	adds	r3, r7, #7
 80016e2:	2201      	movs	r2, #1
 80016e4:	4619      	mov	r1, r3
 80016e6:	206c      	movs	r0, #108	@ 0x6c
 80016e8:	f7ff ffb2 	bl	8001650 <MPU6050_WriteReg>
	data = 0x09;
 80016ec:	2309      	movs	r3, #9
 80016ee:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_SMPLRT_DIV, &data, 1);
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	2201      	movs	r2, #1
 80016f4:	4619      	mov	r1, r3
 80016f6:	2019      	movs	r0, #25
 80016f8:	f7ff ffaa 	bl	8001650 <MPU6050_WriteReg>
	data = 0x06;
 80016fc:	2306      	movs	r3, #6
 80016fe:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_CONFIG, &data, 1);
 8001700:	1dfb      	adds	r3, r7, #7
 8001702:	2201      	movs	r2, #1
 8001704:	4619      	mov	r1, r3
 8001706:	201a      	movs	r0, #26
 8001708:	f7ff ffa2 	bl	8001650 <MPU6050_WriteReg>
	data = 0x18;
 800170c:	2318      	movs	r3, #24
 800170e:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_GYRO_CONFIG, &data, 1);
 8001710:	1dfb      	adds	r3, r7, #7
 8001712:	2201      	movs	r2, #1
 8001714:	4619      	mov	r1, r3
 8001716:	201b      	movs	r0, #27
 8001718:	f7ff ff9a 	bl	8001650 <MPU6050_WriteReg>
	data = 0x18;
 800171c:	2318      	movs	r3, #24
 800171e:	71fb      	strb	r3, [r7, #7]
	MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, &data, 1);
 8001720:	1dfb      	adds	r3, r7, #7
 8001722:	2201      	movs	r2, #1
 8001724:	4619      	mov	r1, r3
 8001726:	201c      	movs	r0, #28
 8001728:	f7ff ff92 	bl	8001650 <MPU6050_WriteReg>
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <MPU6050_GetAcc>:
    DataL = data[11];
    *GyroZ = (DataH << 8) | DataL;
}

void MPU6050_GetAcc(int16_t *AccX, int16_t *AccY, int16_t *AccZ)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
		uint8_t buf[6];
		MPU6050_ReadReg(MPU6050_ACCEL_XOUT_H, buf, 6);
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	2206      	movs	r2, #6
 8001746:	4619      	mov	r1, r3
 8001748:	203b      	movs	r0, #59	@ 0x3b
 800174a:	f7ff ff9d 	bl	8001688 <MPU6050_ReadReg>
		*AccX=((uint16_t)buf[0] << 8) | buf[1];
 800174e:	7c3b      	ldrb	r3, [r7, #16]
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	b21a      	sxth	r2, r3
 8001754:	7c7b      	ldrb	r3, [r7, #17]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21a      	sxth	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	801a      	strh	r2, [r3, #0]
		*AccY=((uint16_t)buf[2] << 8) | buf[3];
 8001760:	7cbb      	ldrb	r3, [r7, #18]
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	b21a      	sxth	r2, r3
 8001766:	7cfb      	ldrb	r3, [r7, #19]
 8001768:	b21b      	sxth	r3, r3
 800176a:	4313      	orrs	r3, r2
 800176c:	b21a      	sxth	r2, r3
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	801a      	strh	r2, [r3, #0]
		*AccZ=((uint16_t)buf[4] << 8) | buf[5];
 8001772:	7d3b      	ldrb	r3, [r7, #20]
 8001774:	021b      	lsls	r3, r3, #8
 8001776:	b21a      	sxth	r2, r3
 8001778:	7d7b      	ldrb	r3, [r7, #21]
 800177a:	b21b      	sxth	r3, r3
 800177c:	4313      	orrs	r3, r2
 800177e:	b21a      	sxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	801a      	strh	r2, [r3, #0]
}
 8001784:	bf00      	nop
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <MPU6050_GetGyro>:


void MPU6050_GetGyro(int16_t *GyroX, int16_t *GyroY, int16_t *GyroZ)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
		uint8_t buf[6];
		MPU6050_ReadReg(MPU6050_GYRO_XOUT_H, buf, 6);
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2206      	movs	r2, #6
 800179e:	4619      	mov	r1, r3
 80017a0:	2043      	movs	r0, #67	@ 0x43
 80017a2:	f7ff ff71 	bl	8001688 <MPU6050_ReadReg>
		*GyroX=((uint16_t)buf[0] << 8) | buf[1];
 80017a6:	7c3b      	ldrb	r3, [r7, #16]
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	7c7b      	ldrb	r3, [r7, #17]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b21a      	sxth	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	801a      	strh	r2, [r3, #0]
		*GyroY=((uint16_t)buf[2] << 8) | buf[3];
 80017b8:	7cbb      	ldrb	r3, [r7, #18]
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	b21a      	sxth	r2, r3
 80017be:	7cfb      	ldrb	r3, [r7, #19]
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	4313      	orrs	r3, r2
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	801a      	strh	r2, [r3, #0]
		*GyroZ=((uint16_t)buf[4] << 8) | buf[5];
 80017ca:	7d3b      	ldrb	r3, [r7, #20]
 80017cc:	021b      	lsls	r3, r3, #8
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	7d7b      	ldrb	r3, [r7, #21]
 80017d2:	b21b      	sxth	r3, r3
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b21a      	sxth	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	801a      	strh	r2, [r3, #0]
}
 80017dc:	bf00      	nop
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <OLED_Refresh>:
 * @description: OLED
 * @return {*}
 */
uint8_t show_mem[OLED_WIDE][OLED_LENGTH];
void OLED_Refresh(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af02      	add	r7, sp, #8

	refresh_flag = 1;
 80017ea:	4b08      	ldr	r3, [pc, #32]	@ (800180c <OLED_Refresh+0x28>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write_DMA(&hi2c1,0x78,0x40,I2C_MEMADD_SIZE_8BIT,(uint8_t *)show_mem,128*8);
 80017f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <OLED_Refresh+0x2c>)
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2301      	movs	r3, #1
 80017fc:	2240      	movs	r2, #64	@ 0x40
 80017fe:	2178      	movs	r1, #120	@ 0x78
 8001800:	4804      	ldr	r0, [pc, #16]	@ (8001814 <OLED_Refresh+0x30>)
 8001802:	f002 fe87 	bl	8004514 <HAL_I2C_Mem_Write_DMA>
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000318 	.word	0x20000318
 8001810:	2000032c 	.word	0x2000032c
 8001814:	2000022c 	.word	0x2000022c

08001818 <OLED_Init>:
 * @function: void OLED_Init(void)
 * @description: OLED
 * @return {*}
 */
void OLED_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 800181e:	20c8      	movs	r0, #200	@ 0xc8
 8001820:	f001 fc8a 	bl	8003138 <HAL_Delay>

	uint8_t i = 0;
 8001824:	2300      	movs	r3, #0
 8001826:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<29; i++)
 8001828:	2300      	movs	r3, #0
 800182a:	71fb      	strb	r3, [r7, #7]
 800182c:	e008      	b.n	8001840 <OLED_Init+0x28>
	{
		OLED_WR_CMD(CMD_Data[i]);
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	4a07      	ldr	r2, [pc, #28]	@ (8001850 <OLED_Init+0x38>)
 8001832:	5cd3      	ldrb	r3, [r2, r3]
 8001834:	4618      	mov	r0, r3
 8001836:	f000 f80d 	bl	8001854 <OLED_WR_CMD>
	for(i=0; i<29; i++)
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	3301      	adds	r3, #1
 800183e:	71fb      	strb	r3, [r7, #7]
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	2b1c      	cmp	r3, #28
 8001844:	d9f3      	bls.n	800182e <OLED_Init+0x16>
	}

}
 8001846:	bf00      	nop
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000000 	.word	0x20000000

08001854 <OLED_WR_CMD>:
 * @description: 
 * @param {uint8_t} cmd 
 * @return {*}
 */
void OLED_WR_CMD(uint8_t cmd)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af04      	add	r7, sp, #16
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 800185e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	2301      	movs	r3, #1
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	1dfb      	adds	r3, r7, #7
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2301      	movs	r3, #1
 800186e:	2200      	movs	r2, #0
 8001870:	2178      	movs	r1, #120	@ 0x78
 8001872:	4803      	ldr	r0, [pc, #12]	@ (8001880 <OLED_WR_CMD+0x2c>)
 8001874:	f002 faec 	bl	8003e50 <HAL_I2C_Mem_Write>
}
 8001878:	bf00      	nop
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	2000022c 	.word	0x2000022c

08001884 <OLED_WR_DATA>:
 * @description: 
 * @param {uint8_t} data 
 * @return {*}
 */
void OLED_WR_DATA(uint8_t data)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af04      	add	r7, sp, #16
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 800188e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001892:	9302      	str	r3, [sp, #8]
 8001894:	2301      	movs	r3, #1
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	1dfb      	adds	r3, r7, #7
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2301      	movs	r3, #1
 800189e:	2240      	movs	r2, #64	@ 0x40
 80018a0:	2178      	movs	r1, #120	@ 0x78
 80018a2:	4803      	ldr	r0, [pc, #12]	@ (80018b0 <OLED_WR_DATA+0x2c>)
 80018a4:	f002 fad4 	bl	8003e50 <HAL_I2C_Mem_Write>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	2000022c 	.word	0x2000022c

080018b4 <OLED_Clear>:
 * @function: OLED_Clear(void)
 * @description: ,!!!!
 * @return {*}
 */
void OLED_Clear(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	71fb      	strb	r3, [r7, #7]
 80018be:	e01b      	b.n	80018f8 <OLED_Clear+0x44>
	{
		OLED_WR_CMD(0xb0+i);    //0~7
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	3b50      	subs	r3, #80	@ 0x50
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff ffc4 	bl	8001854 <OLED_WR_CMD>
		OLED_WR_CMD(0x00);      //
 80018cc:	2000      	movs	r0, #0
 80018ce:	f7ff ffc1 	bl	8001854 <OLED_WR_CMD>
		OLED_WR_CMD(0x10);      //
 80018d2:	2010      	movs	r0, #16
 80018d4:	f7ff ffbe 	bl	8001854 <OLED_WR_CMD>
		for(n=0;n<128;n++)
 80018d8:	2300      	movs	r3, #0
 80018da:	71bb      	strb	r3, [r7, #6]
 80018dc:	e005      	b.n	80018ea <OLED_Clear+0x36>
			OLED_WR_DATA(0);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff ffd0 	bl	8001884 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 80018e4:	79bb      	ldrb	r3, [r7, #6]
 80018e6:	3301      	adds	r3, #1
 80018e8:	71bb      	strb	r3, [r7, #6]
 80018ea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	daf5      	bge.n	80018de <OLED_Clear+0x2a>
	for(i=0;i<8;i++)
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	3301      	adds	r3, #1
 80018f6:	71fb      	strb	r3, [r7, #7]
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b07      	cmp	r3, #7
 80018fc:	d9e0      	bls.n	80018c0 <OLED_Clear+0xc>
	}
}
 80018fe:	bf00      	nop
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <oled_pow>:
 * @description: m^n
 * @param {uint8_t} m,n
 * @return {unsigned int} result
 */
unsigned int oled_pow(uint8_t m,uint8_t n)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	460a      	mov	r2, r1
 8001912:	71fb      	strb	r3, [r7, #7]
 8001914:	4613      	mov	r3, r2
 8001916:	71bb      	strb	r3, [r7, #6]
	unsigned int result=1;
 8001918:	2301      	movs	r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 800191c:	e004      	b.n	8001928 <oled_pow+0x20>
 800191e:	79fa      	ldrb	r2, [r7, #7]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	fb02 f303 	mul.w	r3, r2, r3
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	1e5a      	subs	r2, r3, #1
 800192c:	71ba      	strb	r2, [r7, #6]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f5      	bne.n	800191e <oled_pow+0x16>
	return result;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
	...

08001940 <OLED_ShowChar>:
 * @param {uint8_t} Char_Size, 16/12
 * @param {uint8_t} Color_Turn(10)
 * @return {*}
 */
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size,uint8_t Color_Turn)
{
 8001940:	b4b0      	push	{r4, r5, r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	4604      	mov	r4, r0
 8001948:	4608      	mov	r0, r1
 800194a:	4611      	mov	r1, r2
 800194c:	461a      	mov	r2, r3
 800194e:	4623      	mov	r3, r4
 8001950:	71fb      	strb	r3, [r7, #7]
 8001952:	4603      	mov	r3, r0
 8001954:	71bb      	strb	r3, [r7, #6]
 8001956:	460b      	mov	r3, r1
 8001958:	717b      	strb	r3, [r7, #5]
 800195a:	4613      	mov	r3, r2
 800195c:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;
 800195e:	2300      	movs	r3, #0
 8001960:	73bb      	strb	r3, [r7, #14]
 8001962:	2300      	movs	r3, #0
 8001964:	73fb      	strb	r3, [r7, #15]
	c = chr - ' ';//
 8001966:	797b      	ldrb	r3, [r7, #5]
 8001968:	3b20      	subs	r3, #32
 800196a:	73bb      	strb	r3, [r7, #14]
	if(x>128-1)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	da04      	bge.n	800197e <OLED_ShowChar+0x3e>
	{
		x=0;
 8001974:	2300      	movs	r3, #0
 8001976:	71fb      	strb	r3, [r7, #7]
		y = y + 2;
 8001978:	79bb      	ldrb	r3, [r7, #6]
 800197a:	3302      	adds	r3, #2
 800197c:	71bb      	strb	r3, [r7, #6]
	}
	if(Char_Size == 16)
 800197e:	793b      	ldrb	r3, [r7, #4]
 8001980:	2b10      	cmp	r3, #16
 8001982:	d165      	bne.n	8001a50 <OLED_ShowChar+0x110>
	{
		for(i=0;i<8;i++)
 8001984:	2300      	movs	r3, #0
 8001986:	73fb      	strb	r3, [r7, #15]
 8001988:	e029      	b.n	80019de <OLED_ShowChar+0x9e>
		{
			if(Color_Turn)
 800198a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d012      	beq.n	80019b8 <OLED_ShowChar+0x78>
				show_mem[y][x+i] = ~F8X16[c*16+i];
 8001992:	7bbb      	ldrb	r3, [r7, #14]
 8001994:	011a      	lsls	r2, r3, #4
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	4413      	add	r3, r2
 800199a:	4a4c      	ldr	r2, [pc, #304]	@ (8001acc <OLED_ShowChar+0x18c>)
 800199c:	5cd1      	ldrb	r1, [r2, r3]
 800199e:	79ba      	ldrb	r2, [r7, #6]
 80019a0:	79f8      	ldrb	r0, [r7, #7]
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	4403      	add	r3, r0
 80019a6:	43c9      	mvns	r1, r1
 80019a8:	b2c8      	uxtb	r0, r1
 80019aa:	4949      	ldr	r1, [pc, #292]	@ (8001ad0 <OLED_ShowChar+0x190>)
 80019ac:	01d2      	lsls	r2, r2, #7
 80019ae:	440a      	add	r2, r1
 80019b0:	4413      	add	r3, r2
 80019b2:	4602      	mov	r2, r0
 80019b4:	701a      	strb	r2, [r3, #0]
 80019b6:	e00f      	b.n	80019d8 <OLED_ShowChar+0x98>
			else
				show_mem[y][x+i] = F8X16[c*16+i];
 80019b8:	7bbb      	ldrb	r3, [r7, #14]
 80019ba:	011a      	lsls	r2, r3, #4
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	18d1      	adds	r1, r2, r3
 80019c0:	79ba      	ldrb	r2, [r7, #6]
 80019c2:	79f8      	ldrb	r0, [r7, #7]
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	4403      	add	r3, r0
 80019c8:	4840      	ldr	r0, [pc, #256]	@ (8001acc <OLED_ShowChar+0x18c>)
 80019ca:	5c40      	ldrb	r0, [r0, r1]
 80019cc:	4940      	ldr	r1, [pc, #256]	@ (8001ad0 <OLED_ShowChar+0x190>)
 80019ce:	01d2      	lsls	r2, r2, #7
 80019d0:	440a      	add	r2, r1
 80019d2:	4413      	add	r3, r2
 80019d4:	4602      	mov	r2, r0
 80019d6:	701a      	strb	r2, [r3, #0]
		for(i=0;i<8;i++)
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	3301      	adds	r3, #1
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	2b07      	cmp	r3, #7
 80019e2:	d9d2      	bls.n	800198a <OLED_ShowChar+0x4a>
		}
		for(i=0;i<8;i++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	73fb      	strb	r3, [r7, #15]
 80019e8:	e02e      	b.n	8001a48 <OLED_ShowChar+0x108>
		{
			if(Color_Turn)
 80019ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d014      	beq.n	8001a1c <OLED_ShowChar+0xdc>
				show_mem[y+1][x+i] = ~F8X16[c*16+i+8];
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	011a      	lsls	r2, r3, #4
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	4413      	add	r3, r2
 80019fa:	3308      	adds	r3, #8
 80019fc:	4a33      	ldr	r2, [pc, #204]	@ (8001acc <OLED_ShowChar+0x18c>)
 80019fe:	5cd1      	ldrb	r1, [r2, r3]
 8001a00:	79bb      	ldrb	r3, [r7, #6]
 8001a02:	1c5a      	adds	r2, r3, #1
 8001a04:	79f8      	ldrb	r0, [r7, #7]
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	4403      	add	r3, r0
 8001a0a:	43c9      	mvns	r1, r1
 8001a0c:	b2c8      	uxtb	r0, r1
 8001a0e:	4930      	ldr	r1, [pc, #192]	@ (8001ad0 <OLED_ShowChar+0x190>)
 8001a10:	01d2      	lsls	r2, r2, #7
 8001a12:	440a      	add	r2, r1
 8001a14:	4413      	add	r3, r2
 8001a16:	4602      	mov	r2, r0
 8001a18:	701a      	strb	r2, [r3, #0]
 8001a1a:	e012      	b.n	8001a42 <OLED_ShowChar+0x102>
			else
				show_mem[y+1][x+i] = F8X16[c*16+i+8];
 8001a1c:	7bbb      	ldrb	r3, [r7, #14]
 8001a1e:	011a      	lsls	r2, r3, #4
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	4413      	add	r3, r2
 8001a24:	f103 0108 	add.w	r1, r3, #8
 8001a28:	79bb      	ldrb	r3, [r7, #6]
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	79f8      	ldrb	r0, [r7, #7]
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	4403      	add	r3, r0
 8001a32:	4826      	ldr	r0, [pc, #152]	@ (8001acc <OLED_ShowChar+0x18c>)
 8001a34:	5c40      	ldrb	r0, [r0, r1]
 8001a36:	4926      	ldr	r1, [pc, #152]	@ (8001ad0 <OLED_ShowChar+0x190>)
 8001a38:	01d2      	lsls	r2, r2, #7
 8001a3a:	440a      	add	r2, r1
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4602      	mov	r2, r0
 8001a40:	701a      	strb	r2, [r3, #0]
		for(i=0;i<8;i++)
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	3301      	adds	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	2b07      	cmp	r3, #7
 8001a4c:	d9cd      	bls.n	80019ea <OLED_ShowChar+0xaa>
				show_mem[y][x+i] = ~F6x8[c][i];
			else
				show_mem[y][x+i] = F6x8[c][i];
		}
	}
}
 8001a4e:	e037      	b.n	8001ac0 <OLED_ShowChar+0x180>
		for(i=0;i<6;i++)
 8001a50:	2300      	movs	r3, #0
 8001a52:	73fb      	strb	r3, [r7, #15]
 8001a54:	e031      	b.n	8001aba <OLED_ShowChar+0x17a>
			if(Color_Turn)
 8001a56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d016      	beq.n	8001a8c <OLED_ShowChar+0x14c>
				show_mem[y][x+i] = ~F6x8[c][i];
 8001a5e:	7bba      	ldrb	r2, [r7, #14]
 8001a60:	7bf9      	ldrb	r1, [r7, #15]
 8001a62:	481c      	ldr	r0, [pc, #112]	@ (8001ad4 <OLED_ShowChar+0x194>)
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	4403      	add	r3, r0
 8001a6e:	440b      	add	r3, r1
 8001a70:	7819      	ldrb	r1, [r3, #0]
 8001a72:	79ba      	ldrb	r2, [r7, #6]
 8001a74:	79f8      	ldrb	r0, [r7, #7]
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	4403      	add	r3, r0
 8001a7a:	43c9      	mvns	r1, r1
 8001a7c:	b2c8      	uxtb	r0, r1
 8001a7e:	4914      	ldr	r1, [pc, #80]	@ (8001ad0 <OLED_ShowChar+0x190>)
 8001a80:	01d2      	lsls	r2, r2, #7
 8001a82:	440a      	add	r2, r1
 8001a84:	4413      	add	r3, r2
 8001a86:	4602      	mov	r2, r0
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e013      	b.n	8001ab4 <OLED_ShowChar+0x174>
				show_mem[y][x+i] = F6x8[c][i];
 8001a8c:	7bba      	ldrb	r2, [r7, #14]
 8001a8e:	7bfc      	ldrb	r4, [r7, #15]
 8001a90:	79b8      	ldrb	r0, [r7, #6]
 8001a92:	79f9      	ldrb	r1, [r7, #7]
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	4419      	add	r1, r3
 8001a98:	4d0e      	ldr	r5, [pc, #56]	@ (8001ad4 <OLED_ShowChar+0x194>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	442b      	add	r3, r5
 8001aa4:	4423      	add	r3, r4
 8001aa6:	781c      	ldrb	r4, [r3, #0]
 8001aa8:	4a09      	ldr	r2, [pc, #36]	@ (8001ad0 <OLED_ShowChar+0x190>)
 8001aaa:	01c3      	lsls	r3, r0, #7
 8001aac:	4413      	add	r3, r2
 8001aae:	440b      	add	r3, r1
 8001ab0:	4622      	mov	r2, r4
 8001ab2:	701a      	strb	r2, [r3, #0]
		for(i=0;i<6;i++)
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	2b05      	cmp	r3, #5
 8001abe:	d9ca      	bls.n	8001a56 <OLED_ShowChar+0x116>
}
 8001ac0:	bf00      	nop
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bcb0      	pop	{r4, r5, r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	0800d038 	.word	0x0800d038
 8001ad0:	2000032c 	.word	0x2000032c
 8001ad4:	0800ce10 	.word	0x0800ce10

08001ad8 <OLED_Showdecimal>:
 * @param {uint8_t} size2: 16/12168X16126x8
 * @param {uint8_t} Color_Turn(10)
 * @return {*}
 */
void OLED_Showdecimal(uint8_t x,uint8_t y,float num,uint8_t z_len,uint8_t f_len,uint8_t size2, uint8_t Color_Turn)
{
 8001ad8:	b590      	push	{r4, r7, lr}
 8001ada:	b089      	sub	sp, #36	@ 0x24
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	603a      	str	r2, [r7, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	71bb      	strb	r3, [r7, #6]
 8001aea:	4613      	mov	r3, r2
 8001aec:	717b      	strb	r3, [r7, #5]
	uint8_t t,temp,i=0;//i
 8001aee:	2300      	movs	r3, #0
 8001af0:	75bb      	strb	r3, [r7, #22]
	uint8_t enshow;
	int z_temp,f_temp;
	if(num<0)
 8001af2:	f04f 0100 	mov.w	r1, #0
 8001af6:	6838      	ldr	r0, [r7, #0]
 8001af8:	f7ff fae2 	bl	80010c0 <__aeabi_fcmplt>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d008      	beq.n	8001b14 <OLED_Showdecimal+0x3c>
	{
		z_len+=1;
 8001b02:	797b      	ldrb	r3, [r7, #5]
 8001b04:	3301      	adds	r3, #1
 8001b06:	717b      	strb	r3, [r7, #5]
		i=1;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	75bb      	strb	r3, [r7, #22]
		num=-num;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001b12:	603b      	str	r3, [r7, #0]
	}
	z_temp=(int)num;
 8001b14:	6838      	ldr	r0, [r7, #0]
 8001b16:	f7ff fafb 	bl	8001110 <__aeabi_f2iz>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	613b      	str	r3, [r7, #16]
	//
	for(t=0;t<z_len;t++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	75fb      	strb	r3, [r7, #23]
 8001b22:	e055      	b.n	8001bd0 <OLED_Showdecimal+0xf8>
	{
		temp=(z_temp/oled_pow(10,z_len-t-1))%10;
 8001b24:	693c      	ldr	r4, [r7, #16]
 8001b26:	797a      	ldrb	r2, [r7, #5]
 8001b28:	7dfb      	ldrb	r3, [r7, #23]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	4619      	mov	r1, r3
 8001b34:	200a      	movs	r0, #10
 8001b36:	f7ff fee7 	bl	8001908 <oled_pow>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b40:	4b6a      	ldr	r3, [pc, #424]	@ (8001cec <OLED_Showdecimal+0x214>)
 8001b42:	fba3 2301 	umull	r2, r3, r3, r1
 8001b46:	08da      	lsrs	r2, r3, #3
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	1aca      	subs	r2, r1, r3
 8001b52:	4613      	mov	r3, r2
 8001b54:	72fb      	strb	r3, [r7, #11]
		if(enshow==0 && t<(z_len-1))
 8001b56:	7d7b      	ldrb	r3, [r7, #21]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d11f      	bne.n	8001b9c <OLED_Showdecimal+0xc4>
 8001b5c:	7dfa      	ldrb	r2, [r7, #23]
 8001b5e:	797b      	ldrb	r3, [r7, #5]
 8001b60:	3b01      	subs	r3, #1
 8001b62:	429a      	cmp	r2, r3
 8001b64:	da1a      	bge.n	8001b9c <OLED_Showdecimal+0xc4>
		{
			if(temp==0)
 8001b66:	7afb      	ldrb	r3, [r7, #11]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d115      	bne.n	8001b98 <OLED_Showdecimal+0xc0>
			{
				OLED_ShowChar(x+(size2/2)*t,y,' ',size2, Color_Turn);
 8001b6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b70:	085b      	lsrs	r3, r3, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	7dfa      	ldrb	r2, [r7, #23]
 8001b76:	fb02 f303 	mul.w	r3, r2, r3
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	4413      	add	r3, r2
 8001b80:	b2d8      	uxtb	r0, r3
 8001b82:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001b86:	79b9      	ldrb	r1, [r7, #6]
 8001b88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	2220      	movs	r2, #32
 8001b92:	f7ff fed5 	bl	8001940 <OLED_ShowChar>
				continue;
 8001b96:	e018      	b.n	8001bca <OLED_Showdecimal+0xf2>
			}
			else
			enshow=1;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	757b      	strb	r3, [r7, #21]
		}
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2, Color_Turn);
 8001b9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ba0:	085b      	lsrs	r3, r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	7dfa      	ldrb	r2, [r7, #23]
 8001ba6:	fb02 f303 	mul.w	r3, r2, r3
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	4413      	add	r3, r2
 8001bb0:	b2d8      	uxtb	r0, r3
 8001bb2:	7afb      	ldrb	r3, [r7, #11]
 8001bb4:	3330      	adds	r3, #48	@ 0x30
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8001bbc:	79b9      	ldrb	r1, [r7, #6]
 8001bbe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	4623      	mov	r3, r4
 8001bc6:	f7ff febb 	bl	8001940 <OLED_ShowChar>
	for(t=0;t<z_len;t++)
 8001bca:	7dfb      	ldrb	r3, [r7, #23]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	75fb      	strb	r3, [r7, #23]
 8001bd0:	7dfa      	ldrb	r2, [r7, #23]
 8001bd2:	797b      	ldrb	r3, [r7, #5]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3a5      	bcc.n	8001b24 <OLED_Showdecimal+0x4c>
	}
	//
	OLED_ShowChar(x+(size2/2)*(z_len),y,'.',size2, Color_Turn);
 8001bd8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001bdc:	085b      	lsrs	r3, r3, #1
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	797a      	ldrb	r2, [r7, #5]
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	4413      	add	r3, r2
 8001bec:	b2d8      	uxtb	r0, r3
 8001bee:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001bf2:	79b9      	ldrb	r1, [r7, #6]
 8001bf4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	222e      	movs	r2, #46	@ 0x2e
 8001bfe:	f7ff fe9f 	bl	8001940 <OLED_ShowChar>

	f_temp=(int)((num-z_temp)*(oled_pow(10,f_len)));
 8001c02:	6938      	ldr	r0, [r7, #16]
 8001c04:	f7ff f86a 	bl	8000cdc <__aeabi_i2f>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	6838      	ldr	r0, [r7, #0]
 8001c0e:	f7fe ffaf 	bl	8000b70 <__aeabi_fsub>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461c      	mov	r4, r3
 8001c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	200a      	movs	r0, #10
 8001c1e:	f7ff fe73 	bl	8001908 <oled_pow>
 8001c22:	4603      	mov	r3, r0
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff f855 	bl	8000cd4 <__aeabi_ui2f>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4620      	mov	r0, r4
 8001c30:	f7ff f8a8 	bl	8000d84 <__aeabi_fmul>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fa6a 	bl	8001110 <__aeabi_f2iz>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	60fb      	str	r3, [r7, #12]
  //
	for(t=0;t<f_len;t++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	75fb      	strb	r3, [r7, #23]
 8001c44:	e038      	b.n	8001cb8 <OLED_Showdecimal+0x1e0>
	{
		temp=(f_temp/oled_pow(10,f_len-t-1))%10;
 8001c46:	68fc      	ldr	r4, [r7, #12]
 8001c48:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001c4c:	7dfb      	ldrb	r3, [r7, #23]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	3b01      	subs	r3, #1
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	4619      	mov	r1, r3
 8001c58:	200a      	movs	r0, #10
 8001c5a:	f7ff fe55 	bl	8001908 <oled_pow>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	fbb4 f1f3 	udiv	r1, r4, r3
 8001c64:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <OLED_Showdecimal+0x214>)
 8001c66:	fba3 2301 	umull	r2, r3, r3, r1
 8001c6a:	08da      	lsrs	r2, r3, #3
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	1aca      	subs	r2, r1, r3
 8001c76:	4613      	mov	r3, r2
 8001c78:	72fb      	strb	r3, [r7, #11]
		OLED_ShowChar(x+(size2/2)*(t+z_len)+5,y,temp+'0',size2, Color_Turn);
 8001c7a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c7e:	085b      	lsrs	r3, r3, #1
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	7df9      	ldrb	r1, [r7, #23]
 8001c84:	797a      	ldrb	r2, [r7, #5]
 8001c86:	440a      	add	r2, r1
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	4413      	add	r3, r2
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	3305      	adds	r3, #5
 8001c98:	b2d8      	uxtb	r0, r3
 8001c9a:	7afb      	ldrb	r3, [r7, #11]
 8001c9c:	3330      	adds	r3, #48	@ 0x30
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	f897 402c 	ldrb.w	r4, [r7, #44]	@ 0x2c
 8001ca4:	79b9      	ldrb	r1, [r7, #6]
 8001ca6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	4623      	mov	r3, r4
 8001cae:	f7ff fe47 	bl	8001940 <OLED_ShowChar>
	for(t=0;t<f_len;t++)
 8001cb2:	7dfb      	ldrb	r3, [r7, #23]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	75fb      	strb	r3, [r7, #23]
 8001cb8:	7dfa      	ldrb	r2, [r7, #23]
 8001cba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d3c1      	bcc.n	8001c46 <OLED_Showdecimal+0x16e>
	}
	if(i==1)//-
 8001cc2:	7dbb      	ldrb	r3, [r7, #22]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d10c      	bne.n	8001ce2 <OLED_Showdecimal+0x20a>
	{
		OLED_ShowChar(x,y,'-',size2, Color_Turn);
 8001cc8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001ccc:	79b9      	ldrb	r1, [r7, #6]
 8001cce:	79f8      	ldrb	r0, [r7, #7]
 8001cd0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	222d      	movs	r2, #45	@ 0x2d
 8001cda:	f7ff fe31 	bl	8001940 <OLED_ShowChar>
		i=0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	75bb      	strb	r3, [r7, #22]
	}
}
 8001ce2:	bf00      	nop
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd90      	pop	{r4, r7, pc}
 8001cea:	bf00      	nop
 8001cec:	cccccccd 	.word	0xcccccccd

08001cf0 <imu_data_deal>:
	 accOffset.Zdata /= 200;
}

//imu
void imu_data_deal(int16_t ax, int16_t ay, int16_t az, int16_t gx, int16_t gy, int16_t gz,acc_info_struct *acc,gyroscope_info_struct *gyro)
{
 8001cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4604      	mov	r4, r0
 8001cf8:	4608      	mov	r0, r1
 8001cfa:	4611      	mov	r1, r2
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4623      	mov	r3, r4
 8001d00:	80fb      	strh	r3, [r7, #6]
 8001d02:	4603      	mov	r3, r0
 8001d04:	80bb      	strh	r3, [r7, #4]
 8001d06:	460b      	mov	r3, r1
 8001d08:	807b      	strh	r3, [r7, #2]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	803b      	strh	r3, [r7, #0]
     float alpha = 0.2;  //0.35
 8001d0e:	4bb4      	ldr	r3, [pc, #720]	@ (8001fe0 <imu_data_deal+0x2f0>)
 8001d10:	60fb      	str	r3, [r7, #12]

     acc->acc[X] = (ax - accOffset.Xdata) / ACC_SPL * alpha + acc->acc[X] * (1 - alpha);
 8001d12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fb74 	bl	8000404 <__aeabi_i2d>
 8001d1c:	4bb1      	ldr	r3, [pc, #708]	@ (8001fe4 <imu_data_deal+0x2f4>)
 8001d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d22:	f7fe fa21 	bl	8000168 <__aeabi_dsub>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	4bad      	ldr	r3, [pc, #692]	@ (8001fe8 <imu_data_deal+0x2f8>)
 8001d34:	f7fe fcfa 	bl	800072c <__aeabi_ddiv>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4614      	mov	r4, r2
 8001d3e:	461d      	mov	r5, r3
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	f7fe fb71 	bl	8000428 <__aeabi_f2d>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4620      	mov	r0, r4
 8001d4c:	4629      	mov	r1, r5
 8001d4e:	f7fe fbc3 	bl	80004d8 <__aeabi_dmul>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4614      	mov	r4, r2
 8001d58:	461d      	mov	r5, r3
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d5c:	68de      	ldr	r6, [r3, #12]
 8001d5e:	68f9      	ldr	r1, [r7, #12]
 8001d60:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001d64:	f7fe ff04 	bl	8000b70 <__aeabi_fsub>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4630      	mov	r0, r6
 8001d6e:	f7ff f809 	bl	8000d84 <__aeabi_fmul>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fb57 	bl	8000428 <__aeabi_f2d>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4620      	mov	r0, r4
 8001d80:	4629      	mov	r1, r5
 8001d82:	f7fe f9f3 	bl	800016c <__adddf3>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f7fe fe9b 	bl	8000ac8 <__aeabi_d2f>
 8001d92:	4602      	mov	r2, r0
 8001d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d96:	60da      	str	r2, [r3, #12]
     acc->acc[Y] = (ay - accOffset.Ydata) / ACC_SPL * alpha + acc->acc[Y] * (1 - alpha);
 8001d98:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fb31 	bl	8000404 <__aeabi_i2d>
 8001da2:	4b90      	ldr	r3, [pc, #576]	@ (8001fe4 <imu_data_deal+0x2f4>)
 8001da4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001da8:	f7fe f9de 	bl	8000168 <__aeabi_dsub>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	4b8b      	ldr	r3, [pc, #556]	@ (8001fe8 <imu_data_deal+0x2f8>)
 8001dba:	f7fe fcb7 	bl	800072c <__aeabi_ddiv>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	4614      	mov	r4, r2
 8001dc4:	461d      	mov	r5, r3
 8001dc6:	68f8      	ldr	r0, [r7, #12]
 8001dc8:	f7fe fb2e 	bl	8000428 <__aeabi_f2d>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4620      	mov	r0, r4
 8001dd2:	4629      	mov	r1, r5
 8001dd4:	f7fe fb80 	bl	80004d8 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	461d      	mov	r5, r3
 8001de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de2:	691e      	ldr	r6, [r3, #16]
 8001de4:	68f9      	ldr	r1, [r7, #12]
 8001de6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001dea:	f7fe fec1 	bl	8000b70 <__aeabi_fsub>
 8001dee:	4603      	mov	r3, r0
 8001df0:	4619      	mov	r1, r3
 8001df2:	4630      	mov	r0, r6
 8001df4:	f7fe ffc6 	bl	8000d84 <__aeabi_fmul>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fb14 	bl	8000428 <__aeabi_f2d>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4620      	mov	r0, r4
 8001e06:	4629      	mov	r1, r5
 8001e08:	f7fe f9b0 	bl	800016c <__adddf3>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	4610      	mov	r0, r2
 8001e12:	4619      	mov	r1, r3
 8001e14:	f7fe fe58 	bl	8000ac8 <__aeabi_d2f>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e1c:	611a      	str	r2, [r3, #16]
     acc->acc[Z] = (az - accOffset.Zdata) / ACC_SPL * alpha + acc->acc[Z] * (1 - alpha);
 8001e1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe faee 	bl	8000404 <__aeabi_i2d>
 8001e28:	4b6e      	ldr	r3, [pc, #440]	@ (8001fe4 <imu_data_deal+0x2f4>)
 8001e2a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001e2e:	f7fe f99b 	bl	8000168 <__aeabi_dsub>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4610      	mov	r0, r2
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe8 <imu_data_deal+0x2f8>)
 8001e40:	f7fe fc74 	bl	800072c <__aeabi_ddiv>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4614      	mov	r4, r2
 8001e4a:	461d      	mov	r5, r3
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f7fe faeb 	bl	8000428 <__aeabi_f2d>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4620      	mov	r0, r4
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f7fe fb3d 	bl	80004d8 <__aeabi_dmul>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4614      	mov	r4, r2
 8001e64:	461d      	mov	r5, r3
 8001e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e68:	695e      	ldr	r6, [r3, #20]
 8001e6a:	68f9      	ldr	r1, [r7, #12]
 8001e6c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001e70:	f7fe fe7e 	bl	8000b70 <__aeabi_fsub>
 8001e74:	4603      	mov	r3, r0
 8001e76:	4619      	mov	r1, r3
 8001e78:	4630      	mov	r0, r6
 8001e7a:	f7fe ff83 	bl	8000d84 <__aeabi_fmul>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fad1 	bl	8000428 <__aeabi_f2d>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4620      	mov	r0, r4
 8001e8c:	4629      	mov	r1, r5
 8001e8e:	f7fe f96d 	bl	800016c <__adddf3>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	4610      	mov	r0, r2
 8001e98:	4619      	mov	r1, r3
 8001e9a:	f7fe fe15 	bl	8000ac8 <__aeabi_d2f>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea2:	615a      	str	r2, [r3, #20]

     gyro->gyro[X] = ANGLE_TO_RAD((gx - gyroOffset.Xdata) / GYRO_SPL);
 8001ea4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe ff17 	bl	8000cdc <__aeabi_i2f>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	4b4e      	ldr	r3, [pc, #312]	@ (8001fec <imu_data_deal+0x2fc>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4610      	mov	r0, r2
 8001eb8:	f7fe fe5a 	bl	8000b70 <__aeabi_fsub>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fab2 	bl	8000428 <__aeabi_f2d>
 8001ec4:	a342      	add	r3, pc, #264	@ (adr r3, 8001fd0 <imu_data_deal+0x2e0>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fc2f 	bl	800072c <__aeabi_ddiv>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	a340      	add	r3, pc, #256	@ (adr r3, 8001fd8 <imu_data_deal+0x2e8>)
 8001ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001edc:	f7fe fafc 	bl	80004d8 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	4b40      	ldr	r3, [pc, #256]	@ (8001ff0 <imu_data_deal+0x300>)
 8001eee:	f7fe fc1d 	bl	800072c <__aeabi_ddiv>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f7fe fde5 	bl	8000ac8 <__aeabi_d2f>
 8001efe:	4602      	mov	r2, r0
 8001f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f02:	601a      	str	r2, [r3, #0]
     gyro->gyro[Y] = ANGLE_TO_RAD((gy - gyroOffset.Ydata) / GYRO_SPL);
 8001f04:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fee7 	bl	8000cdc <__aeabi_i2f>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	4b36      	ldr	r3, [pc, #216]	@ (8001fec <imu_data_deal+0x2fc>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	4619      	mov	r1, r3
 8001f16:	4610      	mov	r0, r2
 8001f18:	f7fe fe2a 	bl	8000b70 <__aeabi_fsub>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fa82 	bl	8000428 <__aeabi_f2d>
 8001f24:	a32a      	add	r3, pc, #168	@ (adr r3, 8001fd0 <imu_data_deal+0x2e0>)
 8001f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2a:	f7fe fbff 	bl	800072c <__aeabi_ddiv>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	4610      	mov	r0, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	a328      	add	r3, pc, #160	@ (adr r3, 8001fd8 <imu_data_deal+0x2e8>)
 8001f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3c:	f7fe facc 	bl	80004d8 <__aeabi_dmul>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <imu_data_deal+0x300>)
 8001f4e:	f7fe fbed 	bl	800072c <__aeabi_ddiv>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f7fe fdb5 	bl	8000ac8 <__aeabi_d2f>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f62:	605a      	str	r2, [r3, #4]
     gyro->gyro[Z] = ANGLE_TO_RAD((gz - gyroOffset.Zdata) / GYRO_SPL);
 8001f64:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe feb7 	bl	8000cdc <__aeabi_i2f>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	4b1e      	ldr	r3, [pc, #120]	@ (8001fec <imu_data_deal+0x2fc>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	4619      	mov	r1, r3
 8001f76:	4610      	mov	r0, r2
 8001f78:	f7fe fdfa 	bl	8000b70 <__aeabi_fsub>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fa52 	bl	8000428 <__aeabi_f2d>
 8001f84:	a312      	add	r3, pc, #72	@ (adr r3, 8001fd0 <imu_data_deal+0x2e0>)
 8001f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8a:	f7fe fbcf 	bl	800072c <__aeabi_ddiv>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	a310      	add	r3, pc, #64	@ (adr r3, 8001fd8 <imu_data_deal+0x2e8>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	f7fe fa9c 	bl	80004d8 <__aeabi_dmul>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <imu_data_deal+0x300>)
 8001fae:	f7fe fbbd 	bl	800072c <__aeabi_ddiv>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f7fe fd85 	bl	8000ac8 <__aeabi_d2f>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc2:	609a      	str	r2, [r3, #8]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fcc:	f3af 8000 	nop.w
 8001fd0:	66666666 	.word	0x66666666
 8001fd4:	40306666 	.word	0x40306666
 8001fd8:	54442d28 	.word	0x54442d28
 8001fdc:	400921fb 	.word	0x400921fb
 8001fe0:	3e4ccccd 	.word	0x3e4ccccd
 8001fe4:	20000748 	.word	0x20000748
 8001fe8:	40b00000 	.word	0x40b00000
 8001fec:	20000738 	.word	0x20000738
 8001ff0:	40668000 	.word	0x40668000

08001ff4 <imu_task>:
//
void imu_task(void)
{
 8001ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af04      	add	r7, sp, #16
		acc_get_angle();
 8001ffa:	f000 fc9d 	bl	8002938 <acc_get_angle>

    //
    imu_data_deal(AX, AY, AZ, GX, GY, GZ, &imu.acc, &imu.gyro);
 8001ffe:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <imu_task+0x54>)
 8002000:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002004:	4b11      	ldr	r3, [pc, #68]	@ (800204c <imu_task+0x58>)
 8002006:	f9b3 1000 	ldrsh.w	r1, [r3]
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <imu_task+0x5c>)
 800200c:	f9b3 4000 	ldrsh.w	r4, [r3]
 8002010:	4b10      	ldr	r3, [pc, #64]	@ (8002054 <imu_task+0x60>)
 8002012:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <imu_task+0x64>)
 8002018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800201c:	4a0f      	ldr	r2, [pc, #60]	@ (800205c <imu_task+0x68>)
 800201e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002022:	4e0f      	ldr	r6, [pc, #60]	@ (8002060 <imu_task+0x6c>)
 8002024:	9603      	str	r6, [sp, #12]
 8002026:	4e0f      	ldr	r6, [pc, #60]	@ (8002064 <imu_task+0x70>)
 8002028:	9602      	str	r6, [sp, #8]
 800202a:	9201      	str	r2, [sp, #4]
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	462b      	mov	r3, r5
 8002030:	4622      	mov	r2, r4
 8002032:	f7ff fe5d 	bl	8001cf0 <imu_data_deal>

    //
    Update_Angle(&imu.acc,&imu.gyro);
 8002036:	490a      	ldr	r1, [pc, #40]	@ (8002060 <imu_task+0x6c>)
 8002038:	480a      	ldr	r0, [pc, #40]	@ (8002064 <imu_task+0x70>)
 800203a:	f000 f815 	bl	8002068 <Update_Angle>
}
 800203e:	bf00      	nop
 8002040:	3704      	adds	r7, #4
 8002042:	46bd      	mov	sp, r7
 8002044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002046:	bf00      	nop
 8002048:	20000320 	.word	0x20000320
 800204c:	20000322 	.word	0x20000322
 8002050:	20000324 	.word	0x20000324
 8002054:	20000326 	.word	0x20000326
 8002058:	20000328 	.word	0x20000328
 800205c:	2000032a 	.word	0x2000032a
 8002060:	20000760 	.word	0x20000760
 8002064:	2000076c 	.word	0x2000076c

08002068 <Update_Angle>:
*/

//
//g(/s)am/s2g
void Update_Angle(acc_info_struct *acc, gyroscope_info_struct *gyro)
{
 8002068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800206a:	b093      	sub	sp, #76	@ 0x4c
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
		float halfT = 0.5 * delta_T;    // 
 8002072:	4b92      	ldr	r3, [pc, #584]	@ (80022bc <Update_Angle+0x254>)
 8002074:	647b      	str	r3, [r7, #68]	@ 0x44

		float norm; // 
		float vx, vy, vz; // 
		float ex, ey, ez; // 

		float q0q0 = q0 * q0;
 8002076:	4b92      	ldr	r3, [pc, #584]	@ (80022c0 <Update_Angle+0x258>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a91      	ldr	r2, [pc, #580]	@ (80022c0 <Update_Angle+0x258>)
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	4611      	mov	r1, r2
 8002080:	4618      	mov	r0, r3
 8002082:	f7fe fe7f 	bl	8000d84 <__aeabi_fmul>
 8002086:	4603      	mov	r3, r0
 8002088:	643b      	str	r3, [r7, #64]	@ 0x40
		float q0q1 = q0 * q1;
 800208a:	4b8d      	ldr	r3, [pc, #564]	@ (80022c0 <Update_Angle+0x258>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a8d      	ldr	r2, [pc, #564]	@ (80022c4 <Update_Angle+0x25c>)
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fe75 	bl	8000d84 <__aeabi_fmul>
 800209a:	4603      	mov	r3, r0
 800209c:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float q0q2 = q0 * q2;
 800209e:	4b88      	ldr	r3, [pc, #544]	@ (80022c0 <Update_Angle+0x258>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a89      	ldr	r2, [pc, #548]	@ (80022c8 <Update_Angle+0x260>)
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fe6b 	bl	8000d84 <__aeabi_fmul>
 80020ae:	4603      	mov	r3, r0
 80020b0:	63bb      	str	r3, [r7, #56]	@ 0x38
		float q1q1 = q1 * q1;
 80020b2:	4b84      	ldr	r3, [pc, #528]	@ (80022c4 <Update_Angle+0x25c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a83      	ldr	r2, [pc, #524]	@ (80022c4 <Update_Angle+0x25c>)
 80020b8:	6812      	ldr	r2, [r2, #0]
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f7fe fe61 	bl	8000d84 <__aeabi_fmul>
 80020c2:	4603      	mov	r3, r0
 80020c4:	637b      	str	r3, [r7, #52]	@ 0x34
		float q1q3 = q1 * q3;
 80020c6:	4b7f      	ldr	r3, [pc, #508]	@ (80022c4 <Update_Angle+0x25c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a80      	ldr	r2, [pc, #512]	@ (80022cc <Update_Angle+0x264>)
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe fe57 	bl	8000d84 <__aeabi_fmul>
 80020d6:	4603      	mov	r3, r0
 80020d8:	633b      	str	r3, [r7, #48]	@ 0x30
		float q2q2 = q2 * q2;
 80020da:	4b7b      	ldr	r3, [pc, #492]	@ (80022c8 <Update_Angle+0x260>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a7a      	ldr	r2, [pc, #488]	@ (80022c8 <Update_Angle+0x260>)
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fe4d 	bl	8000d84 <__aeabi_fmul>
 80020ea:	4603      	mov	r3, r0
 80020ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		float q2q3 = q2 * q3;
 80020ee:	4b76      	ldr	r3, [pc, #472]	@ (80022c8 <Update_Angle+0x260>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a76      	ldr	r2, [pc, #472]	@ (80022cc <Update_Angle+0x264>)
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fe43 	bl	8000d84 <__aeabi_fmul>
 80020fe:	4603      	mov	r3, r0
 8002100:	62bb      	str	r3, [r7, #40]	@ 0x28
		float q3q3 = q3 * q3;
 8002102:	4b72      	ldr	r3, [pc, #456]	@ (80022cc <Update_Angle+0x264>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a71      	ldr	r2, [pc, #452]	@ (80022cc <Update_Angle+0x264>)
 8002108:	6812      	ldr	r2, [r2, #0]
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fe39 	bl	8000d84 <__aeabi_fmul>
 8002112:	4603      	mov	r3, r0
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24

		if (acc->acc[X] * acc->acc[Y] * acc->acc[Z] == 0) // 
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	4619      	mov	r1, r3
 8002120:	4610      	mov	r0, r2
 8002122:	f7fe fe2f 	bl	8000d84 <__aeabi_fmul>
 8002126:	4603      	mov	r3, r0
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	4619      	mov	r1, r3
 8002130:	4610      	mov	r0, r2
 8002132:	f7fe fe27 	bl	8000d84 <__aeabi_fmul>
 8002136:	4603      	mov	r3, r0
 8002138:	f04f 0100 	mov.w	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f7fe ffb5 	bl	80010ac <__aeabi_fcmpeq>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	f040 83e3 	bne.w	8002910 <Update_Angle+0x8a8>
				return;

		norm = myRsqrt(acc->acc[X] * acc->acc[X] + acc->acc[Y] * acc->acc[Y] + acc->acc[Z] * acc->acc[Z]); // 
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	4619      	mov	r1, r3
 8002154:	4610      	mov	r0, r2
 8002156:	f7fe fe15 	bl	8000d84 <__aeabi_fmul>
 800215a:	4603      	mov	r3, r0
 800215c:	461c      	mov	r4, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	4619      	mov	r1, r3
 8002168:	4610      	mov	r0, r2
 800216a:	f7fe fe0b 	bl	8000d84 <__aeabi_fmul>
 800216e:	4603      	mov	r3, r0
 8002170:	4619      	mov	r1, r3
 8002172:	4620      	mov	r0, r4
 8002174:	f7fe fcfe 	bl	8000b74 <__addsf3>
 8002178:	4603      	mov	r3, r0
 800217a:	461c      	mov	r4, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	4619      	mov	r1, r3
 8002186:	4610      	mov	r0, r2
 8002188:	f7fe fdfc 	bl	8000d84 <__aeabi_fmul>
 800218c:	4603      	mov	r3, r0
 800218e:	4619      	mov	r1, r3
 8002190:	4620      	mov	r0, r4
 8002192:	f7fe fcef 	bl	8000b74 <__addsf3>
 8002196:	4603      	mov	r3, r0
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fca3 	bl	8002ae4 <myRsqrt>
 800219e:	6238      	str	r0, [r7, #32]
		acc->acc[X] = acc->acc[X] * norm; // KP
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	6a39      	ldr	r1, [r7, #32]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7fe fdec 	bl	8000d84 <__aeabi_fmul>
 80021ac:	4603      	mov	r3, r0
 80021ae:	461a      	mov	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	60da      	str	r2, [r3, #12]
		acc->acc[Y] = acc->acc[Y] * norm;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	6a39      	ldr	r1, [r7, #32]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fde2 	bl	8000d84 <__aeabi_fmul>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	611a      	str	r2, [r3, #16]
		acc->acc[Z] = acc->acc[Z] * norm;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	6a39      	ldr	r1, [r7, #32]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe fdd8 	bl	8000d84 <__aeabi_fmul>
 80021d4:	4603      	mov	r3, r0
 80021d6:	461a      	mov	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	615a      	str	r2, [r3, #20]

		// n[0,0,g]b
		// nb
		vx = 2 * (q1q3 - q0q2);
 80021dc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80021de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80021e0:	f7fe fcc6 	bl	8000b70 <__aeabi_fsub>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4619      	mov	r1, r3
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe fcc3 	bl	8000b74 <__addsf3>
 80021ee:	4603      	mov	r3, r0
 80021f0:	61fb      	str	r3, [r7, #28]
		vy = 2 * (q0q1 + q2q3);
 80021f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021f4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80021f6:	f7fe fcbd 	bl	8000b74 <__addsf3>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4619      	mov	r1, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fcb8 	bl	8000b74 <__addsf3>
 8002204:	4603      	mov	r3, r0
 8002206:	61bb      	str	r3, [r7, #24]
		vz = q0q0 - q1q1 - q2q2 + q3q3;
 8002208:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800220a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800220c:	f7fe fcb0 	bl	8000b70 <__aeabi_fsub>
 8002210:	4603      	mov	r3, r0
 8002212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002214:	4618      	mov	r0, r3
 8002216:	f7fe fcab 	bl	8000b70 <__aeabi_fsub>
 800221a:	4603      	mov	r3, r0
 800221c:	4619      	mov	r1, r3
 800221e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002220:	f7fe fca8 	bl	8000b74 <__addsf3>
 8002224:	4603      	mov	r3, r0
 8002226:	617b      	str	r3, [r7, #20]

		// 
		ex = (acc->acc[Y] * vz - acc->acc[Z] * vy);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	6979      	ldr	r1, [r7, #20]
 800222e:	4618      	mov	r0, r3
 8002230:	f7fe fda8 	bl	8000d84 <__aeabi_fmul>
 8002234:	4603      	mov	r3, r0
 8002236:	461c      	mov	r4, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	69b9      	ldr	r1, [r7, #24]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fda0 	bl	8000d84 <__aeabi_fmul>
 8002244:	4603      	mov	r3, r0
 8002246:	4619      	mov	r1, r3
 8002248:	4620      	mov	r0, r4
 800224a:	f7fe fc91 	bl	8000b70 <__aeabi_fsub>
 800224e:	4603      	mov	r3, r0
 8002250:	613b      	str	r3, [r7, #16]
		ey = (acc->acc[Z] * vx - acc->acc[X] * vz);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	69f9      	ldr	r1, [r7, #28]
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe fd93 	bl	8000d84 <__aeabi_fmul>
 800225e:	4603      	mov	r3, r0
 8002260:	461c      	mov	r4, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	6979      	ldr	r1, [r7, #20]
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe fd8b 	bl	8000d84 <__aeabi_fmul>
 800226e:	4603      	mov	r3, r0
 8002270:	4619      	mov	r1, r3
 8002272:	4620      	mov	r0, r4
 8002274:	f7fe fc7c 	bl	8000b70 <__aeabi_fsub>
 8002278:	4603      	mov	r3, r0
 800227a:	60fb      	str	r3, [r7, #12]
		ez = (acc->acc[X] * vy - acc->acc[Y] * vx);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	69b9      	ldr	r1, [r7, #24]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe fd7e 	bl	8000d84 <__aeabi_fmul>
 8002288:	4603      	mov	r3, r0
 800228a:	461c      	mov	r4, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	69f9      	ldr	r1, [r7, #28]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fd76 	bl	8000d84 <__aeabi_fmul>
 8002298:	4603      	mov	r3, r0
 800229a:	4619      	mov	r1, r3
 800229c:	4620      	mov	r0, r4
 800229e:	f7fe fc67 	bl	8000b70 <__aeabi_fsub>
 80022a2:	4603      	mov	r3, r0
 80022a4:	60bb      	str	r3, [r7, #8]

		// 
		exInt += ex;
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <Update_Angle+0x268>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6939      	ldr	r1, [r7, #16]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fc61 	bl	8000b74 <__addsf3>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <Update_Angle+0x268>)
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	e00b      	b.n	80022d4 <Update_Angle+0x26c>
 80022bc:	3b83126f 	.word	0x3b83126f
 80022c0:	20000024 	.word	0x20000024
 80022c4:	20000788 	.word	0x20000788
 80022c8:	2000078c 	.word	0x2000078c
 80022cc:	20000790 	.word	0x20000790
 80022d0:	20000794 	.word	0x20000794
		eyInt += ey;
 80022d4:	4b90      	ldr	r3, [pc, #576]	@ (8002518 <Update_Angle+0x4b0>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68f9      	ldr	r1, [r7, #12]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe fc4a 	bl	8000b74 <__addsf3>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	4b8c      	ldr	r3, [pc, #560]	@ (8002518 <Update_Angle+0x4b0>)
 80022e6:	601a      	str	r2, [r3, #0]
		ezInt += ez;
 80022e8:	4b8c      	ldr	r3, [pc, #560]	@ (800251c <Update_Angle+0x4b4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe fc40 	bl	8000b74 <__addsf3>
 80022f4:	4603      	mov	r3, r0
 80022f6:	461a      	mov	r2, r3
 80022f8:	4b88      	ldr	r3, [pc, #544]	@ (800251c <Update_Angle+0x4b4>)
 80022fa:	601a      	str	r2, [r3, #0]

		// PI
		gyro->gyro[X] += imu_kp * ex + exInt * imu_ki;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681c      	ldr	r4, [r3, #0]
 8002300:	4b87      	ldr	r3, [pc, #540]	@ (8002520 <Update_Angle+0x4b8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6939      	ldr	r1, [r7, #16]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fd3c 	bl	8000d84 <__aeabi_fmul>
 800230c:	4603      	mov	r3, r0
 800230e:	461d      	mov	r5, r3
 8002310:	4b84      	ldr	r3, [pc, #528]	@ (8002524 <Update_Angle+0x4bc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a84      	ldr	r2, [pc, #528]	@ (8002528 <Update_Angle+0x4c0>)
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fd32 	bl	8000d84 <__aeabi_fmul>
 8002320:	4603      	mov	r3, r0
 8002322:	4619      	mov	r1, r3
 8002324:	4628      	mov	r0, r5
 8002326:	f7fe fc25 	bl	8000b74 <__addsf3>
 800232a:	4603      	mov	r3, r0
 800232c:	4619      	mov	r1, r3
 800232e:	4620      	mov	r0, r4
 8002330:	f7fe fc20 	bl	8000b74 <__addsf3>
 8002334:	4603      	mov	r3, r0
 8002336:	461a      	mov	r2, r3
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	601a      	str	r2, [r3, #0]
		gyro->gyro[Y] += imu_kp * ey + eyInt * imu_ki;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685c      	ldr	r4, [r3, #4]
 8002340:	4b77      	ldr	r3, [pc, #476]	@ (8002520 <Update_Angle+0x4b8>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68f9      	ldr	r1, [r7, #12]
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe fd1c 	bl	8000d84 <__aeabi_fmul>
 800234c:	4603      	mov	r3, r0
 800234e:	461d      	mov	r5, r3
 8002350:	4b71      	ldr	r3, [pc, #452]	@ (8002518 <Update_Angle+0x4b0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a74      	ldr	r2, [pc, #464]	@ (8002528 <Update_Angle+0x4c0>)
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fd12 	bl	8000d84 <__aeabi_fmul>
 8002360:	4603      	mov	r3, r0
 8002362:	4619      	mov	r1, r3
 8002364:	4628      	mov	r0, r5
 8002366:	f7fe fc05 	bl	8000b74 <__addsf3>
 800236a:	4603      	mov	r3, r0
 800236c:	4619      	mov	r1, r3
 800236e:	4620      	mov	r0, r4
 8002370:	f7fe fc00 	bl	8000b74 <__addsf3>
 8002374:	4603      	mov	r3, r0
 8002376:	461a      	mov	r2, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	605a      	str	r2, [r3, #4]
		gyro->gyro[Z] += imu_kp * ez + ezInt * imu_ki; // 
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	689c      	ldr	r4, [r3, #8]
 8002380:	4b67      	ldr	r3, [pc, #412]	@ (8002520 <Update_Angle+0x4b8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe fcfc 	bl	8000d84 <__aeabi_fmul>
 800238c:	4603      	mov	r3, r0
 800238e:	461d      	mov	r5, r3
 8002390:	4b62      	ldr	r3, [pc, #392]	@ (800251c <Update_Angle+0x4b4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a64      	ldr	r2, [pc, #400]	@ (8002528 <Update_Angle+0x4c0>)
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	4611      	mov	r1, r2
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fcf2 	bl	8000d84 <__aeabi_fmul>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4619      	mov	r1, r3
 80023a4:	4628      	mov	r0, r5
 80023a6:	f7fe fbe5 	bl	8000b74 <__addsf3>
 80023aa:	4603      	mov	r3, r0
 80023ac:	4619      	mov	r1, r3
 80023ae:	4620      	mov	r0, r4
 80023b0:	f7fe fbe0 	bl	8000b74 <__addsf3>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	609a      	str	r2, [r3, #8]

		// 
		// P212
		q0 = q0 + (-q1 * gyro->gyro[X] - q2 * gyro->gyro[Y] - q3 * gyro->gyro[Z]) * halfT;
 80023bc:	4b5b      	ldr	r3, [pc, #364]	@ (800252c <Update_Angle+0x4c4>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4619      	mov	r1, r3
 80023ca:	4610      	mov	r0, r2
 80023cc:	f7fe fcda 	bl	8000d84 <__aeabi_fmul>
 80023d0:	4603      	mov	r3, r0
 80023d2:	461c      	mov	r4, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4a55      	ldr	r2, [pc, #340]	@ (8002530 <Update_Angle+0x4c8>)
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	4611      	mov	r1, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe fcd0 	bl	8000d84 <__aeabi_fmul>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4619      	mov	r1, r3
 80023e8:	4620      	mov	r0, r4
 80023ea:	f7fe fbc1 	bl	8000b70 <__aeabi_fsub>
 80023ee:	4603      	mov	r3, r0
 80023f0:	461c      	mov	r4, r3
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	4a4f      	ldr	r2, [pc, #316]	@ (8002534 <Update_Angle+0x4cc>)
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe fcc1 	bl	8000d84 <__aeabi_fmul>
 8002402:	4603      	mov	r3, r0
 8002404:	4619      	mov	r1, r3
 8002406:	4620      	mov	r0, r4
 8002408:	f7fe fbb2 	bl	8000b70 <__aeabi_fsub>
 800240c:	4603      	mov	r3, r0
 800240e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe fcb7 	bl	8000d84 <__aeabi_fmul>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	4b47      	ldr	r3, [pc, #284]	@ (8002538 <Update_Angle+0x4d0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4619      	mov	r1, r3
 8002420:	4610      	mov	r0, r2
 8002422:	f7fe fba7 	bl	8000b74 <__addsf3>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	4b43      	ldr	r3, [pc, #268]	@ (8002538 <Update_Angle+0x4d0>)
 800242c:	601a      	str	r2, [r3, #0]
		q1 = q1 + ( q0 * gyro->gyro[X] + q2 * gyro->gyro[Z] - q3 * gyro->gyro[Y]) * halfT;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a41      	ldr	r2, [pc, #260]	@ (8002538 <Update_Angle+0x4d0>)
 8002434:	6812      	ldr	r2, [r2, #0]
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe fca3 	bl	8000d84 <__aeabi_fmul>
 800243e:	4603      	mov	r3, r0
 8002440:	461c      	mov	r4, r3
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4a3a      	ldr	r2, [pc, #232]	@ (8002530 <Update_Angle+0x4c8>)
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe fc99 	bl	8000d84 <__aeabi_fmul>
 8002452:	4603      	mov	r3, r0
 8002454:	4619      	mov	r1, r3
 8002456:	4620      	mov	r0, r4
 8002458:	f7fe fb8c 	bl	8000b74 <__addsf3>
 800245c:	4603      	mov	r3, r0
 800245e:	461c      	mov	r4, r3
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4a33      	ldr	r2, [pc, #204]	@ (8002534 <Update_Angle+0x4cc>)
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	4611      	mov	r1, r2
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe fc8a 	bl	8000d84 <__aeabi_fmul>
 8002470:	4603      	mov	r3, r0
 8002472:	4619      	mov	r1, r3
 8002474:	4620      	mov	r0, r4
 8002476:	f7fe fb7b 	bl	8000b70 <__aeabi_fsub>
 800247a:	4603      	mov	r3, r0
 800247c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe fc80 	bl	8000d84 <__aeabi_fmul>
 8002484:	4603      	mov	r3, r0
 8002486:	461a      	mov	r2, r3
 8002488:	4b28      	ldr	r3, [pc, #160]	@ (800252c <Update_Angle+0x4c4>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4619      	mov	r1, r3
 800248e:	4610      	mov	r0, r2
 8002490:	f7fe fb70 	bl	8000b74 <__addsf3>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	4b24      	ldr	r3, [pc, #144]	@ (800252c <Update_Angle+0x4c4>)
 800249a:	601a      	str	r2, [r3, #0]
		q2 = q2 + ( q0 * gyro->gyro[Y] - q1 * gyro->gyro[Z] + q3 * gyro->gyro[X]) * halfT;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4a25      	ldr	r2, [pc, #148]	@ (8002538 <Update_Angle+0x4d0>)
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	4611      	mov	r1, r2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fe fc6c 	bl	8000d84 <__aeabi_fmul>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461c      	mov	r4, r3
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	4a1d      	ldr	r2, [pc, #116]	@ (800252c <Update_Angle+0x4c4>)
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	4611      	mov	r1, r2
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7fe fc62 	bl	8000d84 <__aeabi_fmul>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4619      	mov	r1, r3
 80024c4:	4620      	mov	r0, r4
 80024c6:	f7fe fb53 	bl	8000b70 <__aeabi_fsub>
 80024ca:	4603      	mov	r3, r0
 80024cc:	461c      	mov	r4, r3
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a18      	ldr	r2, [pc, #96]	@ (8002534 <Update_Angle+0x4cc>)
 80024d4:	6812      	ldr	r2, [r2, #0]
 80024d6:	4611      	mov	r1, r2
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe fc53 	bl	8000d84 <__aeabi_fmul>
 80024de:	4603      	mov	r3, r0
 80024e0:	4619      	mov	r1, r3
 80024e2:	4620      	mov	r0, r4
 80024e4:	f7fe fb46 	bl	8000b74 <__addsf3>
 80024e8:	4603      	mov	r3, r0
 80024ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fe fc49 	bl	8000d84 <__aeabi_fmul>
 80024f2:	4603      	mov	r3, r0
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <Update_Angle+0x4c8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4619      	mov	r1, r3
 80024fc:	4610      	mov	r0, r2
 80024fe:	f7fe fb39 	bl	8000b74 <__addsf3>
 8002502:	4603      	mov	r3, r0
 8002504:	461a      	mov	r2, r3
 8002506:	4b0a      	ldr	r3, [pc, #40]	@ (8002530 <Update_Angle+0x4c8>)
 8002508:	601a      	str	r2, [r3, #0]
		q3 = q3 + ( q0 * gyro->gyro[Z] + q1 * gyro->gyro[Y] - q2 * gyro->gyro[X]) * halfT;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <Update_Angle+0x4d0>)
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	4611      	mov	r1, r2
 8002514:	4618      	mov	r0, r3
 8002516:	e011      	b.n	800253c <Update_Angle+0x4d4>
 8002518:	20000798 	.word	0x20000798
 800251c:	2000079c 	.word	0x2000079c
 8002520:	20000020 	.word	0x20000020
 8002524:	20000794 	.word	0x20000794
 8002528:	20000784 	.word	0x20000784
 800252c:	20000788 	.word	0x20000788
 8002530:	2000078c 	.word	0x2000078c
 8002534:	20000790 	.word	0x20000790
 8002538:	20000024 	.word	0x20000024
 800253c:	f7fe fc22 	bl	8000d84 <__aeabi_fmul>
 8002540:	4603      	mov	r3, r0
 8002542:	461c      	mov	r4, r3
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	4a99      	ldr	r2, [pc, #612]	@ (80027b0 <Update_Angle+0x748>)
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe fc18 	bl	8000d84 <__aeabi_fmul>
 8002554:	4603      	mov	r3, r0
 8002556:	4619      	mov	r1, r3
 8002558:	4620      	mov	r0, r4
 800255a:	f7fe fb0b 	bl	8000b74 <__addsf3>
 800255e:	4603      	mov	r3, r0
 8002560:	461c      	mov	r4, r3
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a93      	ldr	r2, [pc, #588]	@ (80027b4 <Update_Angle+0x74c>)
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	4611      	mov	r1, r2
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe fc09 	bl	8000d84 <__aeabi_fmul>
 8002572:	4603      	mov	r3, r0
 8002574:	4619      	mov	r1, r3
 8002576:	4620      	mov	r0, r4
 8002578:	f7fe fafa 	bl	8000b70 <__aeabi_fsub>
 800257c:	4603      	mov	r3, r0
 800257e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe fbff 	bl	8000d84 <__aeabi_fmul>
 8002586:	4603      	mov	r3, r0
 8002588:	461a      	mov	r2, r3
 800258a:	4b8b      	ldr	r3, [pc, #556]	@ (80027b8 <Update_Angle+0x750>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4619      	mov	r1, r3
 8002590:	4610      	mov	r0, r2
 8002592:	f7fe faef 	bl	8000b74 <__addsf3>
 8002596:	4603      	mov	r3, r0
 8002598:	461a      	mov	r2, r3
 800259a:	4b87      	ldr	r3, [pc, #540]	@ (80027b8 <Update_Angle+0x750>)
 800259c:	601a      	str	r2, [r3, #0]

		// 
		norm = myRsqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800259e:	4b87      	ldr	r3, [pc, #540]	@ (80027bc <Update_Angle+0x754>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a86      	ldr	r2, [pc, #536]	@ (80027bc <Update_Angle+0x754>)
 80025a4:	6812      	ldr	r2, [r2, #0]
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7fe fbeb 	bl	8000d84 <__aeabi_fmul>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461c      	mov	r4, r3
 80025b2:	4b7f      	ldr	r3, [pc, #508]	@ (80027b0 <Update_Angle+0x748>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a7e      	ldr	r2, [pc, #504]	@ (80027b0 <Update_Angle+0x748>)
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fe fbe1 	bl	8000d84 <__aeabi_fmul>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4619      	mov	r1, r3
 80025c6:	4620      	mov	r0, r4
 80025c8:	f7fe fad4 	bl	8000b74 <__addsf3>
 80025cc:	4603      	mov	r3, r0
 80025ce:	461c      	mov	r4, r3
 80025d0:	4b78      	ldr	r3, [pc, #480]	@ (80027b4 <Update_Angle+0x74c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a77      	ldr	r2, [pc, #476]	@ (80027b4 <Update_Angle+0x74c>)
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe fbd2 	bl	8000d84 <__aeabi_fmul>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4619      	mov	r1, r3
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7fe fac5 	bl	8000b74 <__addsf3>
 80025ea:	4603      	mov	r3, r0
 80025ec:	461c      	mov	r4, r3
 80025ee:	4b72      	ldr	r3, [pc, #456]	@ (80027b8 <Update_Angle+0x750>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a71      	ldr	r2, [pc, #452]	@ (80027b8 <Update_Angle+0x750>)
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe fbc3 	bl	8000d84 <__aeabi_fmul>
 80025fe:	4603      	mov	r3, r0
 8002600:	4619      	mov	r1, r3
 8002602:	4620      	mov	r0, r4
 8002604:	f7fe fab6 	bl	8000b74 <__addsf3>
 8002608:	4603      	mov	r3, r0
 800260a:	4618      	mov	r0, r3
 800260c:	f000 fa6a 	bl	8002ae4 <myRsqrt>
 8002610:	6238      	str	r0, [r7, #32]
		q0 = q0 * norm;
 8002612:	4b6a      	ldr	r3, [pc, #424]	@ (80027bc <Update_Angle+0x754>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6a39      	ldr	r1, [r7, #32]
 8002618:	4618      	mov	r0, r3
 800261a:	f7fe fbb3 	bl	8000d84 <__aeabi_fmul>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	4b66      	ldr	r3, [pc, #408]	@ (80027bc <Update_Angle+0x754>)
 8002624:	601a      	str	r2, [r3, #0]
		q1 = q1 * norm;
 8002626:	4b62      	ldr	r3, [pc, #392]	@ (80027b0 <Update_Angle+0x748>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6a39      	ldr	r1, [r7, #32]
 800262c:	4618      	mov	r0, r3
 800262e:	f7fe fba9 	bl	8000d84 <__aeabi_fmul>
 8002632:	4603      	mov	r3, r0
 8002634:	461a      	mov	r2, r3
 8002636:	4b5e      	ldr	r3, [pc, #376]	@ (80027b0 <Update_Angle+0x748>)
 8002638:	601a      	str	r2, [r3, #0]
		q2 = q2 * norm;
 800263a:	4b5e      	ldr	r3, [pc, #376]	@ (80027b4 <Update_Angle+0x74c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6a39      	ldr	r1, [r7, #32]
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fb9f 	bl	8000d84 <__aeabi_fmul>
 8002646:	4603      	mov	r3, r0
 8002648:	461a      	mov	r2, r3
 800264a:	4b5a      	ldr	r3, [pc, #360]	@ (80027b4 <Update_Angle+0x74c>)
 800264c:	601a      	str	r2, [r3, #0]
		q3 = q3 * norm;
 800264e:	4b5a      	ldr	r3, [pc, #360]	@ (80027b8 <Update_Angle+0x750>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6a39      	ldr	r1, [r7, #32]
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fb95 	bl	8000d84 <__aeabi_fmul>
 800265a:	4603      	mov	r3, r0
 800265c:	461a      	mov	r2, r3
 800265e:	4b56      	ldr	r3, [pc, #344]	@ (80027b8 <Update_Angle+0x750>)
 8002660:	601a      	str	r2, [r3, #0]

		// 
		// YAW
		eulerAngle.roll = RAD_TO_ANGLE(atan2(2 * q2 * q3 + 2 * q0 * q1, q0 * q0 - q1 * q1 - q2 * q2 + q3 * q3)); // -180~180
 8002662:	4b54      	ldr	r3, [pc, #336]	@ (80027b4 <Update_Angle+0x74c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4619      	mov	r1, r3
 8002668:	4618      	mov	r0, r3
 800266a:	f7fe fa83 	bl	8000b74 <__addsf3>
 800266e:	4603      	mov	r3, r0
 8002670:	461a      	mov	r2, r3
 8002672:	4b51      	ldr	r3, [pc, #324]	@ (80027b8 <Update_Angle+0x750>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4619      	mov	r1, r3
 8002678:	4610      	mov	r0, r2
 800267a:	f7fe fb83 	bl	8000d84 <__aeabi_fmul>
 800267e:	4603      	mov	r3, r0
 8002680:	461c      	mov	r4, r3
 8002682:	4b4e      	ldr	r3, [pc, #312]	@ (80027bc <Update_Angle+0x754>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4619      	mov	r1, r3
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe fa73 	bl	8000b74 <__addsf3>
 800268e:	4603      	mov	r3, r0
 8002690:	461a      	mov	r2, r3
 8002692:	4b47      	ldr	r3, [pc, #284]	@ (80027b0 <Update_Angle+0x748>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4619      	mov	r1, r3
 8002698:	4610      	mov	r0, r2
 800269a:	f7fe fb73 	bl	8000d84 <__aeabi_fmul>
 800269e:	4603      	mov	r3, r0
 80026a0:	4619      	mov	r1, r3
 80026a2:	4620      	mov	r0, r4
 80026a4:	f7fe fa66 	bl	8000b74 <__addsf3>
 80026a8:	4603      	mov	r3, r0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd febc 	bl	8000428 <__aeabi_f2d>
 80026b0:	4604      	mov	r4, r0
 80026b2:	460d      	mov	r5, r1
 80026b4:	4b41      	ldr	r3, [pc, #260]	@ (80027bc <Update_Angle+0x754>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a40      	ldr	r2, [pc, #256]	@ (80027bc <Update_Angle+0x754>)
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fb60 	bl	8000d84 <__aeabi_fmul>
 80026c4:	4603      	mov	r3, r0
 80026c6:	461e      	mov	r6, r3
 80026c8:	4b39      	ldr	r3, [pc, #228]	@ (80027b0 <Update_Angle+0x748>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a38      	ldr	r2, [pc, #224]	@ (80027b0 <Update_Angle+0x748>)
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	4611      	mov	r1, r2
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fe fb56 	bl	8000d84 <__aeabi_fmul>
 80026d8:	4603      	mov	r3, r0
 80026da:	4619      	mov	r1, r3
 80026dc:	4630      	mov	r0, r6
 80026de:	f7fe fa47 	bl	8000b70 <__aeabi_fsub>
 80026e2:	4603      	mov	r3, r0
 80026e4:	461e      	mov	r6, r3
 80026e6:	4b33      	ldr	r3, [pc, #204]	@ (80027b4 <Update_Angle+0x74c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a32      	ldr	r2, [pc, #200]	@ (80027b4 <Update_Angle+0x74c>)
 80026ec:	6812      	ldr	r2, [r2, #0]
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fe fb47 	bl	8000d84 <__aeabi_fmul>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4619      	mov	r1, r3
 80026fa:	4630      	mov	r0, r6
 80026fc:	f7fe fa38 	bl	8000b70 <__aeabi_fsub>
 8002700:	4603      	mov	r3, r0
 8002702:	461e      	mov	r6, r3
 8002704:	4b2c      	ldr	r3, [pc, #176]	@ (80027b8 <Update_Angle+0x750>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a2b      	ldr	r2, [pc, #172]	@ (80027b8 <Update_Angle+0x750>)
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe fb38 	bl	8000d84 <__aeabi_fmul>
 8002714:	4603      	mov	r3, r0
 8002716:	4619      	mov	r1, r3
 8002718:	4630      	mov	r0, r6
 800271a:	f7fe fa2b 	bl	8000b74 <__addsf3>
 800271e:	4603      	mov	r3, r0
 8002720:	4618      	mov	r0, r3
 8002722:	f7fd fe81 	bl	8000428 <__aeabi_f2d>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4620      	mov	r0, r4
 800272c:	4629      	mov	r1, r5
 800272e:	f009 fe01 	bl	800c334 <atan2>
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	4b22      	ldr	r3, [pc, #136]	@ (80027c0 <Update_Angle+0x758>)
 8002738:	f7fd fece 	bl	80004d8 <__aeabi_dmul>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4610      	mov	r0, r2
 8002742:	4619      	mov	r1, r3
 8002744:	a318      	add	r3, pc, #96	@ (adr r3, 80027a8 <Update_Angle+0x740>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fd ffef 	bl	800072c <__aeabi_ddiv>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	f7fe f9b7 	bl	8000ac8 <__aeabi_d2f>
 800275a:	4603      	mov	r3, r0
 800275c:	4a19      	ldr	r2, [pc, #100]	@ (80027c4 <Update_Angle+0x75c>)
 800275e:	6053      	str	r3, [r2, #4]
		eulerAngle.pitch =  RAD_TO_ANGLE(asin(2 * q0 * q2 - 2 * q1 * q3)); // -90~90
 8002760:	4b16      	ldr	r3, [pc, #88]	@ (80027bc <Update_Angle+0x754>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fa04 	bl	8000b74 <__addsf3>
 800276c:	4603      	mov	r3, r0
 800276e:	461a      	mov	r2, r3
 8002770:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <Update_Angle+0x74c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4619      	mov	r1, r3
 8002776:	4610      	mov	r0, r2
 8002778:	f7fe fb04 	bl	8000d84 <__aeabi_fmul>
 800277c:	4603      	mov	r3, r0
 800277e:	461c      	mov	r4, r3
 8002780:	4b0b      	ldr	r3, [pc, #44]	@ (80027b0 <Update_Angle+0x748>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4619      	mov	r1, r3
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe f9f4 	bl	8000b74 <__addsf3>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	4b09      	ldr	r3, [pc, #36]	@ (80027b8 <Update_Angle+0x750>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	4610      	mov	r0, r2
 8002798:	f7fe faf4 	bl	8000d84 <__aeabi_fmul>
 800279c:	4603      	mov	r3, r0
 800279e:	4619      	mov	r1, r3
 80027a0:	e012      	b.n	80027c8 <Update_Angle+0x760>
 80027a2:	bf00      	nop
 80027a4:	f3af 8000 	nop.w
 80027a8:	54442d28 	.word	0x54442d28
 80027ac:	400921fb 	.word	0x400921fb
 80027b0:	20000788 	.word	0x20000788
 80027b4:	2000078c 	.word	0x2000078c
 80027b8:	20000790 	.word	0x20000790
 80027bc:	20000024 	.word	0x20000024
 80027c0:	40668000 	.word	0x40668000
 80027c4:	2000072c 	.word	0x2000072c
 80027c8:	4620      	mov	r0, r4
 80027ca:	f7fe f9d1 	bl	8000b70 <__aeabi_fsub>
 80027ce:	4603      	mov	r3, r0
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fd fe29 	bl	8000428 <__aeabi_f2d>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	4610      	mov	r0, r2
 80027dc:	4619      	mov	r1, r3
 80027de:	f009 fd81 	bl	800c2e4 <asin>
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002920 <Update_Angle+0x8b8>)
 80027e8:	f7fd fe76 	bl	80004d8 <__aeabi_dmul>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	a348      	add	r3, pc, #288	@ (adr r3, 8002918 <Update_Angle+0x8b0>)
 80027f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fa:	f7fd ff97 	bl	800072c <__aeabi_ddiv>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4610      	mov	r0, r2
 8002804:	4619      	mov	r1, r3
 8002806:	f7fe f95f 	bl	8000ac8 <__aeabi_d2f>
 800280a:	4603      	mov	r3, r0
 800280c:	4a45      	ldr	r2, [pc, #276]	@ (8002924 <Update_Angle+0x8bc>)
 800280e:	6013      	str	r3, [r2, #0]
		eulerAngle.yaw =   RAD_TO_ANGLE(atan2(2 * q1 * q2 + 2 * q0 * q3, q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3)); // 0~360
 8002810:	4b45      	ldr	r3, [pc, #276]	@ (8002928 <Update_Angle+0x8c0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe f9ac 	bl	8000b74 <__addsf3>
 800281c:	4603      	mov	r3, r0
 800281e:	461a      	mov	r2, r3
 8002820:	4b42      	ldr	r3, [pc, #264]	@ (800292c <Update_Angle+0x8c4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4619      	mov	r1, r3
 8002826:	4610      	mov	r0, r2
 8002828:	f7fe faac 	bl	8000d84 <__aeabi_fmul>
 800282c:	4603      	mov	r3, r0
 800282e:	461c      	mov	r4, r3
 8002830:	4b3f      	ldr	r3, [pc, #252]	@ (8002930 <Update_Angle+0x8c8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4619      	mov	r1, r3
 8002836:	4618      	mov	r0, r3
 8002838:	f7fe f99c 	bl	8000b74 <__addsf3>
 800283c:	4603      	mov	r3, r0
 800283e:	461a      	mov	r2, r3
 8002840:	4b3c      	ldr	r3, [pc, #240]	@ (8002934 <Update_Angle+0x8cc>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4619      	mov	r1, r3
 8002846:	4610      	mov	r0, r2
 8002848:	f7fe fa9c 	bl	8000d84 <__aeabi_fmul>
 800284c:	4603      	mov	r3, r0
 800284e:	4619      	mov	r1, r3
 8002850:	4620      	mov	r0, r4
 8002852:	f7fe f98f 	bl	8000b74 <__addsf3>
 8002856:	4603      	mov	r3, r0
 8002858:	4618      	mov	r0, r3
 800285a:	f7fd fde5 	bl	8000428 <__aeabi_f2d>
 800285e:	4604      	mov	r4, r0
 8002860:	460d      	mov	r5, r1
 8002862:	4b33      	ldr	r3, [pc, #204]	@ (8002930 <Update_Angle+0x8c8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a32      	ldr	r2, [pc, #200]	@ (8002930 <Update_Angle+0x8c8>)
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f7fe fa89 	bl	8000d84 <__aeabi_fmul>
 8002872:	4603      	mov	r3, r0
 8002874:	461e      	mov	r6, r3
 8002876:	4b2c      	ldr	r3, [pc, #176]	@ (8002928 <Update_Angle+0x8c0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <Update_Angle+0x8c0>)
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f7fe fa7f 	bl	8000d84 <__aeabi_fmul>
 8002886:	4603      	mov	r3, r0
 8002888:	4619      	mov	r1, r3
 800288a:	4630      	mov	r0, r6
 800288c:	f7fe f972 	bl	8000b74 <__addsf3>
 8002890:	4603      	mov	r3, r0
 8002892:	461e      	mov	r6, r3
 8002894:	4b25      	ldr	r3, [pc, #148]	@ (800292c <Update_Angle+0x8c4>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a24      	ldr	r2, [pc, #144]	@ (800292c <Update_Angle+0x8c4>)
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	4611      	mov	r1, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	f7fe fa70 	bl	8000d84 <__aeabi_fmul>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4619      	mov	r1, r3
 80028a8:	4630      	mov	r0, r6
 80028aa:	f7fe f961 	bl	8000b70 <__aeabi_fsub>
 80028ae:	4603      	mov	r3, r0
 80028b0:	461e      	mov	r6, r3
 80028b2:	4b20      	ldr	r3, [pc, #128]	@ (8002934 <Update_Angle+0x8cc>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002934 <Update_Angle+0x8cc>)
 80028b8:	6812      	ldr	r2, [r2, #0]
 80028ba:	4611      	mov	r1, r2
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fe fa61 	bl	8000d84 <__aeabi_fmul>
 80028c2:	4603      	mov	r3, r0
 80028c4:	4619      	mov	r1, r3
 80028c6:	4630      	mov	r0, r6
 80028c8:	f7fe f952 	bl	8000b70 <__aeabi_fsub>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fd fdaa 	bl	8000428 <__aeabi_f2d>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4620      	mov	r0, r4
 80028da:	4629      	mov	r1, r5
 80028dc:	f009 fd2a 	bl	800c334 <atan2>
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <Update_Angle+0x8b8>)
 80028e6:	f7fd fdf7 	bl	80004d8 <__aeabi_dmul>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
 80028ee:	4610      	mov	r0, r2
 80028f0:	4619      	mov	r1, r3
 80028f2:	a309      	add	r3, pc, #36	@ (adr r3, 8002918 <Update_Angle+0x8b0>)
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f7fd ff18 	bl	800072c <__aeabi_ddiv>
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	4610      	mov	r0, r2
 8002902:	4619      	mov	r1, r3
 8002904:	f7fe f8e0 	bl	8000ac8 <__aeabi_d2f>
 8002908:	4603      	mov	r3, r0
 800290a:	4a06      	ldr	r2, [pc, #24]	@ (8002924 <Update_Angle+0x8bc>)
 800290c:	6093      	str	r3, [r2, #8]
 800290e:	e000      	b.n	8002912 <Update_Angle+0x8aa>
				return;
 8002910:	bf00      	nop
}
 8002912:	374c      	adds	r7, #76	@ 0x4c
 8002914:	46bd      	mov	sp, r7
 8002916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002918:	54442d28 	.word	0x54442d28
 800291c:	400921fb 	.word	0x400921fb
 8002920:	40668000 	.word	0x40668000
 8002924:	2000072c 	.word	0x2000072c
 8002928:	20000788 	.word	0x20000788
 800292c:	2000078c 	.word	0x2000078c
 8002930:	20000024 	.word	0x20000024
 8002934:	20000790 	.word	0x20000790

08002938 <acc_get_angle>:

//
void acc_get_angle(void)
{
 8002938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
		float acc_x = ( AX-accOffset.Xdata ) / ACC_SPL;
 800293e:	4b62      	ldr	r3, [pc, #392]	@ (8002ac8 <acc_get_angle+0x190>)
 8002940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fd5d 	bl	8000404 <__aeabi_i2d>
 800294a:	4b60      	ldr	r3, [pc, #384]	@ (8002acc <acc_get_angle+0x194>)
 800294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002950:	f7fd fc0a 	bl	8000168 <__aeabi_dsub>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4610      	mov	r0, r2
 800295a:	4619      	mov	r1, r3
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	4b5b      	ldr	r3, [pc, #364]	@ (8002ad0 <acc_get_angle+0x198>)
 8002962:	f7fd fee3 	bl	800072c <__aeabi_ddiv>
 8002966:	4602      	mov	r2, r0
 8002968:	460b      	mov	r3, r1
 800296a:	4610      	mov	r0, r2
 800296c:	4619      	mov	r1, r3
 800296e:	f7fe f8ab 	bl	8000ac8 <__aeabi_d2f>
 8002972:	4603      	mov	r3, r0
 8002974:	60fb      	str	r3, [r7, #12]
		float acc_y = ( AY-accOffset.Ydata ) / ACC_SPL;
 8002976:	4b57      	ldr	r3, [pc, #348]	@ (8002ad4 <acc_get_angle+0x19c>)
 8002978:	f9b3 3000 	ldrsh.w	r3, [r3]
 800297c:	4618      	mov	r0, r3
 800297e:	f7fd fd41 	bl	8000404 <__aeabi_i2d>
 8002982:	4b52      	ldr	r3, [pc, #328]	@ (8002acc <acc_get_angle+0x194>)
 8002984:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002988:	f7fd fbee 	bl	8000168 <__aeabi_dsub>
 800298c:	4602      	mov	r2, r0
 800298e:	460b      	mov	r3, r1
 8002990:	4610      	mov	r0, r2
 8002992:	4619      	mov	r1, r3
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	4b4d      	ldr	r3, [pc, #308]	@ (8002ad0 <acc_get_angle+0x198>)
 800299a:	f7fd fec7 	bl	800072c <__aeabi_ddiv>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4610      	mov	r0, r2
 80029a4:	4619      	mov	r1, r3
 80029a6:	f7fe f88f 	bl	8000ac8 <__aeabi_d2f>
 80029aa:	4603      	mov	r3, r0
 80029ac:	60bb      	str	r3, [r7, #8]
		float acc_z = ( AZ-accOffset.Zdata ) / ACC_SPL;
 80029ae:	4b4a      	ldr	r3, [pc, #296]	@ (8002ad8 <acc_get_angle+0x1a0>)
 80029b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7fd fd25 	bl	8000404 <__aeabi_i2d>
 80029ba:	4b44      	ldr	r3, [pc, #272]	@ (8002acc <acc_get_angle+0x194>)
 80029bc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80029c0:	f7fd fbd2 	bl	8000168 <__aeabi_dsub>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ad0 <acc_get_angle+0x198>)
 80029d2:	f7fd feab 	bl	800072c <__aeabi_ddiv>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4610      	mov	r0, r2
 80029dc:	4619      	mov	r1, r3
 80029de:	f7fe f873 	bl	8000ac8 <__aeabi_d2f>
 80029e2:	4603      	mov	r3, r0
 80029e4:	607b      	str	r3, [r7, #4]

		imu.acc.angle[X]=  RAD_TO_ANGLE(atan( acc_y / acc_z));
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	68b8      	ldr	r0, [r7, #8]
 80029ea:	f7fe fa7f 	bl	8000eec <__aeabi_fdiv>
 80029ee:	4603      	mov	r3, r0
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fd fd19 	bl	8000428 <__aeabi_f2d>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4610      	mov	r0, r2
 80029fc:	4619      	mov	r1, r3
 80029fe:	f009 fcbf 	bl	800c380 <atan>
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	4b35      	ldr	r3, [pc, #212]	@ (8002adc <acc_get_angle+0x1a4>)
 8002a08:	f7fd fd66 	bl	80004d8 <__aeabi_dmul>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4610      	mov	r0, r2
 8002a12:	4619      	mov	r1, r3
 8002a14:	a32a      	add	r3, pc, #168	@ (adr r3, 8002ac0 <acc_get_angle+0x188>)
 8002a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a1a:	f7fd fe87 	bl	800072c <__aeabi_ddiv>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	4610      	mov	r0, r2
 8002a24:	4619      	mov	r1, r3
 8002a26:	f7fe f84f 	bl	8000ac8 <__aeabi_d2f>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ae0 <acc_get_angle+0x1a8>)
 8002a2e:	60d3      	str	r3, [r2, #12]
		imu.acc.angle[Y]= -RAD_TO_ANGLE(atan( acc_x / sqrt(acc_y * acc_y +acc_z * acc_z)));
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f7fd fcf9 	bl	8000428 <__aeabi_f2d>
 8002a36:	4604      	mov	r4, r0
 8002a38:	460d      	mov	r5, r1
 8002a3a:	68b9      	ldr	r1, [r7, #8]
 8002a3c:	68b8      	ldr	r0, [r7, #8]
 8002a3e:	f7fe f9a1 	bl	8000d84 <__aeabi_fmul>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461e      	mov	r6, r3
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7fe f99b 	bl	8000d84 <__aeabi_fmul>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4619      	mov	r1, r3
 8002a52:	4630      	mov	r0, r6
 8002a54:	f7fe f88e 	bl	8000b74 <__addsf3>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fce4 	bl	8000428 <__aeabi_f2d>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4610      	mov	r0, r2
 8002a66:	4619      	mov	r1, r3
 8002a68:	f009 fc66 	bl	800c338 <sqrt>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4620      	mov	r0, r4
 8002a72:	4629      	mov	r1, r5
 8002a74:	f7fd fe5a 	bl	800072c <__aeabi_ddiv>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	4619      	mov	r1, r3
 8002a80:	f009 fc7e 	bl	800c380 <atan>
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <acc_get_angle+0x1a4>)
 8002a8a:	f7fd fd25 	bl	80004d8 <__aeabi_dmul>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4610      	mov	r0, r2
 8002a94:	4619      	mov	r1, r3
 8002a96:	a30a      	add	r3, pc, #40	@ (adr r3, 8002ac0 <acc_get_angle+0x188>)
 8002a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9c:	f7fd fe46 	bl	800072c <__aeabi_ddiv>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4610      	mov	r0, r2
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	f7fe f80e 	bl	8000ac8 <__aeabi_d2f>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae0 <acc_get_angle+0x1a8>)
 8002ab4:	6113      	str	r3, [r2, #16]

}
 8002ab6:	bf00      	nop
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	54442d28 	.word	0x54442d28
 8002ac4:	400921fb 	.word	0x400921fb
 8002ac8:	20000320 	.word	0x20000320
 8002acc:	20000748 	.word	0x20000748
 8002ad0:	40b00000 	.word	0x40b00000
 8002ad4:	20000322 	.word	0x20000322
 8002ad8:	20000324 	.word	0x20000324
 8002adc:	40668000 	.word	0x40668000
 8002ae0:	20000760 	.word	0x20000760

08002ae4 <myRsqrt>:

//
float myRsqrt(float num)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
    float halfx = 0.5f * num;
 8002aec:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7fe f947 	bl	8000d84 <__aeabi_fmul>
 8002af6:	4603      	mov	r3, r0
 8002af8:	617b      	str	r3, [r7, #20]
    float y = num;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	613b      	str	r3, [r7, #16]
    long i = *(long*)&y;
 8002afe:	f107 0310 	add.w	r3, r7, #16
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	60fb      	str	r3, [r7, #12]
    i = 0x5f375a86 - (i >> 1);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	105a      	asrs	r2, r3, #1
 8002b0a:	4b21      	ldr	r3, [pc, #132]	@ (8002b90 <myRsqrt+0xac>)
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]

    y = *(float*)&i;
 8002b10:	f107 030c 	add.w	r3, r7, #12
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	613b      	str	r3, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	6979      	ldr	r1, [r7, #20]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe f931 	bl	8000d84 <__aeabi_fmul>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4610      	mov	r0, r2
 8002b2c:	f7fe f92a 	bl	8000d84 <__aeabi_fmul>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4619      	mov	r1, r3
 8002b34:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8002b38:	f7fe f81a 	bl	8000b70 <__aeabi_fsub>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461a      	mov	r2, r3
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4619      	mov	r1, r3
 8002b44:	4610      	mov	r0, r2
 8002b46:	f7fe f91d 	bl	8000d84 <__aeabi_fmul>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	613b      	str	r3, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	6979      	ldr	r1, [r7, #20]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe f916 	bl	8000d84 <__aeabi_fmul>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4610      	mov	r0, r2
 8002b62:	f7fe f90f 	bl	8000d84 <__aeabi_fmul>
 8002b66:	4603      	mov	r3, r0
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8002b6e:	f7fd ffff 	bl	8000b70 <__aeabi_fsub>
 8002b72:	4603      	mov	r3, r0
 8002b74:	461a      	mov	r2, r3
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	f7fe f902 	bl	8000d84 <__aeabi_fmul>
 8002b80:	4603      	mov	r3, r0
 8002b82:	613b      	str	r3, [r7, #16]

    return y;
 8002b84:	693b      	ldr	r3, [r7, #16]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	5f375a86 	.word	0x5f375a86

08002b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b9a:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	4a14      	ldr	r2, [pc, #80]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6193      	str	r3, [r2, #24]
 8002ba6:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bbc:	61d3      	str	r3, [r2, #28]
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf0 <HAL_MspInit+0x5c>)
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bc6:	607b      	str	r3, [r7, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002bca:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf4 <HAL_MspInit+0x60>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	4a04      	ldr	r2, [pc, #16]	@ (8002bf4 <HAL_MspInit+0x60>)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002be6:	bf00      	nop
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40010000 	.word	0x40010000

08002bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bfc:	bf00      	nop
 8002bfe:	e7fd      	b.n	8002bfc <NMI_Handler+0x4>

08002c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <HardFault_Handler+0x4>

08002c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c0c:	bf00      	nop
 8002c0e:	e7fd      	b.n	8002c0c <MemManage_Handler+0x4>

08002c10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <BusFault_Handler+0x4>

08002c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c1c:	bf00      	nop
 8002c1e:	e7fd      	b.n	8002c1c <UsageFault_Handler+0x4>

08002c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c48:	f000 fa5a 	bl	8003100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8002c4c:	f000 fba5 	bl	800339a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002c58:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <DMA1_Channel6_IRQHandler+0x10>)
 8002c5a:	f000 fcdd 	bl	8003618 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	200002d4 	.word	0x200002d4

08002c68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c6c:	4802      	ldr	r0, [pc, #8]	@ (8002c78 <TIM3_IRQHandler+0x10>)
 8002c6e:	f004 fab3 	bl	80071d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200007a4 	.word	0x200007a4

08002c7c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002c80:	4802      	ldr	r0, [pc, #8]	@ (8002c8c <I2C1_EV_IRQHandler+0x10>)
 8002c82:	f001 fd9d 	bl	80047c0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	2000022c 	.word	0x2000022c

08002c90 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002c94:	4802      	ldr	r0, [pc, #8]	@ (8002ca0 <I2C2_EV_IRQHandler+0x10>)
 8002c96:	f001 fd93 	bl	80047c0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	20000280 	.word	0x20000280

08002ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  return 1;
 8002ca8:	2301      	movs	r3, #1
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <_kill>:

int _kill(int pid, int sig)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cbc:	f005 ff9c 	bl	8008bf8 <__errno>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2216      	movs	r2, #22
 8002cc4:	601a      	str	r2, [r3, #0]
  return -1;
 8002cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <_exit>:

void _exit (int status)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cda:	f04f 31ff 	mov.w	r1, #4294967295
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ffe7 	bl	8002cb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ce4:	bf00      	nop
 8002ce6:	e7fd      	b.n	8002ce4 <_exit+0x12>

08002ce8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	e00a      	b.n	8002d10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cfa:	f3af 8000 	nop.w
 8002cfe:	4601      	mov	r1, r0
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	60ba      	str	r2, [r7, #8]
 8002d06:	b2ca      	uxtb	r2, r1
 8002d08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	617b      	str	r3, [r7, #20]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	dbf0      	blt.n	8002cfa <_read+0x12>
  }

  return len;
 8002d18:	687b      	ldr	r3, [r7, #4]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	e009      	b.n	8002d48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	60ba      	str	r2, [r7, #8]
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f8ed 	bl	8002f1c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	3301      	adds	r3, #1
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	dbf1      	blt.n	8002d34 <_write+0x12>
  }
  return len;
 8002d50:	687b      	ldr	r3, [r7, #4]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <_close>:

int _close(int file)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d80:	605a      	str	r2, [r3, #4]
  return 0;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr

08002d8e <_isatty>:

int _isatty(int file)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d96:	2301      	movs	r3, #1
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr

08002da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b085      	sub	sp, #20
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
	...

08002dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc4:	4a14      	ldr	r2, [pc, #80]	@ (8002e18 <_sbrk+0x5c>)
 8002dc6:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <_sbrk+0x60>)
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd0:	4b13      	ldr	r3, [pc, #76]	@ (8002e20 <_sbrk+0x64>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d102      	bne.n	8002dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dd8:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <_sbrk+0x64>)
 8002dda:	4a12      	ldr	r2, [pc, #72]	@ (8002e24 <_sbrk+0x68>)
 8002ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dde:	4b10      	ldr	r3, [pc, #64]	@ (8002e20 <_sbrk+0x64>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4413      	add	r3, r2
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d207      	bcs.n	8002dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dec:	f005 ff04 	bl	8008bf8 <__errno>
 8002df0:	4603      	mov	r3, r0
 8002df2:	220c      	movs	r2, #12
 8002df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002df6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfa:	e009      	b.n	8002e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dfc:	4b08      	ldr	r3, [pc, #32]	@ (8002e20 <_sbrk+0x64>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e02:	4b07      	ldr	r3, [pc, #28]	@ (8002e20 <_sbrk+0x64>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4413      	add	r3, r2
 8002e0a:	4a05      	ldr	r2, [pc, #20]	@ (8002e20 <_sbrk+0x64>)
 8002e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20005000 	.word	0x20005000
 8002e1c:	00000400 	.word	0x00000400
 8002e20:	200007a0 	.word	0x200007a0
 8002e24:	20000988 	.word	0x20000988

08002e28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e3a:	f107 0308 	add.w	r3, r7, #8
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	605a      	str	r2, [r3, #4]
 8002e44:	609a      	str	r2, [r3, #8]
 8002e46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e48:	463b      	mov	r3, r7
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e52:	4a1e      	ldr	r2, [pc, #120]	@ (8002ecc <MX_TIM3_Init+0x98>)
 8002e54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002e56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e58:	2247      	movs	r2, #71	@ 0x47
 8002e5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8002e62:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e64:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002e68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e6a:	4b17      	ldr	r3, [pc, #92]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e70:	4b15      	ldr	r3, [pc, #84]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e76:	4814      	ldr	r0, [pc, #80]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e78:	f004 f90c 	bl	8007094 <HAL_TIM_Base_Init>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002e82:	f7fe fbde 	bl	8001642 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e8c:	f107 0308 	add.w	r3, r7, #8
 8002e90:	4619      	mov	r1, r3
 8002e92:	480d      	ldr	r0, [pc, #52]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002e94:	f004 faa8 	bl	80073e8 <HAL_TIM_ConfigClockSource>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002e9e:	f7fe fbd0 	bl	8001642 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002eaa:	463b      	mov	r3, r7
 8002eac:	4619      	mov	r1, r3
 8002eae:	4806      	ldr	r0, [pc, #24]	@ (8002ec8 <MX_TIM3_Init+0x94>)
 8002eb0:	f004 fc7e 	bl	80077b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002eba:	f7fe fbc2 	bl	8001642 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ebe:	bf00      	nop
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200007a4 	.word	0x200007a4
 8002ecc:	40000400 	.word	0x40000400

08002ed0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f14 <HAL_TIM_Base_MspInit+0x44>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d113      	bne.n	8002f0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <HAL_TIM_Base_MspInit+0x48>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8002f18 <HAL_TIM_Base_MspInit+0x48>)
 8002ee8:	f043 0302 	orr.w	r3, r3, #2
 8002eec:	61d3      	str	r3, [r2, #28]
 8002eee:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <HAL_TIM_Base_MspInit+0x48>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2100      	movs	r1, #0
 8002efe:	201d      	movs	r0, #29
 8002f00:	f000 fa15 	bl	800332e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f04:	201d      	movs	r0, #29
 8002f06:	f000 fa2e 	bl	8003366 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40000400 	.word	0x40000400
 8002f18:	40021000 	.word	0x40021000

08002f1c <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)&ch,1,0xFFFF);
 8002f24:	1d39      	adds	r1, r7, #4
 8002f26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	4803      	ldr	r0, [pc, #12]	@ (8002f3c <__io_putchar+0x20>)
 8002f2e:	f004 fcff 	bl	8007930 <HAL_UART_Transmit>
  return ch;
 8002f32:	687b      	ldr	r3, [r7, #4]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	200007ec 	.word	0x200007ec

08002f40 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f44:	4b11      	ldr	r3, [pc, #68]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f46:	4a12      	ldr	r2, [pc, #72]	@ (8002f90 <MX_USART2_UART_Init+0x50>)
 8002f48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f4a:	4b10      	ldr	r3, [pc, #64]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f52:	4b0e      	ldr	r3, [pc, #56]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f64:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f66:	220c      	movs	r2, #12
 8002f68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f6a:	4b08      	ldr	r3, [pc, #32]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f70:	4b06      	ldr	r3, [pc, #24]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f76:	4805      	ldr	r0, [pc, #20]	@ (8002f8c <MX_USART2_UART_Init+0x4c>)
 8002f78:	f004 fc8a 	bl	8007890 <HAL_UART_Init>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f82:	f7fe fb5e 	bl	8001642 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	200007ec 	.word	0x200007ec
 8002f90:	40004400 	.word	0x40004400

08002f94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 0310 	add.w	r3, r7, #16
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a1b      	ldr	r2, [pc, #108]	@ (800301c <HAL_UART_MspInit+0x88>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d12f      	bne.n	8003014 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	4a19      	ldr	r2, [pc, #100]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fbe:	61d3      	str	r3, [r2, #28]
 8002fc0:	4b17      	ldr	r3, [pc, #92]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fcc:	4b14      	ldr	r3, [pc, #80]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	4a13      	ldr	r2, [pc, #76]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fd2:	f043 0304 	orr.w	r3, r3, #4
 8002fd6:	6193      	str	r3, [r2, #24]
 8002fd8:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <HAL_UART_MspInit+0x8c>)
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	60bb      	str	r3, [r7, #8]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fec:	2303      	movs	r3, #3
 8002fee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff0:	f107 0310 	add.w	r3, r7, #16
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	480b      	ldr	r0, [pc, #44]	@ (8003024 <HAL_UART_MspInit+0x90>)
 8002ff8:	f000 fc4e 	bl	8003898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ffc:	2308      	movs	r3, #8
 8002ffe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	4619      	mov	r1, r3
 800300e:	4805      	ldr	r0, [pc, #20]	@ (8003024 <HAL_UART_MspInit+0x90>)
 8003010:	f000 fc42 	bl	8003898 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003014:	bf00      	nop
 8003016:	3720      	adds	r7, #32
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40004400 	.word	0x40004400
 8003020:	40021000 	.word	0x40021000
 8003024:	40010800 	.word	0x40010800

08003028 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003028:	f7ff fefe 	bl	8002e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800302c:	480b      	ldr	r0, [pc, #44]	@ (800305c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800302e:	490c      	ldr	r1, [pc, #48]	@ (8003060 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003030:	4a0c      	ldr	r2, [pc, #48]	@ (8003064 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003034:	e002      	b.n	800303c <LoopCopyDataInit>

08003036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800303a:	3304      	adds	r3, #4

0800303c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800303c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800303e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003040:	d3f9      	bcc.n	8003036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003042:	4a09      	ldr	r2, [pc, #36]	@ (8003068 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003044:	4c09      	ldr	r4, [pc, #36]	@ (800306c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003048:	e001      	b.n	800304e <LoopFillZerobss>

0800304a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800304a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800304c:	3204      	adds	r2, #4

0800304e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800304e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003050:	d3fb      	bcc.n	800304a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003052:	f005 fdd7 	bl	8008c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003056:	f7fe fa53 	bl	8001500 <main>
  bx lr
 800305a:	4770      	bx	lr
  ldr r0, =_sdata
 800305c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003060:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8003064:	0800daf0 	.word	0x0800daf0
  ldr r2, =_sbss
 8003068:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 800306c:	20000984 	.word	0x20000984

08003070 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003070:	e7fe      	b.n	8003070 <ADC1_2_IRQHandler>
	...

08003074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003078:	4b08      	ldr	r3, [pc, #32]	@ (800309c <HAL_Init+0x28>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a07      	ldr	r2, [pc, #28]	@ (800309c <HAL_Init+0x28>)
 800307e:	f043 0310 	orr.w	r3, r3, #16
 8003082:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003084:	2003      	movs	r0, #3
 8003086:	f000 f947 	bl	8003318 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800308a:	200f      	movs	r0, #15
 800308c:	f000 f808 	bl	80030a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003090:	f7ff fd80 	bl	8002b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40022000 	.word	0x40022000

080030a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030a8:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_InitTick+0x54>)
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	4b12      	ldr	r3, [pc, #72]	@ (80030f8 <HAL_InitTick+0x58>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	4619      	mov	r1, r3
 80030b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f95f 	bl	8003382 <HAL_SYSTICK_Config>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e00e      	b.n	80030ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b0f      	cmp	r3, #15
 80030d2:	d80a      	bhi.n	80030ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d4:	2200      	movs	r2, #0
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	f000 f927 	bl	800332e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030e0:	4a06      	ldr	r2, [pc, #24]	@ (80030fc <HAL_InitTick+0x5c>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e000      	b.n	80030ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000028 	.word	0x20000028
 80030f8:	20000030 	.word	0x20000030
 80030fc:	2000002c 	.word	0x2000002c

08003100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003104:	4b05      	ldr	r3, [pc, #20]	@ (800311c <HAL_IncTick+0x1c>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <HAL_IncTick+0x20>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4413      	add	r3, r2
 8003110:	4a03      	ldr	r2, [pc, #12]	@ (8003120 <HAL_IncTick+0x20>)
 8003112:	6013      	str	r3, [r2, #0]
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	20000030 	.word	0x20000030
 8003120:	20000834 	.word	0x20000834

08003124 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  return uwTick;
 8003128:	4b02      	ldr	r3, [pc, #8]	@ (8003134 <HAL_GetTick+0x10>)
 800312a:	681b      	ldr	r3, [r3, #0]
}
 800312c:	4618      	mov	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	20000834 	.word	0x20000834

08003138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003140:	f7ff fff0 	bl	8003124 <HAL_GetTick>
 8003144:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003150:	d005      	beq.n	800315e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003152:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <HAL_Delay+0x44>)
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	461a      	mov	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4413      	add	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800315e:	bf00      	nop
 8003160:	f7ff ffe0 	bl	8003124 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	429a      	cmp	r2, r3
 800316e:	d8f7      	bhi.n	8003160 <HAL_Delay+0x28>
  {
  }
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000030 	.word	0x20000030

08003180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003190:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800319c:	4013      	ands	r3, r2
 800319e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031b2:	4a04      	ldr	r2, [pc, #16]	@ (80031c4 <__NVIC_SetPriorityGrouping+0x44>)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	60d3      	str	r3, [r2, #12]
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031cc:	4b04      	ldr	r3, [pc, #16]	@ (80031e0 <__NVIC_GetPriorityGrouping+0x18>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	0a1b      	lsrs	r3, r3, #8
 80031d2:	f003 0307 	and.w	r3, r3, #7
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	db0b      	blt.n	800320e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	f003 021f 	and.w	r2, r3, #31
 80031fc:	4906      	ldr	r1, [pc, #24]	@ (8003218 <__NVIC_EnableIRQ+0x34>)
 80031fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	2001      	movs	r0, #1
 8003206:	fa00 f202 	lsl.w	r2, r0, r2
 800320a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800320e:	bf00      	nop
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr
 8003218:	e000e100 	.word	0xe000e100

0800321c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	6039      	str	r1, [r7, #0]
 8003226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322c:	2b00      	cmp	r3, #0
 800322e:	db0a      	blt.n	8003246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	b2da      	uxtb	r2, r3
 8003234:	490c      	ldr	r1, [pc, #48]	@ (8003268 <__NVIC_SetPriority+0x4c>)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	0112      	lsls	r2, r2, #4
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	440b      	add	r3, r1
 8003240:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003244:	e00a      	b.n	800325c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	b2da      	uxtb	r2, r3
 800324a:	4908      	ldr	r1, [pc, #32]	@ (800326c <__NVIC_SetPriority+0x50>)
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	3b04      	subs	r3, #4
 8003254:	0112      	lsls	r2, r2, #4
 8003256:	b2d2      	uxtb	r2, r2
 8003258:	440b      	add	r3, r1
 800325a:	761a      	strb	r2, [r3, #24]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000e100 	.word	0xe000e100
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003270:	b480      	push	{r7}
 8003272:	b089      	sub	sp, #36	@ 0x24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	f1c3 0307 	rsb	r3, r3, #7
 800328a:	2b04      	cmp	r3, #4
 800328c:	bf28      	it	cs
 800328e:	2304      	movcs	r3, #4
 8003290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	3304      	adds	r3, #4
 8003296:	2b06      	cmp	r3, #6
 8003298:	d902      	bls.n	80032a0 <NVIC_EncodePriority+0x30>
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3b03      	subs	r3, #3
 800329e:	e000      	b.n	80032a2 <NVIC_EncodePriority+0x32>
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a4:	f04f 32ff 	mov.w	r2, #4294967295
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	43da      	mvns	r2, r3
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	401a      	ands	r2, r3
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032b8:	f04f 31ff 	mov.w	r1, #4294967295
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	fa01 f303 	lsl.w	r3, r1, r3
 80032c2:	43d9      	mvns	r1, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c8:	4313      	orrs	r3, r2
         );
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3724      	adds	r7, #36	@ 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr

080032d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3b01      	subs	r3, #1
 80032e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032e4:	d301      	bcc.n	80032ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00f      	b.n	800330a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003314 <SysTick_Config+0x40>)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f2:	210f      	movs	r1, #15
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	f7ff ff90 	bl	800321c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <SysTick_Config+0x40>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003302:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <SysTick_Config+0x40>)
 8003304:	2207      	movs	r2, #7
 8003306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	e000e010 	.word	0xe000e010

08003318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff ff2d 	bl	8003180 <__NVIC_SetPriorityGrouping>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800332e:	b580      	push	{r7, lr}
 8003330:	b086      	sub	sp, #24
 8003332:	af00      	add	r7, sp, #0
 8003334:	4603      	mov	r3, r0
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003340:	f7ff ff42 	bl	80031c8 <__NVIC_GetPriorityGrouping>
 8003344:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68b9      	ldr	r1, [r7, #8]
 800334a:	6978      	ldr	r0, [r7, #20]
 800334c:	f7ff ff90 	bl	8003270 <NVIC_EncodePriority>
 8003350:	4602      	mov	r2, r0
 8003352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ff5f 	bl	800321c <__NVIC_SetPriority>
}
 800335e:	bf00      	nop
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b082      	sub	sp, #8
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff35 	bl	80031e4 <__NVIC_EnableIRQ>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff ffa2 	bl	80032d4 <SysTick_Config>
 8003390:	4603      	mov	r3, r0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800339e:	f000 f802 	bl	80033a6 <HAL_SYSTICK_Callback>
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80033a6:	b480      	push	{r7}
 80033a8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80033aa:	bf00      	nop
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr
	...

080033b4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e043      	b.n	8003452 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	4b22      	ldr	r3, [pc, #136]	@ (800345c <HAL_DMA_Init+0xa8>)
 80033d2:	4413      	add	r3, r2
 80033d4:	4a22      	ldr	r2, [pc, #136]	@ (8003460 <HAL_DMA_Init+0xac>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	091b      	lsrs	r3, r3, #4
 80033dc:	009a      	lsls	r2, r3, #2
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003464 <HAL_DMA_Init+0xb0>)
 80033e6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80033fe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003402:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800340c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003418:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003424:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4313      	orrs	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr
 800345c:	bffdfff8 	.word	0xbffdfff8
 8003460:	cccccccd 	.word	0xcccccccd
 8003464:	40020000 	.word	0x40020000

08003468 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_DMA_Start_IT+0x20>
 8003484:	2302      	movs	r3, #2
 8003486:	e04b      	b.n	8003520 <HAL_DMA_Start_IT+0xb8>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b01      	cmp	r3, #1
 800349a:	d13a      	bne.n	8003512 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	68b9      	ldr	r1, [r7, #8]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f9bc 	bl	800383e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d008      	beq.n	80034e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f042 020e 	orr.w	r2, r2, #14
 80034dc:	601a      	str	r2, [r3, #0]
 80034de:	e00f      	b.n	8003500 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0204 	bic.w	r2, r2, #4
 80034ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 020a 	orr.w	r2, r2, #10
 80034fe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e005      	b.n	800351e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800351a:	2302      	movs	r3, #2
 800351c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800351e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800353a:	b2db      	uxtb	r3, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d005      	beq.n	800354c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2204      	movs	r2, #4
 8003544:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	73fb      	strb	r3, [r7, #15]
 800354a:	e051      	b.n	80035f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 020e 	bic.w	r2, r2, #14
 800355a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0201 	bic.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a22      	ldr	r2, [pc, #136]	@ (80035fc <HAL_DMA_Abort_IT+0xd4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d029      	beq.n	80035ca <HAL_DMA_Abort_IT+0xa2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a21      	ldr	r2, [pc, #132]	@ (8003600 <HAL_DMA_Abort_IT+0xd8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d022      	beq.n	80035c6 <HAL_DMA_Abort_IT+0x9e>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1f      	ldr	r2, [pc, #124]	@ (8003604 <HAL_DMA_Abort_IT+0xdc>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d01a      	beq.n	80035c0 <HAL_DMA_Abort_IT+0x98>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1e      	ldr	r2, [pc, #120]	@ (8003608 <HAL_DMA_Abort_IT+0xe0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d012      	beq.n	80035ba <HAL_DMA_Abort_IT+0x92>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1c      	ldr	r2, [pc, #112]	@ (800360c <HAL_DMA_Abort_IT+0xe4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00a      	beq.n	80035b4 <HAL_DMA_Abort_IT+0x8c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_DMA_Abort_IT+0xe8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d102      	bne.n	80035ae <HAL_DMA_Abort_IT+0x86>
 80035a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80035ac:	e00e      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035b2:	e00b      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035b8:	e008      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035be:	e005      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035c4:	e002      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035c6:	2310      	movs	r3, #16
 80035c8:	e000      	b.n	80035cc <HAL_DMA_Abort_IT+0xa4>
 80035ca:	2301      	movs	r3, #1
 80035cc:	4a11      	ldr	r2, [pc, #68]	@ (8003614 <HAL_DMA_Abort_IT+0xec>)
 80035ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d003      	beq.n	80035f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
    } 
  }
  return status;
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40020008 	.word	0x40020008
 8003600:	4002001c 	.word	0x4002001c
 8003604:	40020030 	.word	0x40020030
 8003608:	40020044 	.word	0x40020044
 800360c:	40020058 	.word	0x40020058
 8003610:	4002006c 	.word	0x4002006c
 8003614:	40020000 	.word	0x40020000

08003618 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	2204      	movs	r2, #4
 8003636:	409a      	lsls	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d04f      	beq.n	80036e0 <HAL_DMA_IRQHandler+0xc8>
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	d04a      	beq.n	80036e0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0320 	and.w	r3, r3, #32
 8003654:	2b00      	cmp	r3, #0
 8003656:	d107      	bne.n	8003668 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 0204 	bic.w	r2, r2, #4
 8003666:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a66      	ldr	r2, [pc, #408]	@ (8003808 <HAL_DMA_IRQHandler+0x1f0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d029      	beq.n	80036c6 <HAL_DMA_IRQHandler+0xae>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a65      	ldr	r2, [pc, #404]	@ (800380c <HAL_DMA_IRQHandler+0x1f4>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d022      	beq.n	80036c2 <HAL_DMA_IRQHandler+0xaa>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a63      	ldr	r2, [pc, #396]	@ (8003810 <HAL_DMA_IRQHandler+0x1f8>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d01a      	beq.n	80036bc <HAL_DMA_IRQHandler+0xa4>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a62      	ldr	r2, [pc, #392]	@ (8003814 <HAL_DMA_IRQHandler+0x1fc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d012      	beq.n	80036b6 <HAL_DMA_IRQHandler+0x9e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a60      	ldr	r2, [pc, #384]	@ (8003818 <HAL_DMA_IRQHandler+0x200>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00a      	beq.n	80036b0 <HAL_DMA_IRQHandler+0x98>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a5f      	ldr	r2, [pc, #380]	@ (800381c <HAL_DMA_IRQHandler+0x204>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d102      	bne.n	80036aa <HAL_DMA_IRQHandler+0x92>
 80036a4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80036a8:	e00e      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036aa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80036ae:	e00b      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80036b4:	e008      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80036ba:	e005      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036c0:	e002      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036c2:	2340      	movs	r3, #64	@ 0x40
 80036c4:	e000      	b.n	80036c8 <HAL_DMA_IRQHandler+0xb0>
 80036c6:	2304      	movs	r3, #4
 80036c8:	4a55      	ldr	r2, [pc, #340]	@ (8003820 <HAL_DMA_IRQHandler+0x208>)
 80036ca:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8094 	beq.w	80037fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80036de:	e08e      	b.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	2202      	movs	r2, #2
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d056      	beq.n	800379e <HAL_DMA_IRQHandler+0x186>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d051      	beq.n	800379e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10b      	bne.n	8003720 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 020a 	bic.w	r2, r2, #10
 8003716:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a38      	ldr	r2, [pc, #224]	@ (8003808 <HAL_DMA_IRQHandler+0x1f0>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d029      	beq.n	800377e <HAL_DMA_IRQHandler+0x166>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a37      	ldr	r2, [pc, #220]	@ (800380c <HAL_DMA_IRQHandler+0x1f4>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d022      	beq.n	800377a <HAL_DMA_IRQHandler+0x162>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a35      	ldr	r2, [pc, #212]	@ (8003810 <HAL_DMA_IRQHandler+0x1f8>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d01a      	beq.n	8003774 <HAL_DMA_IRQHandler+0x15c>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a34      	ldr	r2, [pc, #208]	@ (8003814 <HAL_DMA_IRQHandler+0x1fc>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d012      	beq.n	800376e <HAL_DMA_IRQHandler+0x156>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a32      	ldr	r2, [pc, #200]	@ (8003818 <HAL_DMA_IRQHandler+0x200>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00a      	beq.n	8003768 <HAL_DMA_IRQHandler+0x150>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a31      	ldr	r2, [pc, #196]	@ (800381c <HAL_DMA_IRQHandler+0x204>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d102      	bne.n	8003762 <HAL_DMA_IRQHandler+0x14a>
 800375c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003760:	e00e      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 8003762:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003766:	e00b      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 8003768:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800376c:	e008      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 800376e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003772:	e005      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 8003774:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003778:	e002      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 800377a:	2320      	movs	r3, #32
 800377c:	e000      	b.n	8003780 <HAL_DMA_IRQHandler+0x168>
 800377e:	2302      	movs	r3, #2
 8003780:	4a27      	ldr	r2, [pc, #156]	@ (8003820 <HAL_DMA_IRQHandler+0x208>)
 8003782:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003790:	2b00      	cmp	r3, #0
 8003792:	d034      	beq.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800379c:	e02f      	b.n	80037fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	2208      	movs	r2, #8
 80037a4:	409a      	lsls	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d028      	beq.n	8003800 <HAL_DMA_IRQHandler+0x1e8>
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d023      	beq.n	8003800 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 020e 	bic.w	r2, r2, #14
 80037c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d0:	2101      	movs	r1, #1
 80037d2:	fa01 f202 	lsl.w	r2, r1, r2
 80037d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	4798      	blx	r3
    }
  }
  return;
 80037fe:	bf00      	nop
 8003800:	bf00      	nop
}
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40020008 	.word	0x40020008
 800380c:	4002001c 	.word	0x4002001c
 8003810:	40020030 	.word	0x40020030
 8003814:	40020044 	.word	0x40020044
 8003818:	40020058 	.word	0x40020058
 800381c:	4002006c 	.word	0x4002006c
 8003820:	40020000 	.word	0x40020000

08003824 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003832:	b2db      	uxtb	r3, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800383e:	b480      	push	{r7}
 8003840:	b085      	sub	sp, #20
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	607a      	str	r2, [r7, #4]
 800384a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003854:	2101      	movs	r1, #1
 8003856:	fa01 f202 	lsl.w	r2, r1, r2
 800385a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b10      	cmp	r3, #16
 800386a:	d108      	bne.n	800387e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800387c:	e007      	b.n	800388e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	60da      	str	r2, [r3, #12]
}
 800388e:	bf00      	nop
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003898:	b480      	push	{r7}
 800389a:	b08b      	sub	sp, #44	@ 0x2c
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038a2:	2300      	movs	r3, #0
 80038a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038a6:	2300      	movs	r3, #0
 80038a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038aa:	e169      	b.n	8003b80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038ac:	2201      	movs	r2, #1
 80038ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69fa      	ldr	r2, [r7, #28]
 80038bc:	4013      	ands	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	f040 8158 	bne.w	8003b7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	4a9a      	ldr	r2, [pc, #616]	@ (8003b38 <HAL_GPIO_Init+0x2a0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d05e      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
 80038d4:	4a98      	ldr	r2, [pc, #608]	@ (8003b38 <HAL_GPIO_Init+0x2a0>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d875      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 80038da:	4a98      	ldr	r2, [pc, #608]	@ (8003b3c <HAL_GPIO_Init+0x2a4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d058      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
 80038e0:	4a96      	ldr	r2, [pc, #600]	@ (8003b3c <HAL_GPIO_Init+0x2a4>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d86f      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 80038e6:	4a96      	ldr	r2, [pc, #600]	@ (8003b40 <HAL_GPIO_Init+0x2a8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d052      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
 80038ec:	4a94      	ldr	r2, [pc, #592]	@ (8003b40 <HAL_GPIO_Init+0x2a8>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d869      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 80038f2:	4a94      	ldr	r2, [pc, #592]	@ (8003b44 <HAL_GPIO_Init+0x2ac>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d04c      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
 80038f8:	4a92      	ldr	r2, [pc, #584]	@ (8003b44 <HAL_GPIO_Init+0x2ac>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d863      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 80038fe:	4a92      	ldr	r2, [pc, #584]	@ (8003b48 <HAL_GPIO_Init+0x2b0>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d046      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
 8003904:	4a90      	ldr	r2, [pc, #576]	@ (8003b48 <HAL_GPIO_Init+0x2b0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d85d      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 800390a:	2b12      	cmp	r3, #18
 800390c:	d82a      	bhi.n	8003964 <HAL_GPIO_Init+0xcc>
 800390e:	2b12      	cmp	r3, #18
 8003910:	d859      	bhi.n	80039c6 <HAL_GPIO_Init+0x12e>
 8003912:	a201      	add	r2, pc, #4	@ (adr r2, 8003918 <HAL_GPIO_Init+0x80>)
 8003914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003918:	08003993 	.word	0x08003993
 800391c:	0800396d 	.word	0x0800396d
 8003920:	0800397f 	.word	0x0800397f
 8003924:	080039c1 	.word	0x080039c1
 8003928:	080039c7 	.word	0x080039c7
 800392c:	080039c7 	.word	0x080039c7
 8003930:	080039c7 	.word	0x080039c7
 8003934:	080039c7 	.word	0x080039c7
 8003938:	080039c7 	.word	0x080039c7
 800393c:	080039c7 	.word	0x080039c7
 8003940:	080039c7 	.word	0x080039c7
 8003944:	080039c7 	.word	0x080039c7
 8003948:	080039c7 	.word	0x080039c7
 800394c:	080039c7 	.word	0x080039c7
 8003950:	080039c7 	.word	0x080039c7
 8003954:	080039c7 	.word	0x080039c7
 8003958:	080039c7 	.word	0x080039c7
 800395c:	08003975 	.word	0x08003975
 8003960:	08003989 	.word	0x08003989
 8003964:	4a79      	ldr	r2, [pc, #484]	@ (8003b4c <HAL_GPIO_Init+0x2b4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d013      	beq.n	8003992 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800396a:	e02c      	b.n	80039c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	623b      	str	r3, [r7, #32]
          break;
 8003972:	e029      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	3304      	adds	r3, #4
 800397a:	623b      	str	r3, [r7, #32]
          break;
 800397c:	e024      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	3308      	adds	r3, #8
 8003984:	623b      	str	r3, [r7, #32]
          break;
 8003986:	e01f      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	330c      	adds	r3, #12
 800398e:	623b      	str	r3, [r7, #32]
          break;
 8003990:	e01a      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d102      	bne.n	80039a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800399a:	2304      	movs	r3, #4
 800399c:	623b      	str	r3, [r7, #32]
          break;
 800399e:	e013      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d105      	bne.n	80039b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039a8:	2308      	movs	r3, #8
 80039aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69fa      	ldr	r2, [r7, #28]
 80039b0:	611a      	str	r2, [r3, #16]
          break;
 80039b2:	e009      	b.n	80039c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039b4:	2308      	movs	r3, #8
 80039b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	615a      	str	r2, [r3, #20]
          break;
 80039be:	e003      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039c0:	2300      	movs	r3, #0
 80039c2:	623b      	str	r3, [r7, #32]
          break;
 80039c4:	e000      	b.n	80039c8 <HAL_GPIO_Init+0x130>
          break;
 80039c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2bff      	cmp	r3, #255	@ 0xff
 80039cc:	d801      	bhi.n	80039d2 <HAL_GPIO_Init+0x13a>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	e001      	b.n	80039d6 <HAL_GPIO_Init+0x13e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	2bff      	cmp	r3, #255	@ 0xff
 80039dc:	d802      	bhi.n	80039e4 <HAL_GPIO_Init+0x14c>
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	e002      	b.n	80039ea <HAL_GPIO_Init+0x152>
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	3b08      	subs	r3, #8
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	210f      	movs	r1, #15
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	43db      	mvns	r3, r3
 80039fa:	401a      	ands	r2, r3
 80039fc:	6a39      	ldr	r1, [r7, #32]
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	fa01 f303 	lsl.w	r3, r1, r3
 8003a04:	431a      	orrs	r2, r3
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f000 80b1 	beq.w	8003b7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a18:	4b4d      	ldr	r3, [pc, #308]	@ (8003b50 <HAL_GPIO_Init+0x2b8>)
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003b50 <HAL_GPIO_Init+0x2b8>)
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	6193      	str	r3, [r2, #24]
 8003a24:	4b4a      	ldr	r3, [pc, #296]	@ (8003b50 <HAL_GPIO_Init+0x2b8>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	60bb      	str	r3, [r7, #8]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a30:	4a48      	ldr	r2, [pc, #288]	@ (8003b54 <HAL_GPIO_Init+0x2bc>)
 8003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a34:	089b      	lsrs	r3, r3, #2
 8003a36:	3302      	adds	r3, #2
 8003a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	f003 0303 	and.w	r3, r3, #3
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	220f      	movs	r2, #15
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	4013      	ands	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a40      	ldr	r2, [pc, #256]	@ (8003b58 <HAL_GPIO_Init+0x2c0>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d013      	beq.n	8003a84 <HAL_GPIO_Init+0x1ec>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b5c <HAL_GPIO_Init+0x2c4>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d00d      	beq.n	8003a80 <HAL_GPIO_Init+0x1e8>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a3e      	ldr	r2, [pc, #248]	@ (8003b60 <HAL_GPIO_Init+0x2c8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d007      	beq.n	8003a7c <HAL_GPIO_Init+0x1e4>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a3d      	ldr	r2, [pc, #244]	@ (8003b64 <HAL_GPIO_Init+0x2cc>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d101      	bne.n	8003a78 <HAL_GPIO_Init+0x1e0>
 8003a74:	2303      	movs	r3, #3
 8003a76:	e006      	b.n	8003a86 <HAL_GPIO_Init+0x1ee>
 8003a78:	2304      	movs	r3, #4
 8003a7a:	e004      	b.n	8003a86 <HAL_GPIO_Init+0x1ee>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e002      	b.n	8003a86 <HAL_GPIO_Init+0x1ee>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <HAL_GPIO_Init+0x1ee>
 8003a84:	2300      	movs	r3, #0
 8003a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a88:	f002 0203 	and.w	r2, r2, #3
 8003a8c:	0092      	lsls	r2, r2, #2
 8003a8e:	4093      	lsls	r3, r2
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a96:	492f      	ldr	r1, [pc, #188]	@ (8003b54 <HAL_GPIO_Init+0x2bc>)
 8003a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9a:	089b      	lsrs	r3, r3, #2
 8003a9c:	3302      	adds	r3, #2
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d006      	beq.n	8003abe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	492c      	ldr	r1, [pc, #176]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	608b      	str	r3, [r1, #8]
 8003abc:	e006      	b.n	8003acc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003abe:	4b2a      	ldr	r3, [pc, #168]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	4928      	ldr	r1, [pc, #160]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ac8:	4013      	ands	r3, r2
 8003aca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d006      	beq.n	8003ae6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ad8:	4b23      	ldr	r3, [pc, #140]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	4922      	ldr	r1, [pc, #136]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	60cb      	str	r3, [r1, #12]
 8003ae4:	e006      	b.n	8003af4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ae6:	4b20      	ldr	r3, [pc, #128]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003ae8:	68da      	ldr	r2, [r3, #12]
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	43db      	mvns	r3, r3
 8003aee:	491e      	ldr	r1, [pc, #120]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d006      	beq.n	8003b0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b00:	4b19      	ldr	r3, [pc, #100]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	4918      	ldr	r1, [pc, #96]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	604b      	str	r3, [r1, #4]
 8003b0c:	e006      	b.n	8003b1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b0e:	4b16      	ldr	r3, [pc, #88]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	4914      	ldr	r1, [pc, #80]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d021      	beq.n	8003b6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b28:	4b0f      	ldr	r3, [pc, #60]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	490e      	ldr	r1, [pc, #56]	@ (8003b68 <HAL_GPIO_Init+0x2d0>)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	600b      	str	r3, [r1, #0]
 8003b34:	e021      	b.n	8003b7a <HAL_GPIO_Init+0x2e2>
 8003b36:	bf00      	nop
 8003b38:	10320000 	.word	0x10320000
 8003b3c:	10310000 	.word	0x10310000
 8003b40:	10220000 	.word	0x10220000
 8003b44:	10210000 	.word	0x10210000
 8003b48:	10120000 	.word	0x10120000
 8003b4c:	10110000 	.word	0x10110000
 8003b50:	40021000 	.word	0x40021000
 8003b54:	40010000 	.word	0x40010000
 8003b58:	40010800 	.word	0x40010800
 8003b5c:	40010c00 	.word	0x40010c00
 8003b60:	40011000 	.word	0x40011000
 8003b64:	40011400 	.word	0x40011400
 8003b68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b9c <HAL_GPIO_Init+0x304>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	43db      	mvns	r3, r3
 8003b74:	4909      	ldr	r1, [pc, #36]	@ (8003b9c <HAL_GPIO_Init+0x304>)
 8003b76:	4013      	ands	r3, r2
 8003b78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b86:	fa22 f303 	lsr.w	r3, r2, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f47f ae8e 	bne.w	80038ac <HAL_GPIO_Init+0x14>
  }
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	372c      	adds	r7, #44	@ 0x2c
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40010400 	.word	0x40010400

08003ba0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e12b      	b.n	8003e0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d106      	bne.n	8003bcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7fd fba6 	bl	8001318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2224      	movs	r2, #36	@ 0x24
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0201 	bic.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c04:	f003 fa00 	bl	8007008 <HAL_RCC_GetPCLK1Freq>
 8003c08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	4a81      	ldr	r2, [pc, #516]	@ (8003e14 <HAL_I2C_Init+0x274>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d807      	bhi.n	8003c24 <HAL_I2C_Init+0x84>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4a80      	ldr	r2, [pc, #512]	@ (8003e18 <HAL_I2C_Init+0x278>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	bf94      	ite	ls
 8003c1c:	2301      	movls	r3, #1
 8003c1e:	2300      	movhi	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e006      	b.n	8003c32 <HAL_I2C_Init+0x92>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4a7d      	ldr	r2, [pc, #500]	@ (8003e1c <HAL_I2C_Init+0x27c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	bf94      	ite	ls
 8003c2c:	2301      	movls	r3, #1
 8003c2e:	2300      	movhi	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0e7      	b.n	8003e0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	4a78      	ldr	r2, [pc, #480]	@ (8003e20 <HAL_I2C_Init+0x280>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	0c9b      	lsrs	r3, r3, #18
 8003c44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	4a6a      	ldr	r2, [pc, #424]	@ (8003e14 <HAL_I2C_Init+0x274>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d802      	bhi.n	8003c74 <HAL_I2C_Init+0xd4>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	3301      	adds	r3, #1
 8003c72:	e009      	b.n	8003c88 <HAL_I2C_Init+0xe8>
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c7a:	fb02 f303 	mul.w	r3, r2, r3
 8003c7e:	4a69      	ldr	r2, [pc, #420]	@ (8003e24 <HAL_I2C_Init+0x284>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	099b      	lsrs	r3, r3, #6
 8003c86:	3301      	adds	r3, #1
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6812      	ldr	r2, [r2, #0]
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	495c      	ldr	r1, [pc, #368]	@ (8003e14 <HAL_I2C_Init+0x274>)
 8003ca4:	428b      	cmp	r3, r1
 8003ca6:	d819      	bhi.n	8003cdc <HAL_I2C_Init+0x13c>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1e59      	subs	r1, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cb6:	1c59      	adds	r1, r3, #1
 8003cb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003cbc:	400b      	ands	r3, r1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_I2C_Init+0x138>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1e59      	subs	r1, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd6:	e051      	b.n	8003d7c <HAL_I2C_Init+0x1dc>
 8003cd8:	2304      	movs	r3, #4
 8003cda:	e04f      	b.n	8003d7c <HAL_I2C_Init+0x1dc>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d111      	bne.n	8003d08 <HAL_I2C_Init+0x168>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	1e58      	subs	r0, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6859      	ldr	r1, [r3, #4]
 8003cec:	460b      	mov	r3, r1
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	440b      	add	r3, r1
 8003cf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf0c      	ite	eq
 8003d00:	2301      	moveq	r3, #1
 8003d02:	2300      	movne	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	e012      	b.n	8003d2e <HAL_I2C_Init+0x18e>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1e58      	subs	r0, r3, #1
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6859      	ldr	r1, [r3, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	0099      	lsls	r1, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d1e:	3301      	adds	r3, #1
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_I2C_Init+0x196>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e022      	b.n	8003d7c <HAL_I2C_Init+0x1dc>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10e      	bne.n	8003d5c <HAL_I2C_Init+0x1bc>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	1e58      	subs	r0, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6859      	ldr	r1, [r3, #4]
 8003d46:	460b      	mov	r3, r1
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	440b      	add	r3, r1
 8003d4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d50:	3301      	adds	r3, #1
 8003d52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d5a:	e00f      	b.n	8003d7c <HAL_I2C_Init+0x1dc>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	1e58      	subs	r0, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6859      	ldr	r1, [r3, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	440b      	add	r3, r1
 8003d6a:	0099      	lsls	r1, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d72:	3301      	adds	r3, #1
 8003d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d7c:	6879      	ldr	r1, [r7, #4]
 8003d7e:	6809      	ldr	r1, [r1, #0]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69da      	ldr	r2, [r3, #28]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003daa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6911      	ldr	r1, [r2, #16]
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	68d2      	ldr	r2, [r2, #12]
 8003db6:	4311      	orrs	r1, r2
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6812      	ldr	r2, [r2, #0]
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	695a      	ldr	r2, [r3, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	000186a0 	.word	0x000186a0
 8003e18:	001e847f 	.word	0x001e847f
 8003e1c:	003d08ff 	.word	0x003d08ff
 8003e20:	431bde83 	.word	0x431bde83
 8003e24:	10624dd3 	.word	0x10624dd3

08003e28 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b80      	cmp	r3, #128	@ 0x80
 8003e3c:	d103      	bne.n	8003e46 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2200      	movs	r2, #0
 8003e44:	611a      	str	r2, [r3, #16]
  }
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b088      	sub	sp, #32
 8003e54:	af02      	add	r7, sp, #8
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	4608      	mov	r0, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4603      	mov	r3, r0
 8003e60:	817b      	strh	r3, [r7, #10]
 8003e62:	460b      	mov	r3, r1
 8003e64:	813b      	strh	r3, [r7, #8]
 8003e66:	4613      	mov	r3, r2
 8003e68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e6a:	f7ff f95b 	bl	8003124 <HAL_GetTick>
 8003e6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	f040 80d9 	bne.w	8004030 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	2319      	movs	r3, #25
 8003e84:	2201      	movs	r2, #1
 8003e86:	496d      	ldr	r1, [pc, #436]	@ (800403c <HAL_I2C_Mem_Write+0x1ec>)
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f002 fa71 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	e0cc      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2C_Mem_Write+0x56>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e0c5      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d007      	beq.n	8003ecc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0201 	orr.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2221      	movs	r2, #33	@ 0x21
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2240      	movs	r2, #64	@ 0x40
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6a3a      	ldr	r2, [r7, #32]
 8003ef6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4a4d      	ldr	r2, [pc, #308]	@ (8004040 <HAL_I2C_Mem_Write+0x1f0>)
 8003f0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f0e:	88f8      	ldrh	r0, [r7, #6]
 8003f10:	893a      	ldrh	r2, [r7, #8]
 8003f12:	8979      	ldrh	r1, [r7, #10]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	9301      	str	r3, [sp, #4]
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f001 fef4 	bl	8005d0c <I2C_RequestMemoryWrite>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d052      	beq.n	8003fd0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e081      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f002 fb36 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00d      	beq.n	8003f5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d107      	bne.n	8003f56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e06b      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5e:	781a      	ldrb	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d11b      	bne.n	8003fd0 <HAL_I2C_Mem_Write+0x180>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d017      	beq.n	8003fd0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	781a      	ldrb	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1aa      	bne.n	8003f2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f002 fb29 	bl	8006634 <I2C_WaitOnBTFFlagUntilTimeout>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00d      	beq.n	8004004 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d107      	bne.n	8004000 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ffe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e016      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004012:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	e000      	b.n	8004032 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004030:	2302      	movs	r3, #2
  }
}
 8004032:	4618      	mov	r0, r3
 8004034:	3718      	adds	r7, #24
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	00100002 	.word	0x00100002
 8004040:	ffff0000 	.word	0xffff0000

08004044 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08c      	sub	sp, #48	@ 0x30
 8004048:	af02      	add	r7, sp, #8
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	4608      	mov	r0, r1
 800404e:	4611      	mov	r1, r2
 8004050:	461a      	mov	r2, r3
 8004052:	4603      	mov	r3, r0
 8004054:	817b      	strh	r3, [r7, #10]
 8004056:	460b      	mov	r3, r1
 8004058:	813b      	strh	r3, [r7, #8]
 800405a:	4613      	mov	r3, r2
 800405c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004062:	f7ff f85f 	bl	8003124 <HAL_GetTick>
 8004066:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b20      	cmp	r3, #32
 8004072:	f040 8244 	bne.w	80044fe <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	2319      	movs	r3, #25
 800407c:	2201      	movs	r2, #1
 800407e:	4982      	ldr	r1, [pc, #520]	@ (8004288 <HAL_I2C_Mem_Read+0x244>)
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f002 f975 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800408c:	2302      	movs	r3, #2
 800408e:	e237      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_I2C_Mem_Read+0x5a>
 800409a:	2302      	movs	r3, #2
 800409c:	e230      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d007      	beq.n	80040c4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2222      	movs	r2, #34	@ 0x22
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2240      	movs	r2, #64	@ 0x40
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80040f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4a62      	ldr	r2, [pc, #392]	@ (800428c <HAL_I2C_Mem_Read+0x248>)
 8004104:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004106:	88f8      	ldrh	r0, [r7, #6]
 8004108:	893a      	ldrh	r2, [r7, #8]
 800410a:	8979      	ldrh	r1, [r7, #10]
 800410c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410e:	9301      	str	r3, [sp, #4]
 8004110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	4603      	mov	r3, r0
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f001 fe8e 	bl	8005e38 <I2C_RequestMemoryRead>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e1ec      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800412a:	2b00      	cmp	r3, #0
 800412c:	d113      	bne.n	8004156 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412e:	2300      	movs	r3, #0
 8004130:	61fb      	str	r3, [r7, #28]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	61fb      	str	r3, [r7, #28]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	e1c0      	b.n	80044d8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415a:	2b01      	cmp	r3, #1
 800415c:	d11e      	bne.n	800419c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800416c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800416e:	b672      	cpsid	i
}
 8004170:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	61bb      	str	r3, [r7, #24]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	61bb      	str	r3, [r7, #24]
 8004186:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004196:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004198:	b662      	cpsie	i
}
 800419a:	e035      	b.n	8004208 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d11e      	bne.n	80041e2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80041b4:	b672      	cpsid	i
}
 80041b6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80041de:	b662      	cpsie	i
}
 80041e0:	e012      	b.n	8004208 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041f0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	613b      	str	r3, [r7, #16]
 8004206:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004208:	e166      	b.n	80044d8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800420e:	2b03      	cmp	r3, #3
 8004210:	f200 811f 	bhi.w	8004452 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004218:	2b01      	cmp	r3, #1
 800421a:	d123      	bne.n	8004264 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800421c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800421e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f002 fa81 	bl	8006728 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e167      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	691a      	ldr	r2, [r3, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424c:	3b01      	subs	r3, #1
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b01      	subs	r3, #1
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004262:	e139      	b.n	80044d8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	2b02      	cmp	r3, #2
 800426a:	d152      	bne.n	8004312 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004272:	2200      	movs	r2, #0
 8004274:	4906      	ldr	r1, [pc, #24]	@ (8004290 <HAL_I2C_Mem_Read+0x24c>)
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f002 f87a 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d008      	beq.n	8004294 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e13c      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
 8004286:	bf00      	nop
 8004288:	00100002 	.word	0x00100002
 800428c:	ffff0000 	.word	0xffff0000
 8004290:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004294:	b672      	cpsid	i
}
 8004296:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80042da:	b662      	cpsie	i
}
 80042dc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	b2d2      	uxtb	r2, r2
 80042ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004306:	b29b      	uxth	r3, r3
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004310:	e0e2      	b.n	80044d8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004318:	2200      	movs	r2, #0
 800431a:	497b      	ldr	r1, [pc, #492]	@ (8004508 <HAL_I2C_Mem_Read+0x4c4>)
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f002 f827 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d001      	beq.n	800432c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0e9      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800433c:	b672      	cpsid	i
}
 800433e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004372:	4b66      	ldr	r3, [pc, #408]	@ (800450c <HAL_I2C_Mem_Read+0x4c8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	08db      	lsrs	r3, r3, #3
 8004378:	4a65      	ldr	r2, [pc, #404]	@ (8004510 <HAL_I2C_Mem_Read+0x4cc>)
 800437a:	fba2 2303 	umull	r2, r3, r2, r3
 800437e:	0a1a      	lsrs	r2, r3, #8
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	00da      	lsls	r2, r3, #3
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	3b01      	subs	r3, #1
 8004390:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004392:	6a3b      	ldr	r3, [r7, #32]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d118      	bne.n	80043ca <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2220      	movs	r2, #32
 80043a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	f043 0220 	orr.w	r2, r3, #32
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80043ba:	b662      	cpsie	i
}
 80043bc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e09a      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d1d9      	bne.n	800438c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691a      	ldr	r2, [r3, #16]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	1c5a      	adds	r2, r3, #1
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004410:	b29b      	uxth	r3, r3
 8004412:	3b01      	subs	r3, #1
 8004414:	b29a      	uxth	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800441a:	b662      	cpsie	i
}
 800441c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004450:	e042      	b.n	80044d8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004454:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f002 f966 	bl	8006728 <I2C_WaitOnRXNEFlagUntilTimeout>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e04c      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d118      	bne.n	80044d8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f47f ae94 	bne.w	800420a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80044fe:	2302      	movs	r3, #2
  }
}
 8004500:	4618      	mov	r0, r3
 8004502:	3728      	adds	r7, #40	@ 0x28
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	00010004 	.word	0x00010004
 800450c:	20000028 	.word	0x20000028
 8004510:	14f8b589 	.word	0x14f8b589

08004514 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08a      	sub	sp, #40	@ 0x28
 8004518:	af02      	add	r7, sp, #8
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	4608      	mov	r0, r1
 800451e:	4611      	mov	r1, r2
 8004520:	461a      	mov	r2, r3
 8004522:	4603      	mov	r3, r0
 8004524:	817b      	strh	r3, [r7, #10]
 8004526:	460b      	mov	r3, r1
 8004528:	813b      	strh	r3, [r7, #8]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004532:	f7fe fdf7 	bl	8003124 <HAL_GetTick>
 8004536:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b20      	cmp	r3, #32
 8004542:	f040 812e 	bne.w	80047a2 <HAL_I2C_Mem_Write_DMA+0x28e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004546:	4b99      	ldr	r3, [pc, #612]	@ (80047ac <HAL_I2C_Mem_Write_DMA+0x298>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	08db      	lsrs	r3, r3, #3
 800454c:	4a98      	ldr	r2, [pc, #608]	@ (80047b0 <HAL_I2C_Mem_Write_DMA+0x29c>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0a1a      	lsrs	r2, r3, #8
 8004554:	4613      	mov	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	009a      	lsls	r2, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	3b01      	subs	r3, #1
 8004564:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d112      	bne.n	8004592 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004586:	f043 0220 	orr.w	r2, r3, #32
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800458e:	2302      	movs	r3, #2
 8004590:	e108      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	d0df      	beq.n	8004560 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d101      	bne.n	80045ae <HAL_I2C_Mem_Write_DMA+0x9a>
 80045aa:	2302      	movs	r3, #2
 80045ac:	e0fa      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d007      	beq.n	80045d4 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0201 	orr.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2221      	movs	r2, #33	@ 0x21
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2240      	movs	r2, #64	@ 0x40
 80045f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8004604:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4a68      	ldr	r2, [pc, #416]	@ (80047b4 <HAL_I2C_Mem_Write_DMA+0x2a0>)
 8004614:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004616:	897a      	ldrh	r2, [r7, #10]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800461c:	893a      	ldrh	r2, [r7, #8]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004622:	88fa      	ldrh	r2, [r7, #6]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 80a1 	beq.w	800477a <HAL_I2C_Mem_Write_DMA+0x266>
    {
      if (hi2c->hdmatx != NULL)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463c:	2b00      	cmp	r3, #0
 800463e:	d022      	beq.n	8004686 <HAL_I2C_Mem_Write_DMA+0x172>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004644:	4a5c      	ldr	r2, [pc, #368]	@ (80047b8 <HAL_I2C_Mem_Write_DMA+0x2a4>)
 8004646:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464c:	4a5b      	ldr	r2, [pc, #364]	@ (80047bc <HAL_I2C_Mem_Write_DMA+0x2a8>)
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004654:	2200      	movs	r2, #0
 8004656:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800465c:	2200      	movs	r2, #0
 800465e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	4619      	mov	r1, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3310      	adds	r3, #16
 8004670:	461a      	mov	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004676:	f7fe fef7 	bl	8003468 <HAL_DMA_Start_IT>
 800467a:	4603      	mov	r3, r0
 800467c:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800467e:	7efb      	ldrb	r3, [r7, #27]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d166      	bne.n	8004752 <HAL_I2C_Mem_Write_DMA+0x23e>
 8004684:	e013      	b.n	80046ae <HAL_I2C_Mem_Write_DMA+0x19a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e07a      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80046ae:	88f8      	ldrh	r0, [r7, #6]
 80046b0:	893a      	ldrh	r2, [r7, #8]
 80046b2:	8979      	ldrh	r1, [r7, #10]
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	9301      	str	r3, [sp, #4]
 80046b8:	2323      	movs	r3, #35	@ 0x23
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	4603      	mov	r3, r0
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f001 fb24 	bl	8005d0c <I2C_RequestMemoryWrite>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d022      	beq.n	8004710 <HAL_I2C_Mem_Write_DMA+0x1fc>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fe ff2a 	bl	8003528 <HAL_DMA_Abort_IT>
 80046d4:	4603      	mov	r3, r0
 80046d6:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046dc:	2200      	movs	r2, #0
 80046de:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ee:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0201 	bic.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e049      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004710:	2300      	movs	r3, #0
 8004712:	613b      	str	r3, [r7, #16]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800473c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800474c:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e028      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2220      	movs	r2, #32
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004766:	f043 0210 	orr.w	r2, r3, #16
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e014      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2220      	movs	r2, #32
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <HAL_I2C_Mem_Write_DMA+0x290>
    }
  }
  else
  {
    return HAL_BUSY;
 80047a2:	2302      	movs	r3, #2
  }
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3720      	adds	r7, #32
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	20000028 	.word	0x20000028
 80047b0:	14f8b589 	.word	0x14f8b589
 80047b4:	ffff0000 	.word	0xffff0000
 80047b8:	08006009 	.word	0x08006009
 80047bc:	080061b3 	.word	0x080061b3

080047c0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047e0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047e8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
 80047ec:	2b10      	cmp	r3, #16
 80047ee:	d003      	beq.n	80047f8 <HAL_I2C_EV_IRQHandler+0x38>
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
 80047f2:	2b40      	cmp	r3, #64	@ 0x40
 80047f4:	f040 80b1 	bne.w	800495a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10d      	bne.n	800482e <HAL_I2C_EV_IRQHandler+0x6e>
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004818:	d003      	beq.n	8004822 <HAL_I2C_EV_IRQHandler+0x62>
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004820:	d101      	bne.n	8004826 <HAL_I2C_EV_IRQHandler+0x66>
 8004822:	2301      	movs	r3, #1
 8004824:	e000      	b.n	8004828 <HAL_I2C_EV_IRQHandler+0x68>
 8004826:	2300      	movs	r3, #0
 8004828:	2b01      	cmp	r3, #1
 800482a:	f000 8114 	beq.w	8004a56 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00b      	beq.n	8004850 <HAL_I2C_EV_IRQHandler+0x90>
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800483e:	2b00      	cmp	r3, #0
 8004840:	d006      	beq.n	8004850 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f001 fffb 	bl	800683e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fcb0 	bl	80051ae <I2C_Master_SB>
 800484e:	e083      	b.n	8004958 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d008      	beq.n	800486c <HAL_I2C_EV_IRQHandler+0xac>
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 fd27 	bl	80052b8 <I2C_Master_ADD10>
 800486a:	e075      	b.n	8004958 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_I2C_EV_IRQHandler+0xc8>
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fd42 	bl	800530a <I2C_Master_ADDR>
 8004886:	e067      	b.n	8004958 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	d036      	beq.n	8004900 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800489c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a0:	f000 80db 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00d      	beq.n	80048ca <HAL_I2C_EV_IRQHandler+0x10a>
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_I2C_EV_IRQHandler+0x10a>
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d103      	bne.n	80048ca <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f924 	bl	8004b10 <I2C_MasterTransmit_TXE>
 80048c8:	e046      	b.n	8004958 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	f003 0304 	and.w	r3, r3, #4
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f000 80c2 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f000 80bc 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80048e2:	7bbb      	ldrb	r3, [r7, #14]
 80048e4:	2b21      	cmp	r3, #33	@ 0x21
 80048e6:	d103      	bne.n	80048f0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f9ad 	bl	8004c48 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048ee:	e0b4      	b.n	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
 80048f2:	2b40      	cmp	r3, #64	@ 0x40
 80048f4:	f040 80b1 	bne.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 fa1b 	bl	8004d34 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048fe:	e0ac      	b.n	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800490a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800490e:	f000 80a4 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00d      	beq.n	8004938 <HAL_I2C_EV_IRQHandler+0x178>
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004922:	2b00      	cmp	r3, #0
 8004924:	d008      	beq.n	8004938 <HAL_I2C_EV_IRQHandler+0x178>
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d103      	bne.n	8004938 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 fa97 	bl	8004e64 <I2C_MasterReceive_RXNE>
 8004936:	e00f      	b.n	8004958 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f003 0304 	and.w	r3, r3, #4
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 808b 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 8085 	beq.w	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 fb42 	bl	8004fda <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004956:	e080      	b.n	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
 8004958:	e07f      	b.n	8004a5a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	2b00      	cmp	r3, #0
 8004960:	d004      	beq.n	800496c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	61fb      	str	r3, [r7, #28]
 800496a:	e007      	b.n	800497c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d011      	beq.n	80049aa <HAL_I2C_EV_IRQHandler+0x1ea>
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00c      	beq.n	80049aa <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80049a0:	69b9      	ldr	r1, [r7, #24]
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 ff08 	bl	80057b8 <I2C_Slave_ADDR>
 80049a8:	e05a      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_I2C_EV_IRQHandler+0x206>
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 ff42 	bl	8005848 <I2C_Slave_STOPF>
 80049c4:	e04c      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049c6:	7bbb      	ldrb	r3, [r7, #14]
 80049c8:	2b21      	cmp	r3, #33	@ 0x21
 80049ca:	d002      	beq.n	80049d2 <HAL_I2C_EV_IRQHandler+0x212>
 80049cc:	7bbb      	ldrb	r3, [r7, #14]
 80049ce:	2b29      	cmp	r3, #41	@ 0x29
 80049d0:	d120      	bne.n	8004a14 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00d      	beq.n	80049f8 <HAL_I2C_EV_IRQHandler+0x238>
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d008      	beq.n	80049f8 <HAL_I2C_EV_IRQHandler+0x238>
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d103      	bne.n	80049f8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fe25 	bl	8005640 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049f6:	e032      	b.n	8004a5e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d02d      	beq.n	8004a5e <HAL_I2C_EV_IRQHandler+0x29e>
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d028      	beq.n	8004a5e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 fe54 	bl	80056ba <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a12:	e024      	b.n	8004a5e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00d      	beq.n	8004a3a <HAL_I2C_EV_IRQHandler+0x27a>
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d008      	beq.n	8004a3a <HAL_I2C_EV_IRQHandler+0x27a>
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d103      	bne.n	8004a3a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 fe61 	bl	80056fa <I2C_SlaveReceive_RXNE>
 8004a38:	e012      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00d      	beq.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d008      	beq.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 fe91 	bl	8005776 <I2C_SlaveReceive_BTF>
 8004a54:	e004      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004a56:	bf00      	nop
 8004a58:	e002      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a5a:	bf00      	nop
 8004a5c:	e000      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004a60:	3720      	adds	r7, #32
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b083      	sub	sp, #12
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr

08004a78 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr

08004a8a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr

08004aae <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	70fb      	strb	r3, [r7, #3]
 8004aba:	4613      	mov	r3, r2
 8004abc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bc80      	pop	{r7}
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bc80      	pop	{r7}
 8004ad8:	4770      	bx	lr

08004ada <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b083      	sub	sp, #12
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr

08004aec <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr

08004afe <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b083      	sub	sp, #12
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004b06:	bf00      	nop
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr

08004b10 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b1e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b26:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d150      	bne.n	8004bd8 <I2C_MasterTransmit_TXE+0xc8>
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	2b21      	cmp	r3, #33	@ 0x21
 8004b3a:	d14d      	bne.n	8004bd8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b08      	cmp	r3, #8
 8004b40:	d01d      	beq.n	8004b7e <I2C_MasterTransmit_TXE+0x6e>
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b20      	cmp	r3, #32
 8004b46:	d01a      	beq.n	8004b7e <I2C_MasterTransmit_TXE+0x6e>
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b4e:	d016      	beq.n	8004b7e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b5e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2211      	movs	r2, #17
 8004b64:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7ff ff75 	bl	8004a66 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b7c:	e060      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b8c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b9c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b40      	cmp	r3, #64	@ 0x40
 8004bb6:	d107      	bne.n	8004bc8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f7fc fc4f 	bl	8001464 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004bc6:	e03b      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff ff48 	bl	8004a66 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004bd6:	e033      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004bd8:	7bfb      	ldrb	r3, [r7, #15]
 8004bda:	2b21      	cmp	r3, #33	@ 0x21
 8004bdc:	d005      	beq.n	8004bea <I2C_MasterTransmit_TXE+0xda>
 8004bde:	7bbb      	ldrb	r3, [r7, #14]
 8004be0:	2b40      	cmp	r3, #64	@ 0x40
 8004be2:	d12d      	bne.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	2b22      	cmp	r3, #34	@ 0x22
 8004be8:	d12a      	bne.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d108      	bne.n	8004c06 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c02:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004c04:	e01c      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b40      	cmp	r3, #64	@ 0x40
 8004c10:	d103      	bne.n	8004c1a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f88e 	bl	8004d34 <I2C_MemoryTransmit_TXE_BTF>
}
 8004c18:	e012      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1e:	781a      	ldrb	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	3b01      	subs	r3, #1
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004c3e:	e7ff      	b.n	8004c40 <I2C_MasterTransmit_TXE+0x130>
 8004c40:	bf00      	nop
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c54:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b21      	cmp	r3, #33	@ 0x21
 8004c60:	d164      	bne.n	8004d2c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d012      	beq.n	8004c92 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c70:	781a      	ldrb	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004c90:	e04c      	b.n	8004d2c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d01d      	beq.n	8004cd4 <I2C_MasterTransmit_BTF+0x8c>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2b20      	cmp	r3, #32
 8004c9c:	d01a      	beq.n	8004cd4 <I2C_MasterTransmit_BTF+0x8c>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004ca4:	d016      	beq.n	8004cd4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cb4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2211      	movs	r2, #17
 8004cba:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff feca 	bl	8004a66 <HAL_I2C_MasterTxCpltCallback>
}
 8004cd2:	e02b      	b.n	8004d2c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ce2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b40      	cmp	r3, #64	@ 0x40
 8004d0c:	d107      	bne.n	8004d1e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fc fba4 	bl	8001464 <HAL_I2C_MemTxCpltCallback>
}
 8004d1c:	e006      	b.n	8004d2c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7ff fe9d 	bl	8004a66 <HAL_I2C_MasterTxCpltCallback>
}
 8004d2c:	bf00      	nop
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d42:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d11d      	bne.n	8004d88 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d10b      	bne.n	8004d6c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d64:	1c9a      	adds	r2, r3, #2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004d6a:	e077      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	121b      	asrs	r3, r3, #8
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d86:	e069      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d10b      	bne.n	8004da8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004da6:	e059      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d152      	bne.n	8004e56 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004db0:	7bfb      	ldrb	r3, [r7, #15]
 8004db2:	2b22      	cmp	r3, #34	@ 0x22
 8004db4:	d10d      	bne.n	8004dd2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dc4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004dd0:	e044      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d015      	beq.n	8004e08 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
 8004dde:	2b21      	cmp	r3, #33	@ 0x21
 8004de0:	d112      	bne.n	8004e08 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de6:	781a      	ldrb	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004e06:	e029      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d124      	bne.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004e12:	7bfb      	ldrb	r3, [r7, #15]
 8004e14:	2b21      	cmp	r3, #33	@ 0x21
 8004e16:	d121      	bne.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e26:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e36:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7fc fb08 	bl	8001464 <HAL_I2C_MemTxCpltCallback>
}
 8004e54:	e002      	b.n	8004e5c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7fe ffe6 	bl	8003e28 <I2C_Flush_DR>
}
 8004e5c:	bf00      	nop
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b22      	cmp	r3, #34	@ 0x22
 8004e76:	f040 80ac 	bne.w	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2b03      	cmp	r3, #3
 8004e86:	d921      	bls.n	8004ecc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	f040 808c 	bne.w	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004eca:	e082      	b.n	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d075      	beq.n	8004fc0 <I2C_MasterReceive_RXNE+0x15c>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d002      	beq.n	8004ee0 <I2C_MasterReceive_RXNE+0x7c>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d16f      	bne.n	8004fc0 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f001 fbef 	bl	80066c4 <I2C_WaitOnSTOPRequestThroughIT>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d142      	bne.n	8004f72 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004efa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f0a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	b2d2      	uxtb	r2, r2
 8004f18:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	1c5a      	adds	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b40      	cmp	r3, #64	@ 0x40
 8004f44:	d10a      	bne.n	8004f5c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f7ff fdc0 	bl	8004ada <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f5a:	e03a      	b.n	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2212      	movs	r2, #18
 8004f68:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7ff fd84 	bl	8004a78 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004f70:	e02f      	b.n	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f80:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fd97 	bl	8004aec <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004fbe:	e008      	b.n	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fce:	605a      	str	r2, [r3, #4]
}
 8004fd0:	e7ff      	b.n	8004fd2 <I2C_MasterReceive_RXNE+0x16e>
 8004fd2:	bf00      	nop
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d11b      	bne.n	800502a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005000:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	b2d2      	uxtb	r2, r2
 800500e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005028:	e0bd      	b.n	80051a6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b03      	cmp	r3, #3
 8005032:	d129      	bne.n	8005088 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005042:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2b04      	cmp	r3, #4
 8005048:	d00a      	beq.n	8005060 <I2C_MasterReceive_BTF+0x86>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2b02      	cmp	r3, #2
 800504e:	d007      	beq.n	8005060 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800505e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	691a      	ldr	r2, [r3, #16]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	1c5a      	adds	r2, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29a      	uxth	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005086:	e08e      	b.n	80051a6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d176      	bne.n	8005180 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d002      	beq.n	800509e <I2C_MasterReceive_BTF+0xc4>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2b10      	cmp	r3, #16
 800509c:	d108      	bne.n	80050b0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ac:	601a      	str	r2, [r3, #0]
 80050ae:	e019      	b.n	80050e4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b04      	cmp	r3, #4
 80050b4:	d002      	beq.n	80050bc <I2C_MasterReceive_BTF+0xe2>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d108      	bne.n	80050ce <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e00a      	b.n	80050e4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2b10      	cmp	r3, #16
 80050d2:	d007      	beq.n	80050e4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f6:	1c5a      	adds	r2, r3, #1
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005100:	b29b      	uxth	r3, r3
 8005102:	3b01      	subs	r3, #1
 8005104:	b29a      	uxth	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	1c5a      	adds	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800513e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b40      	cmp	r3, #64	@ 0x40
 8005152:	d10a      	bne.n	800516a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7ff fcb9 	bl	8004ada <HAL_I2C_MemRxCpltCallback>
}
 8005168:	e01d      	b.n	80051a6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2212      	movs	r2, #18
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f7ff fc7d 	bl	8004a78 <HAL_I2C_MasterRxCpltCallback>
}
 800517e:	e012      	b.n	80051a6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	691a      	ldr	r2, [r3, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	b2d2      	uxtb	r2, r2
 800518c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005192:	1c5a      	adds	r2, r3, #1
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b40      	cmp	r3, #64	@ 0x40
 80051c0:	d117      	bne.n	80051f2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d109      	bne.n	80051de <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	461a      	mov	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051da:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80051dc:	e067      	b.n	80052ae <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	f043 0301 	orr.w	r3, r3, #1
 80051e8:	b2da      	uxtb	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	611a      	str	r2, [r3, #16]
}
 80051f0:	e05d      	b.n	80052ae <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051fa:	d133      	bne.n	8005264 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2b21      	cmp	r3, #33	@ 0x21
 8005206:	d109      	bne.n	800521c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520c:	b2db      	uxtb	r3, r3
 800520e:	461a      	mov	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005218:	611a      	str	r2, [r3, #16]
 800521a:	e008      	b.n	800522e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005220:	b2db      	uxtb	r3, r3
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	b2da      	uxtb	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005232:	2b00      	cmp	r3, #0
 8005234:	d004      	beq.n	8005240 <I2C_Master_SB+0x92>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d108      	bne.n	8005252 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005244:	2b00      	cmp	r3, #0
 8005246:	d032      	beq.n	80052ae <I2C_Master_SB+0x100>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524e:	2b00      	cmp	r3, #0
 8005250:	d02d      	beq.n	80052ae <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005260:	605a      	str	r2, [r3, #4]
}
 8005262:	e024      	b.n	80052ae <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10e      	bne.n	800528a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005270:	b29b      	uxth	r3, r3
 8005272:	11db      	asrs	r3, r3, #7
 8005274:	b2db      	uxtb	r3, r3
 8005276:	f003 0306 	and.w	r3, r3, #6
 800527a:	b2db      	uxtb	r3, r3
 800527c:	f063 030f 	orn	r3, r3, #15
 8005280:	b2da      	uxtb	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	611a      	str	r2, [r3, #16]
}
 8005288:	e011      	b.n	80052ae <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800528e:	2b01      	cmp	r3, #1
 8005290:	d10d      	bne.n	80052ae <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005296:	b29b      	uxth	r3, r3
 8005298:	11db      	asrs	r3, r3, #7
 800529a:	b2db      	uxtb	r3, r3
 800529c:	f003 0306 	and.w	r3, r3, #6
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	f063 030e 	orn	r3, r3, #14
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	611a      	str	r2, [r3, #16]
}
 80052ae:	bf00      	nop
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bc80      	pop	{r7}
 80052b6:	4770      	bx	lr

080052b8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d004      	beq.n	80052de <I2C_Master_ADD10+0x26>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d108      	bne.n	80052f0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00c      	beq.n	8005300 <I2C_Master_ADD10+0x48>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d007      	beq.n	8005300 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052fe:	605a      	str	r2, [r3, #4]
  }
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800530a:	b480      	push	{r7}
 800530c:	b091      	sub	sp, #68	@ 0x44
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005318:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005320:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005326:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b22      	cmp	r3, #34	@ 0x22
 8005332:	f040 8174 	bne.w	800561e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10f      	bne.n	800535e <I2C_Master_ADDR+0x54>
 800533e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005342:	2b40      	cmp	r3, #64	@ 0x40
 8005344:	d10b      	bne.n	800535e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005346:	2300      	movs	r3, #0
 8005348:	633b      	str	r3, [r7, #48]	@ 0x30
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	633b      	str	r3, [r7, #48]	@ 0x30
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	633b      	str	r3, [r7, #48]	@ 0x30
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	e16b      	b.n	8005636 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005362:	2b00      	cmp	r3, #0
 8005364:	d11d      	bne.n	80053a2 <I2C_Master_ADDR+0x98>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800536e:	d118      	bne.n	80053a2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005370:	2300      	movs	r3, #0
 8005372:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005394:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	651a      	str	r2, [r3, #80]	@ 0x50
 80053a0:	e149      	b.n	8005636 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d113      	bne.n	80053d4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ac:	2300      	movs	r3, #0
 80053ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	e120      	b.n	8005616 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d8:	b29b      	uxth	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	f040 808a 	bne.w	80054f4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80053e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80053e6:	d137      	bne.n	8005458 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053f6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005402:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005406:	d113      	bne.n	8005430 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005416:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005418:	2300      	movs	r3, #0
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	627b      	str	r3, [r7, #36]	@ 0x24
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	627b      	str	r3, [r7, #36]	@ 0x24
 800542c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542e:	e0f2      	b.n	8005616 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005430:	2300      	movs	r3, #0
 8005432:	623b      	str	r3, [r7, #32]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	623b      	str	r3, [r7, #32]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	623b      	str	r3, [r7, #32]
 8005444:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	e0de      	b.n	8005616 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545a:	2b08      	cmp	r3, #8
 800545c:	d02e      	beq.n	80054bc <I2C_Master_ADDR+0x1b2>
 800545e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005460:	2b20      	cmp	r3, #32
 8005462:	d02b      	beq.n	80054bc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005466:	2b12      	cmp	r3, #18
 8005468:	d102      	bne.n	8005470 <I2C_Master_ADDR+0x166>
 800546a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800546c:	2b01      	cmp	r3, #1
 800546e:	d125      	bne.n	80054bc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005472:	2b04      	cmp	r3, #4
 8005474:	d00e      	beq.n	8005494 <I2C_Master_ADDR+0x18a>
 8005476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005478:	2b02      	cmp	r3, #2
 800547a:	d00b      	beq.n	8005494 <I2C_Master_ADDR+0x18a>
 800547c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547e:	2b10      	cmp	r3, #16
 8005480:	d008      	beq.n	8005494 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e007      	b.n	80054a4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054a2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a4:	2300      	movs	r3, #0
 80054a6:	61fb      	str	r3, [r7, #28]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	61fb      	str	r3, [r7, #28]
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	e0ac      	b.n	8005616 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ca:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054cc:	2300      	movs	r3, #0
 80054ce:	61bb      	str	r3, [r7, #24]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	61bb      	str	r3, [r7, #24]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	61bb      	str	r3, [r7, #24]
 80054e0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	e090      	b.n	8005616 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d158      	bne.n	80055b0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80054fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005500:	2b04      	cmp	r3, #4
 8005502:	d021      	beq.n	8005548 <I2C_Master_ADDR+0x23e>
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005506:	2b02      	cmp	r3, #2
 8005508:	d01e      	beq.n	8005548 <I2C_Master_ADDR+0x23e>
 800550a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550c:	2b10      	cmp	r3, #16
 800550e:	d01b      	beq.n	8005548 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800551e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005520:	2300      	movs	r3, #0
 8005522:	617b      	str	r3, [r7, #20]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	617b      	str	r3, [r7, #20]
 8005534:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	e012      	b.n	800556e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005556:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005558:	2300      	movs	r3, #0
 800555a:	613b      	str	r3, [r7, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005578:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800557c:	d14b      	bne.n	8005616 <I2C_Master_ADDR+0x30c>
 800557e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005580:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005584:	d00b      	beq.n	800559e <I2C_Master_ADDR+0x294>
 8005586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005588:	2b01      	cmp	r3, #1
 800558a:	d008      	beq.n	800559e <I2C_Master_ADDR+0x294>
 800558c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558e:	2b08      	cmp	r3, #8
 8005590:	d005      	beq.n	800559e <I2C_Master_ADDR+0x294>
 8005592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005594:	2b10      	cmp	r3, #16
 8005596:	d002      	beq.n	800559e <I2C_Master_ADDR+0x294>
 8005598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559a:	2b20      	cmp	r3, #32
 800559c:	d13b      	bne.n	8005616 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055ac:	605a      	str	r2, [r3, #4]
 80055ae:	e032      	b.n	8005616 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80055be:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055ce:	d117      	bne.n	8005600 <I2C_Master_ADDR+0x2f6>
 80055d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80055d6:	d00b      	beq.n	80055f0 <I2C_Master_ADDR+0x2e6>
 80055d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d008      	beq.n	80055f0 <I2C_Master_ADDR+0x2e6>
 80055de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d005      	beq.n	80055f0 <I2C_Master_ADDR+0x2e6>
 80055e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e6:	2b10      	cmp	r3, #16
 80055e8:	d002      	beq.n	80055f0 <I2C_Master_ADDR+0x2e6>
 80055ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	d107      	bne.n	8005600 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055fe:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005600:	2300      	movs	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800561c:	e00b      	b.n	8005636 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800561e:	2300      	movs	r3, #0
 8005620:	60bb      	str	r3, [r7, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	60bb      	str	r3, [r7, #8]
 8005632:	68bb      	ldr	r3, [r7, #8]
}
 8005634:	e7ff      	b.n	8005636 <I2C_Master_ADDR+0x32c>
 8005636:	bf00      	nop
 8005638:	3744      	adds	r7, #68	@ 0x44
 800563a:	46bd      	mov	sp, r7
 800563c:	bc80      	pop	{r7}
 800563e:	4770      	bx	lr

08005640 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800564e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d02b      	beq.n	80056b2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565e:	781a      	ldrb	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005674:	b29b      	uxth	r3, r3
 8005676:	3b01      	subs	r3, #1
 8005678:	b29a      	uxth	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d114      	bne.n	80056b2 <I2C_SlaveTransmit_TXE+0x72>
 8005688:	7bfb      	ldrb	r3, [r7, #15]
 800568a:	2b29      	cmp	r3, #41	@ 0x29
 800568c:	d111      	bne.n	80056b2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800569c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2221      	movs	r2, #33	@ 0x21
 80056a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2228      	movs	r2, #40	@ 0x28
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f7ff f9ec 	bl	8004a8a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80056b2:	bf00      	nop
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b083      	sub	sp, #12
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d011      	beq.n	80056f0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	781a      	ldrb	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	3b01      	subs	r3, #1
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr

080056fa <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b084      	sub	sp, #16
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005708:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570e:	b29b      	uxth	r3, r3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d02c      	beq.n	800576e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691a      	ldr	r2, [r3, #16]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005730:	b29b      	uxth	r3, r3
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d114      	bne.n	800576e <I2C_SlaveReceive_RXNE+0x74>
 8005744:	7bfb      	ldrb	r3, [r7, #15]
 8005746:	2b2a      	cmp	r3, #42	@ 0x2a
 8005748:	d111      	bne.n	800576e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005758:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2222      	movs	r2, #34	@ 0x22
 800575e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2228      	movs	r2, #40	@ 0x28
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7ff f997 	bl	8004a9c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005776:	b480      	push	{r7}
 8005778:	b083      	sub	sp, #12
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005782:	b29b      	uxth	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d012      	beq.n	80057ae <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691a      	ldr	r2, [r3, #16]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr

080057b8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80057c2:	2300      	movs	r3, #0
 80057c4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80057d2:	2b28      	cmp	r3, #40	@ 0x28
 80057d4:	d125      	bne.n	8005822 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	f003 0304 	and.w	r3, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d101      	bne.n	80057f4 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80057f0:	2301      	movs	r3, #1
 80057f2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d103      	bne.n	8005806 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	81bb      	strh	r3, [r7, #12]
 8005804:	e002      	b.n	800580c <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005814:	89ba      	ldrh	r2, [r7, #12]
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff f947 	bl	8004aae <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005820:	e00e      	b.n	8005840 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005822:	2300      	movs	r3, #0
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	60bb      	str	r3, [r7, #8]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	60bb      	str	r3, [r7, #8]
 8005836:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005856:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005866:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005868:	2300      	movs	r3, #0
 800586a:	60bb      	str	r3, [r7, #8]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	60bb      	str	r3, [r7, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0201 	orr.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005894:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058a4:	d172      	bne.n	800598c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
 80058a8:	2b22      	cmp	r3, #34	@ 0x22
 80058aa:	d002      	beq.n	80058b2 <I2C_Slave_STOPF+0x6a>
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
 80058ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b0:	d135      	bne.n	800591e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d005      	beq.n	80058d6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ce:	f043 0204 	orr.w	r2, r3, #4
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7fd ff9a 	bl	8003824 <HAL_DMA_GetState>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d049      	beq.n	800598a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fa:	4a69      	ldr	r2, [pc, #420]	@ (8005aa0 <I2C_Slave_STOPF+0x258>)
 80058fc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005902:	4618      	mov	r0, r3
 8005904:	f7fd fe10 	bl	8003528 <HAL_DMA_Abort_IT>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d03d      	beq.n	800598a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005918:	4610      	mov	r0, r2
 800591a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800591c:	e035      	b.n	800598a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	b29a      	uxth	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005930:	b29b      	uxth	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d005      	beq.n	8005942 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	f043 0204 	orr.w	r2, r3, #4
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005950:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005956:	4618      	mov	r0, r3
 8005958:	f7fd ff64 	bl	8003824 <HAL_DMA_GetState>
 800595c:	4603      	mov	r3, r0
 800595e:	2b01      	cmp	r3, #1
 8005960:	d014      	beq.n	800598c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005966:	4a4e      	ldr	r2, [pc, #312]	@ (8005aa0 <I2C_Slave_STOPF+0x258>)
 8005968:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800596e:	4618      	mov	r0, r3
 8005970:	f7fd fdda 	bl	8003528 <HAL_DMA_Abort_IT>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d008      	beq.n	800598c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800597e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005984:	4610      	mov	r0, r2
 8005986:	4798      	blx	r3
 8005988:	e000      	b.n	800598c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800598a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d03e      	beq.n	8005a14 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d112      	bne.n	80059ca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	691a      	ldr	r2, [r3, #16]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b6:	1c5a      	adds	r2, r3, #1
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	3b01      	subs	r3, #1
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d4:	2b40      	cmp	r3, #64	@ 0x40
 80059d6:	d112      	bne.n	80059fe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	691a      	ldr	r2, [r3, #16]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ea:	1c5a      	adds	r2, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	3b01      	subs	r3, #1
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d005      	beq.n	8005a14 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	f043 0204 	orr.w	r2, r3, #4
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f843 	bl	8005aa8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005a22:	e039      	b.n	8005a98 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a28:	d109      	bne.n	8005a3e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2228      	movs	r2, #40	@ 0x28
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff f82f 	bl	8004a9c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b28      	cmp	r3, #40	@ 0x28
 8005a48:	d111      	bne.n	8005a6e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a15      	ldr	r2, [pc, #84]	@ (8005aa4 <I2C_Slave_STOPF+0x25c>)
 8005a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7ff f82e 	bl	8004ac8 <HAL_I2C_ListenCpltCallback>
}
 8005a6c:	e014      	b.n	8005a98 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a72:	2b22      	cmp	r3, #34	@ 0x22
 8005a74:	d002      	beq.n	8005a7c <I2C_Slave_STOPF+0x234>
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	2b22      	cmp	r3, #34	@ 0x22
 8005a7a:	d10d      	bne.n	8005a98 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2220      	movs	r2, #32
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7ff f802 	bl	8004a9c <HAL_I2C_SlaveRxCpltCallback>
}
 8005a98:	bf00      	nop
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	08006221 	.word	0x08006221
 8005aa4:	ffff0000 	.word	0xffff0000

08005aa8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005abe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005ac0:	7bbb      	ldrb	r3, [r7, #14]
 8005ac2:	2b10      	cmp	r3, #16
 8005ac4:	d002      	beq.n	8005acc <I2C_ITError+0x24>
 8005ac6:	7bbb      	ldrb	r3, [r7, #14]
 8005ac8:	2b40      	cmp	r3, #64	@ 0x40
 8005aca:	d10a      	bne.n	8005ae2 <I2C_ITError+0x3a>
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
 8005ace:	2b22      	cmp	r3, #34	@ 0x22
 8005ad0:	d107      	bne.n	8005ae2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ae0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ae2:	7bfb      	ldrb	r3, [r7, #15]
 8005ae4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005ae8:	2b28      	cmp	r3, #40	@ 0x28
 8005aea:	d107      	bne.n	8005afc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2228      	movs	r2, #40	@ 0x28
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005afa:	e015      	b.n	8005b28 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b0a:	d00a      	beq.n	8005b22 <I2C_ITError+0x7a>
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	2b60      	cmp	r3, #96	@ 0x60
 8005b10:	d007      	beq.n	8005b22 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b36:	d162      	bne.n	8005bfe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b46:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d020      	beq.n	8005b98 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b5a:	4a6a      	ldr	r2, [pc, #424]	@ (8005d04 <I2C_ITError+0x25c>)
 8005b5c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fd fce0 	bl	8003528 <HAL_DMA_Abort_IT>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f000 8089 	beq.w	8005c82 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0201 	bic.w	r2, r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b92:	4610      	mov	r0, r2
 8005b94:	4798      	blx	r3
 8005b96:	e074      	b.n	8005c82 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b9c:	4a59      	ldr	r2, [pc, #356]	@ (8005d04 <I2C_ITError+0x25c>)
 8005b9e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7fd fcbf 	bl	8003528 <HAL_DMA_Abort_IT>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d068      	beq.n	8005c82 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bba:	2b40      	cmp	r3, #64	@ 0x40
 8005bbc:	d10b      	bne.n	8005bd6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	691a      	ldr	r2, [r3, #16]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	4798      	blx	r3
 8005bfc:	e041      	b.n	8005c82 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b60      	cmp	r3, #96	@ 0x60
 8005c08:	d125      	bne.n	8005c56 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c22:	2b40      	cmp	r3, #64	@ 0x40
 8005c24:	d10b      	bne.n	8005c3e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c30:	b2d2      	uxtb	r2, r2
 8005c32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f022 0201 	bic.w	r2, r2, #1
 8005c4c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7fe ff55 	bl	8004afe <HAL_I2C_AbortCpltCallback>
 8005c54:	e015      	b.n	8005c82 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c60:	2b40      	cmp	r3, #64	@ 0x40
 8005c62:	d10b      	bne.n	8005c7c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6e:	b2d2      	uxtb	r2, r2
 8005c70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f7fe ff35 	bl	8004aec <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c86:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10e      	bne.n	8005cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d109      	bne.n	8005cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d104      	bne.n	8005cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d007      	beq.n	8005cc0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cbe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cc6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b04      	cmp	r3, #4
 8005cd2:	d113      	bne.n	8005cfc <I2C_ITError+0x254>
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	2b28      	cmp	r3, #40	@ 0x28
 8005cd8:	d110      	bne.n	8005cfc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8005d08 <I2C_ITError+0x260>)
 8005cde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fe fee6 	bl	8004ac8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005cfc:	bf00      	nop
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	08006221 	.word	0x08006221
 8005d08:	ffff0000 	.word	0xffff0000

08005d0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af02      	add	r7, sp, #8
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	4608      	mov	r0, r1
 8005d16:	4611      	mov	r1, r2
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	817b      	strh	r3, [r7, #10]
 8005d1e:	460b      	mov	r3, r1
 8005d20:	813b      	strh	r3, [r7, #8]
 8005d22:	4613      	mov	r3, r2
 8005d24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	6a3b      	ldr	r3, [r7, #32]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f000 fb14 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00d      	beq.n	8005d6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d5c:	d103      	bne.n	8005d66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d64:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e05f      	b.n	8005e2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d6a:	897b      	ldrh	r3, [r7, #10]
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	461a      	mov	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7c:	6a3a      	ldr	r2, [r7, #32]
 8005d7e:	492d      	ldr	r1, [pc, #180]	@ (8005e34 <I2C_RequestMemoryWrite+0x128>)
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 fb6f 	bl	8006464 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e04c      	b.n	8005e2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d90:	2300      	movs	r3, #0
 8005d92:	617b      	str	r3, [r7, #20]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	617b      	str	r3, [r7, #20]
 8005da4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da8:	6a39      	ldr	r1, [r7, #32]
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f000 fbfa 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00d      	beq.n	8005dd2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	d107      	bne.n	8005dce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dcc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e02b      	b.n	8005e2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dd2:	88fb      	ldrh	r3, [r7, #6]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d105      	bne.n	8005de4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dd8:	893b      	ldrh	r3, [r7, #8]
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	611a      	str	r2, [r3, #16]
 8005de2:	e021      	b.n	8005e28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005de4:	893b      	ldrh	r3, [r7, #8]
 8005de6:	0a1b      	lsrs	r3, r3, #8
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df4:	6a39      	ldr	r1, [r7, #32]
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 fbd4 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00d      	beq.n	8005e1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d107      	bne.n	8005e1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e005      	b.n	8005e2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e1e:	893b      	ldrh	r3, [r7, #8]
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3718      	adds	r7, #24
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	00010002 	.word	0x00010002

08005e38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	4608      	mov	r0, r1
 8005e42:	4611      	mov	r1, r2
 8005e44:	461a      	mov	r2, r3
 8005e46:	4603      	mov	r3, r0
 8005e48:	817b      	strh	r3, [r7, #10]
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	813b      	strh	r3, [r7, #8]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f000 fa76 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00d      	beq.n	8005ea6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e98:	d103      	bne.n	8005ea2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ea0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e0aa      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ea6:	897b      	ldrh	r3, [r7, #10]
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005eb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	6a3a      	ldr	r2, [r7, #32]
 8005eba:	4952      	ldr	r1, [pc, #328]	@ (8006004 <I2C_RequestMemoryRead+0x1cc>)
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fad1 	bl	8006464 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e097      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ecc:	2300      	movs	r3, #0
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee4:	6a39      	ldr	r1, [r7, #32]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fb5c 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00d      	beq.n	8005f0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	d107      	bne.n	8005f0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e076      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f0e:	88fb      	ldrh	r3, [r7, #6]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d105      	bne.n	8005f20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f14:	893b      	ldrh	r3, [r7, #8]
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	611a      	str	r2, [r3, #16]
 8005f1e:	e021      	b.n	8005f64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f20:	893b      	ldrh	r3, [r7, #8]
 8005f22:	0a1b      	lsrs	r3, r3, #8
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f30:	6a39      	ldr	r1, [r7, #32]
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 fb36 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00d      	beq.n	8005f5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d107      	bne.n	8005f56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e050      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f5a:	893b      	ldrh	r3, [r7, #8]
 8005f5c:	b2da      	uxtb	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f66:	6a39      	ldr	r1, [r7, #32]
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f000 fb1b 	bl	80065a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00d      	beq.n	8005f90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d107      	bne.n	8005f8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e035      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 f9df 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00d      	beq.n	8005fd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fc6:	d103      	bne.n	8005fd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e013      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fd4:	897b      	ldrh	r3, [r7, #10]
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	f043 0301 	orr.w	r3, r3, #1
 8005fdc:	b2da      	uxtb	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe6:	6a3a      	ldr	r2, [r7, #32]
 8005fe8:	4906      	ldr	r1, [pc, #24]	@ (8006004 <I2C_RequestMemoryRead+0x1cc>)
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f000 fa3a 	bl	8006464 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e000      	b.n	8005ffc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005ffa:	2300      	movs	r3, #0
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	00010002 	.word	0x00010002

08006008 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006014:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800601c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006024:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685a      	ldr	r2, [r3, #4]
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800603a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006040:	2b00      	cmp	r3, #0
 8006042:	d003      	beq.n	800604c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006048:	2200      	movs	r2, #0
 800604a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006058:	2200      	movs	r2, #0
 800605a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800605c:	7cfb      	ldrb	r3, [r7, #19]
 800605e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006062:	2b21      	cmp	r3, #33	@ 0x21
 8006064:	d007      	beq.n	8006076 <I2C_DMAXferCplt+0x6e>
 8006066:	7cfb      	ldrb	r3, [r7, #19]
 8006068:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800606c:	2b22      	cmp	r3, #34	@ 0x22
 800606e:	d131      	bne.n	80060d4 <I2C_DMAXferCplt+0xcc>
 8006070:	7cbb      	ldrb	r3, [r7, #18]
 8006072:	2b20      	cmp	r3, #32
 8006074:	d12e      	bne.n	80060d4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006084:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	2200      	movs	r2, #0
 800608a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800608c:	7cfb      	ldrb	r3, [r7, #19]
 800608e:	2b29      	cmp	r3, #41	@ 0x29
 8006090:	d10a      	bne.n	80060a8 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2221      	movs	r2, #33	@ 0x21
 8006096:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2228      	movs	r2, #40	@ 0x28
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80060a0:	6978      	ldr	r0, [r7, #20]
 80060a2:	f7fe fcf2 	bl	8004a8a <HAL_I2C_SlaveTxCpltCallback>
 80060a6:	e00c      	b.n	80060c2 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80060a8:	7cfb      	ldrb	r3, [r7, #19]
 80060aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ac:	d109      	bne.n	80060c2 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2222      	movs	r2, #34	@ 0x22
 80060b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	2228      	movs	r2, #40	@ 0x28
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80060bc:	6978      	ldr	r0, [r7, #20]
 80060be:	f7fe fced 	bl	8004a9c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80060d0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80060d2:	e06a      	b.n	80061aa <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d064      	beq.n	80061aa <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d107      	bne.n	80060fa <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060f8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006108:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006110:	d009      	beq.n	8006126 <I2C_DMAXferCplt+0x11e>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d006      	beq.n	8006126 <I2C_DMAXferCplt+0x11e>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800611e:	d002      	beq.n	8006126 <I2C_DMAXferCplt+0x11e>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2b20      	cmp	r3, #32
 8006124:	d107      	bne.n	8006136 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006134:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006144:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	685a      	ldr	r2, [r3, #4]
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006154:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2200      	movs	r2, #0
 800615a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006160:	2b00      	cmp	r3, #0
 8006162:	d003      	beq.n	800616c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8006164:	6978      	ldr	r0, [r7, #20]
 8006166:	f7fe fcc1 	bl	8004aec <HAL_I2C_ErrorCallback>
}
 800616a:	e01e      	b.n	80061aa <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b40      	cmp	r3, #64	@ 0x40
 800617e:	d10a      	bne.n	8006196 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	2200      	movs	r2, #0
 800618c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800618e:	6978      	ldr	r0, [r7, #20]
 8006190:	f7fe fca3 	bl	8004ada <HAL_I2C_MemRxCpltCallback>
}
 8006194:	e009      	b.n	80061aa <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2212      	movs	r2, #18
 80061a2:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80061a4:	6978      	ldr	r0, [r7, #20]
 80061a6:	f7fe fc67 	bl	8004a78 <HAL_I2C_MasterRxCpltCallback>
}
 80061aa:	bf00      	nop
 80061ac:	3718      	adds	r7, #24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b084      	sub	sp, #16
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061be:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061cc:	2200      	movs	r2, #0
 80061ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d003      	beq.n	80061e0 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061dc:	2200      	movs	r2, #0
 80061de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ee:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2220      	movs	r2, #32
 80061fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800620a:	f043 0210 	orr.w	r2, r3, #16
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7fe fc6a 	bl	8004aec <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006218:	bf00      	nop
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006230:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006238:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800623a:	4b4b      	ldr	r3, [pc, #300]	@ (8006368 <I2C_DMAAbort+0x148>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	08db      	lsrs	r3, r3, #3
 8006240:	4a4a      	ldr	r2, [pc, #296]	@ (800636c <I2C_DMAAbort+0x14c>)
 8006242:	fba2 2303 	umull	r2, r3, r2, r3
 8006246:	0a1a      	lsrs	r2, r3, #8
 8006248:	4613      	mov	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	00da      	lsls	r2, r3, #3
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d106      	bne.n	8006268 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625e:	f043 0220 	orr.w	r2, r3, #32
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006266:	e00a      	b.n	800627e <I2C_DMAAbort+0x5e>
    }
    count--;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	3b01      	subs	r3, #1
 800626c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800627c:	d0ea      	beq.n	8006254 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006282:	2b00      	cmp	r3, #0
 8006284:	d003      	beq.n	800628e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800628a:	2200      	movs	r2, #0
 800628c:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800629a:	2200      	movs	r2, #0
 800629c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	2200      	movs	r2, #0
 80062b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c0:	2200      	movs	r2, #0
 80062c2:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d0:	2200      	movs	r2, #0
 80062d2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0201 	bic.w	r2, r2, #1
 80062e2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b60      	cmp	r3, #96	@ 0x60
 80062ee:	d10e      	bne.n	800630e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	2220      	movs	r2, #32
 80062f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	2200      	movs	r2, #0
 8006304:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006306:	6978      	ldr	r0, [r7, #20]
 8006308:	f7fe fbf9 	bl	8004afe <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800630c:	e027      	b.n	800635e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800630e:	7cfb      	ldrb	r3, [r7, #19]
 8006310:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006314:	2b28      	cmp	r3, #40	@ 0x28
 8006316:	d117      	bne.n	8006348 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f042 0201 	orr.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006336:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2200      	movs	r2, #0
 800633c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2228      	movs	r2, #40	@ 0x28
 8006342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006346:	e007      	b.n	8006358 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	2220      	movs	r2, #32
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006358:	6978      	ldr	r0, [r7, #20]
 800635a:	f7fe fbc7 	bl	8004aec <HAL_I2C_ErrorCallback>
}
 800635e:	bf00      	nop
 8006360:	3718      	adds	r7, #24
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20000028 	.word	0x20000028
 800636c:	14f8b589 	.word	0x14f8b589

08006370 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	603b      	str	r3, [r7, #0]
 800637c:	4613      	mov	r3, r2
 800637e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006380:	e048      	b.n	8006414 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006388:	d044      	beq.n	8006414 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800638a:	f7fc fecb 	bl	8003124 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	429a      	cmp	r2, r3
 8006398:	d302      	bcc.n	80063a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d139      	bne.n	8006414 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	0c1b      	lsrs	r3, r3, #16
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d10d      	bne.n	80063c6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	43da      	mvns	r2, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4013      	ands	r3, r2
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	bf0c      	ite	eq
 80063bc:	2301      	moveq	r3, #1
 80063be:	2300      	movne	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	461a      	mov	r2, r3
 80063c4:	e00c      	b.n	80063e0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	43da      	mvns	r2, r3
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	4013      	ands	r3, r2
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	bf0c      	ite	eq
 80063d8:	2301      	moveq	r3, #1
 80063da:	2300      	movne	r3, #0
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	461a      	mov	r2, r3
 80063e0:	79fb      	ldrb	r3, [r7, #7]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d116      	bne.n	8006414 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006400:	f043 0220 	orr.w	r2, r3, #32
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e023      	b.n	800645c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	0c1b      	lsrs	r3, r3, #16
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b01      	cmp	r3, #1
 800641c:	d10d      	bne.n	800643a <I2C_WaitOnFlagUntilTimeout+0xca>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	43da      	mvns	r2, r3
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	4013      	ands	r3, r2
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	bf0c      	ite	eq
 8006430:	2301      	moveq	r3, #1
 8006432:	2300      	movne	r3, #0
 8006434:	b2db      	uxtb	r3, r3
 8006436:	461a      	mov	r2, r3
 8006438:	e00c      	b.n	8006454 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	43da      	mvns	r2, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	4013      	ands	r3, r2
 8006446:	b29b      	uxth	r3, r3
 8006448:	2b00      	cmp	r3, #0
 800644a:	bf0c      	ite	eq
 800644c:	2301      	moveq	r3, #1
 800644e:	2300      	movne	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	461a      	mov	r2, r3
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	429a      	cmp	r2, r3
 8006458:	d093      	beq.n	8006382 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3710      	adds	r7, #16
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	607a      	str	r2, [r7, #4]
 8006470:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006472:	e071      	b.n	8006558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800647e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006482:	d123      	bne.n	80064cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006492:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800649c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b8:	f043 0204 	orr.w	r2, r3, #4
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e067      	b.n	800659c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d2:	d041      	beq.n	8006558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064d4:	f7fc fe26 	bl	8003124 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d302      	bcc.n	80064ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d136      	bne.n	8006558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	0c1b      	lsrs	r3, r3, #16
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d10c      	bne.n	800650e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	43da      	mvns	r2, r3
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	4013      	ands	r3, r2
 8006500:	b29b      	uxth	r3, r3
 8006502:	2b00      	cmp	r3, #0
 8006504:	bf14      	ite	ne
 8006506:	2301      	movne	r3, #1
 8006508:	2300      	moveq	r3, #0
 800650a:	b2db      	uxtb	r3, r3
 800650c:	e00b      	b.n	8006526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	43da      	mvns	r2, r3
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	4013      	ands	r3, r2
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	bf14      	ite	ne
 8006520:	2301      	movne	r3, #1
 8006522:	2300      	moveq	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d016      	beq.n	8006558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006544:	f043 0220 	orr.w	r2, r3, #32
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e021      	b.n	800659c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	0c1b      	lsrs	r3, r3, #16
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b01      	cmp	r3, #1
 8006560:	d10c      	bne.n	800657c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	43da      	mvns	r2, r3
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	4013      	ands	r3, r2
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	bf14      	ite	ne
 8006574:	2301      	movne	r3, #1
 8006576:	2300      	moveq	r3, #0
 8006578:	b2db      	uxtb	r3, r3
 800657a:	e00b      	b.n	8006594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	43da      	mvns	r2, r3
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4013      	ands	r3, r2
 8006588:	b29b      	uxth	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	bf14      	ite	ne
 800658e:	2301      	movne	r3, #1
 8006590:	2300      	moveq	r3, #0
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	f47f af6d 	bne.w	8006474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065b0:	e034      	b.n	800661c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 f915 	bl	80067e2 <I2C_IsAcknowledgeFailed>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e034      	b.n	800662c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c8:	d028      	beq.n	800661c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ca:	f7fc fdab 	bl	8003124 <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d302      	bcc.n	80065e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d11d      	bne.n	800661c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ea:	2b80      	cmp	r3, #128	@ 0x80
 80065ec:	d016      	beq.n	800661c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2220      	movs	r2, #32
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006608:	f043 0220 	orr.w	r2, r3, #32
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e007      	b.n	800662c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006626:	2b80      	cmp	r3, #128	@ 0x80
 8006628:	d1c3      	bne.n	80065b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006640:	e034      	b.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006642:	68f8      	ldr	r0, [r7, #12]
 8006644:	f000 f8cd 	bl	80067e2 <I2C_IsAcknowledgeFailed>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e034      	b.n	80066bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006658:	d028      	beq.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800665a:	f7fc fd63 	bl	8003124 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	429a      	cmp	r2, r3
 8006668:	d302      	bcc.n	8006670 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d11d      	bne.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	f003 0304 	and.w	r3, r3, #4
 800667a:	2b04      	cmp	r3, #4
 800667c:	d016      	beq.n	80066ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006698:	f043 0220 	orr.w	r2, r3, #32
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e007      	b.n	80066bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d1c3      	bne.n	8006642 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066cc:	2300      	movs	r3, #0
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80066d0:	4b13      	ldr	r3, [pc, #76]	@ (8006720 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	08db      	lsrs	r3, r3, #3
 80066d6:	4a13      	ldr	r2, [pc, #76]	@ (8006724 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80066d8:	fba2 2303 	umull	r2, r3, r2, r3
 80066dc:	0a1a      	lsrs	r2, r3, #8
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	3b01      	subs	r3, #1
 80066ea:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d107      	bne.n	8006702 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	f043 0220 	orr.w	r2, r3, #32
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e008      	b.n	8006714 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800670c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006710:	d0e9      	beq.n	80066e6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3714      	adds	r7, #20
 8006718:	46bd      	mov	sp, r7
 800671a:	bc80      	pop	{r7}
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	20000028 	.word	0x20000028
 8006724:	14f8b589 	.word	0x14f8b589

08006728 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006734:	e049      	b.n	80067ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b10      	cmp	r3, #16
 8006742:	d119      	bne.n	8006778 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0210 	mvn.w	r2, #16
 800674c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e030      	b.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006778:	f7fc fcd4 	bl	8003124 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	429a      	cmp	r2, r3
 8006786:	d302      	bcc.n	800678e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d11d      	bne.n	80067ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695b      	ldr	r3, [r3, #20]
 8006794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006798:	2b40      	cmp	r3, #64	@ 0x40
 800679a:	d016      	beq.n	80067ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	f043 0220 	orr.w	r2, r3, #32
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e007      	b.n	80067da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d4:	2b40      	cmp	r3, #64	@ 0x40
 80067d6:	d1ae      	bne.n	8006736 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067d8:	2300      	movs	r3, #0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3710      	adds	r7, #16
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}

080067e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b083      	sub	sp, #12
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f8:	d11b      	bne.n	8006832 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006802:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2220      	movs	r2, #32
 800680e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681e:	f043 0204 	orr.w	r2, r3, #4
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e000      	b.n	8006834 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr

0800683e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800683e:	b480      	push	{r7}
 8006840:	b083      	sub	sp, #12
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800684e:	d103      	bne.n	8006858 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006856:	e007      	b.n	8006868 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006860:	d102      	bne.n	8006868 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2208      	movs	r2, #8
 8006866:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	bc80      	pop	{r7}
 8006870:	4770      	bx	lr
	...

08006874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e272      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 8087 	beq.w	80069a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006894:	4b92      	ldr	r3, [pc, #584]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f003 030c 	and.w	r3, r3, #12
 800689c:	2b04      	cmp	r3, #4
 800689e:	d00c      	beq.n	80068ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80068a0:	4b8f      	ldr	r3, [pc, #572]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f003 030c 	and.w	r3, r3, #12
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d112      	bne.n	80068d2 <HAL_RCC_OscConfig+0x5e>
 80068ac:	4b8c      	ldr	r3, [pc, #560]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068b8:	d10b      	bne.n	80068d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068ba:	4b89      	ldr	r3, [pc, #548]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d06c      	beq.n	80069a0 <HAL_RCC_OscConfig+0x12c>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d168      	bne.n	80069a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e24c      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068da:	d106      	bne.n	80068ea <HAL_RCC_OscConfig+0x76>
 80068dc:	4b80      	ldr	r3, [pc, #512]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a7f      	ldr	r2, [pc, #508]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e6:	6013      	str	r3, [r2, #0]
 80068e8:	e02e      	b.n	8006948 <HAL_RCC_OscConfig+0xd4>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d10c      	bne.n	800690c <HAL_RCC_OscConfig+0x98>
 80068f2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a7a      	ldr	r2, [pc, #488]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80068f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	4b78      	ldr	r3, [pc, #480]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a77      	ldr	r2, [pc, #476]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006904:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006908:	6013      	str	r3, [r2, #0]
 800690a:	e01d      	b.n	8006948 <HAL_RCC_OscConfig+0xd4>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006914:	d10c      	bne.n	8006930 <HAL_RCC_OscConfig+0xbc>
 8006916:	4b72      	ldr	r3, [pc, #456]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a71      	ldr	r2, [pc, #452]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 800691c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006920:	6013      	str	r3, [r2, #0]
 8006922:	4b6f      	ldr	r3, [pc, #444]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a6e      	ldr	r2, [pc, #440]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800692c:	6013      	str	r3, [r2, #0]
 800692e:	e00b      	b.n	8006948 <HAL_RCC_OscConfig+0xd4>
 8006930:	4b6b      	ldr	r3, [pc, #428]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a6a      	ldr	r2, [pc, #424]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800693a:	6013      	str	r3, [r2, #0]
 800693c:	4b68      	ldr	r3, [pc, #416]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a67      	ldr	r2, [pc, #412]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006946:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d013      	beq.n	8006978 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006950:	f7fc fbe8 	bl	8003124 <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006958:	f7fc fbe4 	bl	8003124 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b64      	cmp	r3, #100	@ 0x64
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e200      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800696a:	4b5d      	ldr	r3, [pc, #372]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d0f0      	beq.n	8006958 <HAL_RCC_OscConfig+0xe4>
 8006976:	e014      	b.n	80069a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006978:	f7fc fbd4 	bl	8003124 <HAL_GetTick>
 800697c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006980:	f7fc fbd0 	bl	8003124 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b64      	cmp	r3, #100	@ 0x64
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e1ec      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006992:	4b53      	ldr	r3, [pc, #332]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1f0      	bne.n	8006980 <HAL_RCC_OscConfig+0x10c>
 800699e:	e000      	b.n	80069a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d063      	beq.n	8006a76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069ae:	4b4c      	ldr	r3, [pc, #304]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f003 030c 	and.w	r3, r3, #12
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00b      	beq.n	80069d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80069ba:	4b49      	ldr	r3, [pc, #292]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f003 030c 	and.w	r3, r3, #12
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	d11c      	bne.n	8006a00 <HAL_RCC_OscConfig+0x18c>
 80069c6:	4b46      	ldr	r3, [pc, #280]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d116      	bne.n	8006a00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069d2:	4b43      	ldr	r3, [pc, #268]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d005      	beq.n	80069ea <HAL_RCC_OscConfig+0x176>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d001      	beq.n	80069ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e1c0      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069ea:	4b3d      	ldr	r3, [pc, #244]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	4939      	ldr	r1, [pc, #228]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069fe:	e03a      	b.n	8006a76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d020      	beq.n	8006a4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a08:	4b36      	ldr	r3, [pc, #216]	@ (8006ae4 <HAL_RCC_OscConfig+0x270>)
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a0e:	f7fc fb89 	bl	8003124 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a14:	e008      	b.n	8006a28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a16:	f7fc fb85 	bl	8003124 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e1a1      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a28:	4b2d      	ldr	r3, [pc, #180]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0f0      	beq.n	8006a16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a34:	4b2a      	ldr	r3, [pc, #168]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	00db      	lsls	r3, r3, #3
 8006a42:	4927      	ldr	r1, [pc, #156]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	600b      	str	r3, [r1, #0]
 8006a48:	e015      	b.n	8006a76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a4a:	4b26      	ldr	r3, [pc, #152]	@ (8006ae4 <HAL_RCC_OscConfig+0x270>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a50:	f7fc fb68 	bl	8003124 <HAL_GetTick>
 8006a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a56:	e008      	b.n	8006a6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a58:	f7fc fb64 	bl	8003124 <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e180      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1f0      	bne.n	8006a58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0308 	and.w	r3, r3, #8
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d03a      	beq.n	8006af8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d019      	beq.n	8006abe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a8a:	4b17      	ldr	r3, [pc, #92]	@ (8006ae8 <HAL_RCC_OscConfig+0x274>)
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a90:	f7fc fb48 	bl	8003124 <HAL_GetTick>
 8006a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a96:	e008      	b.n	8006aaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a98:	f7fc fb44 	bl	8003124 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d901      	bls.n	8006aaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e160      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <HAL_RCC_OscConfig+0x26c>)
 8006aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d0f0      	beq.n	8006a98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006ab6:	2001      	movs	r0, #1
 8006ab8:	f000 face 	bl	8007058 <RCC_Delay>
 8006abc:	e01c      	b.n	8006af8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006abe:	4b0a      	ldr	r3, [pc, #40]	@ (8006ae8 <HAL_RCC_OscConfig+0x274>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ac4:	f7fc fb2e 	bl	8003124 <HAL_GetTick>
 8006ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006aca:	e00f      	b.n	8006aec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006acc:	f7fc fb2a 	bl	8003124 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d908      	bls.n	8006aec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e146      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
 8006ade:	bf00      	nop
 8006ae0:	40021000 	.word	0x40021000
 8006ae4:	42420000 	.word	0x42420000
 8006ae8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006aec:	4b92      	ldr	r3, [pc, #584]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e9      	bne.n	8006acc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0304 	and.w	r3, r3, #4
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 80a6 	beq.w	8006c52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b06:	2300      	movs	r3, #0
 8006b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b0a:	4b8b      	ldr	r3, [pc, #556]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10d      	bne.n	8006b32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b16:	4b88      	ldr	r3, [pc, #544]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	4a87      	ldr	r2, [pc, #540]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b20:	61d3      	str	r3, [r2, #28]
 8006b22:	4b85      	ldr	r3, [pc, #532]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b2a:	60bb      	str	r3, [r7, #8]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b32:	4b82      	ldr	r3, [pc, #520]	@ (8006d3c <HAL_RCC_OscConfig+0x4c8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d118      	bne.n	8006b70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b3e:	4b7f      	ldr	r3, [pc, #508]	@ (8006d3c <HAL_RCC_OscConfig+0x4c8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a7e      	ldr	r2, [pc, #504]	@ (8006d3c <HAL_RCC_OscConfig+0x4c8>)
 8006b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b4a:	f7fc faeb 	bl	8003124 <HAL_GetTick>
 8006b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b50:	e008      	b.n	8006b64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b52:	f7fc fae7 	bl	8003124 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b64      	cmp	r3, #100	@ 0x64
 8006b5e:	d901      	bls.n	8006b64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e103      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b64:	4b75      	ldr	r3, [pc, #468]	@ (8006d3c <HAL_RCC_OscConfig+0x4c8>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0f0      	beq.n	8006b52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d106      	bne.n	8006b86 <HAL_RCC_OscConfig+0x312>
 8006b78:	4b6f      	ldr	r3, [pc, #444]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	4a6e      	ldr	r2, [pc, #440]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b7e:	f043 0301 	orr.w	r3, r3, #1
 8006b82:	6213      	str	r3, [r2, #32]
 8006b84:	e02d      	b.n	8006be2 <HAL_RCC_OscConfig+0x36e>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10c      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x334>
 8006b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b90:	6a1b      	ldr	r3, [r3, #32]
 8006b92:	4a69      	ldr	r2, [pc, #420]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b94:	f023 0301 	bic.w	r3, r3, #1
 8006b98:	6213      	str	r3, [r2, #32]
 8006b9a:	4b67      	ldr	r3, [pc, #412]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	4a66      	ldr	r2, [pc, #408]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006ba0:	f023 0304 	bic.w	r3, r3, #4
 8006ba4:	6213      	str	r3, [r2, #32]
 8006ba6:	e01c      	b.n	8006be2 <HAL_RCC_OscConfig+0x36e>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	2b05      	cmp	r3, #5
 8006bae:	d10c      	bne.n	8006bca <HAL_RCC_OscConfig+0x356>
 8006bb0:	4b61      	ldr	r3, [pc, #388]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	4a60      	ldr	r2, [pc, #384]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bb6:	f043 0304 	orr.w	r3, r3, #4
 8006bba:	6213      	str	r3, [r2, #32]
 8006bbc:	4b5e      	ldr	r3, [pc, #376]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	4a5d      	ldr	r2, [pc, #372]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bc2:	f043 0301 	orr.w	r3, r3, #1
 8006bc6:	6213      	str	r3, [r2, #32]
 8006bc8:	e00b      	b.n	8006be2 <HAL_RCC_OscConfig+0x36e>
 8006bca:	4b5b      	ldr	r3, [pc, #364]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	4a5a      	ldr	r2, [pc, #360]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bd0:	f023 0301 	bic.w	r3, r3, #1
 8006bd4:	6213      	str	r3, [r2, #32]
 8006bd6:	4b58      	ldr	r3, [pc, #352]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	4a57      	ldr	r2, [pc, #348]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006bdc:	f023 0304 	bic.w	r3, r3, #4
 8006be0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d015      	beq.n	8006c16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bea:	f7fc fa9b 	bl	8003124 <HAL_GetTick>
 8006bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bf0:	e00a      	b.n	8006c08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf2:	f7fc fa97 	bl	8003124 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d901      	bls.n	8006c08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e0b1      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c08:	4b4b      	ldr	r3, [pc, #300]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c0a:	6a1b      	ldr	r3, [r3, #32]
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d0ee      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x37e>
 8006c14:	e014      	b.n	8006c40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c16:	f7fc fa85 	bl	8003124 <HAL_GetTick>
 8006c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c1c:	e00a      	b.n	8006c34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c1e:	f7fc fa81 	bl	8003124 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e09b      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c34:	4b40      	ldr	r3, [pc, #256]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c36:	6a1b      	ldr	r3, [r3, #32]
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1ee      	bne.n	8006c1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006c40:	7dfb      	ldrb	r3, [r7, #23]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d105      	bne.n	8006c52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c46:	4b3c      	ldr	r3, [pc, #240]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	4a3b      	ldr	r2, [pc, #236]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f000 8087 	beq.w	8006d6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c5c:	4b36      	ldr	r3, [pc, #216]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f003 030c 	and.w	r3, r3, #12
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d061      	beq.n	8006d2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d146      	bne.n	8006cfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c70:	4b33      	ldr	r3, [pc, #204]	@ (8006d40 <HAL_RCC_OscConfig+0x4cc>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c76:	f7fc fa55 	bl	8003124 <HAL_GetTick>
 8006c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c7c:	e008      	b.n	8006c90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c7e:	f7fc fa51 	bl	8003124 <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d901      	bls.n	8006c90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e06d      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c90:	4b29      	ldr	r3, [pc, #164]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1f0      	bne.n	8006c7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ca4:	d108      	bne.n	8006cb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006ca6:	4b24      	ldr	r3, [pc, #144]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	4921      	ldr	r1, [pc, #132]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6a19      	ldr	r1, [r3, #32]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc8:	430b      	orrs	r3, r1
 8006cca:	491b      	ldr	r1, [pc, #108]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d40 <HAL_RCC_OscConfig+0x4cc>)
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cd6:	f7fc fa25 	bl	8003124 <HAL_GetTick>
 8006cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cdc:	e008      	b.n	8006cf0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cde:	f7fc fa21 	bl	8003124 <HAL_GetTick>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d901      	bls.n	8006cf0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e03d      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cf0:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d0f0      	beq.n	8006cde <HAL_RCC_OscConfig+0x46a>
 8006cfc:	e035      	b.n	8006d6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cfe:	4b10      	ldr	r3, [pc, #64]	@ (8006d40 <HAL_RCC_OscConfig+0x4cc>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d04:	f7fc fa0e 	bl	8003124 <HAL_GetTick>
 8006d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d0a:	e008      	b.n	8006d1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d0c:	f7fc fa0a 	bl	8003124 <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d901      	bls.n	8006d1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e026      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d1e:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <HAL_RCC_OscConfig+0x4c4>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1f0      	bne.n	8006d0c <HAL_RCC_OscConfig+0x498>
 8006d2a:	e01e      	b.n	8006d6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d107      	bne.n	8006d44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e019      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
 8006d38:	40021000 	.word	0x40021000
 8006d3c:	40007000 	.word	0x40007000
 8006d40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006d44:	4b0b      	ldr	r3, [pc, #44]	@ (8006d74 <HAL_RCC_OscConfig+0x500>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d106      	bne.n	8006d66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d001      	beq.n	8006d6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e000      	b.n	8006d6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	40021000 	.word	0x40021000

08006d78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e0d0      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d8c:	4b6a      	ldr	r3, [pc, #424]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0307 	and.w	r3, r3, #7
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d910      	bls.n	8006dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d9a:	4b67      	ldr	r3, [pc, #412]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f023 0207 	bic.w	r2, r3, #7
 8006da2:	4965      	ldr	r1, [pc, #404]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006daa:	4b63      	ldr	r3, [pc, #396]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0307 	and.w	r3, r3, #7
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d001      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e0b8      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d020      	beq.n	8006e0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d005      	beq.n	8006de0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006dd4:	4b59      	ldr	r3, [pc, #356]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	4a58      	ldr	r2, [pc, #352]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006dda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006dde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d005      	beq.n	8006df8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dec:	4b53      	ldr	r3, [pc, #332]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	4a52      	ldr	r2, [pc, #328]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006df2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006df6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006df8:	4b50      	ldr	r3, [pc, #320]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	494d      	ldr	r1, [pc, #308]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d040      	beq.n	8006e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d107      	bne.n	8006e2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e1e:	4b47      	ldr	r3, [pc, #284]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d115      	bne.n	8006e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e07f      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d107      	bne.n	8006e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e36:	4b41      	ldr	r3, [pc, #260]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d109      	bne.n	8006e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e073      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e46:	4b3d      	ldr	r3, [pc, #244]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e06b      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e56:	4b39      	ldr	r3, [pc, #228]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	f023 0203 	bic.w	r2, r3, #3
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	4936      	ldr	r1, [pc, #216]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e68:	f7fc f95c 	bl	8003124 <HAL_GetTick>
 8006e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e6e:	e00a      	b.n	8006e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e70:	f7fc f958 	bl	8003124 <HAL_GetTick>
 8006e74:	4602      	mov	r2, r0
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d901      	bls.n	8006e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e053      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e86:	4b2d      	ldr	r3, [pc, #180]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f003 020c 	and.w	r2, r3, #12
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d1eb      	bne.n	8006e70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e98:	4b27      	ldr	r3, [pc, #156]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0307 	and.w	r3, r3, #7
 8006ea0:	683a      	ldr	r2, [r7, #0]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d210      	bcs.n	8006ec8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ea6:	4b24      	ldr	r3, [pc, #144]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f023 0207 	bic.w	r2, r3, #7
 8006eae:	4922      	ldr	r1, [pc, #136]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eb6:	4b20      	ldr	r3, [pc, #128]	@ (8006f38 <HAL_RCC_ClockConfig+0x1c0>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d001      	beq.n	8006ec8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e032      	b.n	8006f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d008      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ed4:	4b19      	ldr	r3, [pc, #100]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	4916      	ldr	r1, [pc, #88]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d009      	beq.n	8006f06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ef2:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	00db      	lsls	r3, r3, #3
 8006f00:	490e      	ldr	r1, [pc, #56]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f06:	f000 f821 	bl	8006f4c <HAL_RCC_GetSysClockFreq>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f3c <HAL_RCC_ClockConfig+0x1c4>)
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	091b      	lsrs	r3, r3, #4
 8006f12:	f003 030f 	and.w	r3, r3, #15
 8006f16:	490a      	ldr	r1, [pc, #40]	@ (8006f40 <HAL_RCC_ClockConfig+0x1c8>)
 8006f18:	5ccb      	ldrb	r3, [r1, r3]
 8006f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1e:	4a09      	ldr	r2, [pc, #36]	@ (8006f44 <HAL_RCC_ClockConfig+0x1cc>)
 8006f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006f22:	4b09      	ldr	r3, [pc, #36]	@ (8006f48 <HAL_RCC_ClockConfig+0x1d0>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7fc f8ba 	bl	80030a0 <HAL_InitTick>

  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	40022000 	.word	0x40022000
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	0800d618 	.word	0x0800d618
 8006f44:	20000028 	.word	0x20000028
 8006f48:	2000002c 	.word	0x2000002c

08006f4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
 8006f56:	2300      	movs	r3, #0
 8006f58:	60bb      	str	r3, [r7, #8]
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	617b      	str	r3, [r7, #20]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006f62:	2300      	movs	r3, #0
 8006f64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006f66:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 030c 	and.w	r3, r3, #12
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d002      	beq.n	8006f7c <HAL_RCC_GetSysClockFreq+0x30>
 8006f76:	2b08      	cmp	r3, #8
 8006f78:	d003      	beq.n	8006f82 <HAL_RCC_GetSysClockFreq+0x36>
 8006f7a:	e027      	b.n	8006fcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006f7c:	4b19      	ldr	r3, [pc, #100]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f7e:	613b      	str	r3, [r7, #16]
      break;
 8006f80:	e027      	b.n	8006fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	0c9b      	lsrs	r3, r3, #18
 8006f86:	f003 030f 	and.w	r3, r3, #15
 8006f8a:	4a17      	ldr	r2, [pc, #92]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006f8c:	5cd3      	ldrb	r3, [r2, r3]
 8006f8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d010      	beq.n	8006fbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006f9a:	4b11      	ldr	r3, [pc, #68]	@ (8006fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	0c5b      	lsrs	r3, r3, #17
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	4a11      	ldr	r2, [pc, #68]	@ (8006fec <HAL_RCC_GetSysClockFreq+0xa0>)
 8006fa6:	5cd3      	ldrb	r3, [r2, r3]
 8006fa8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a0d      	ldr	r2, [pc, #52]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8006fae:	fb03 f202 	mul.w	r2, r3, r2
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	e004      	b.n	8006fc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006fc0:	fb02 f303 	mul.w	r3, r2, r3
 8006fc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	613b      	str	r3, [r7, #16]
      break;
 8006fca:	e002      	b.n	8006fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006fcc:	4b05      	ldr	r3, [pc, #20]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8006fce:	613b      	str	r3, [r7, #16]
      break;
 8006fd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fd2:	693b      	ldr	r3, [r7, #16]
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	371c      	adds	r7, #28
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bc80      	pop	{r7}
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	40021000 	.word	0x40021000
 8006fe4:	007a1200 	.word	0x007a1200
 8006fe8:	0800d630 	.word	0x0800d630
 8006fec:	0800d640 	.word	0x0800d640
 8006ff0:	003d0900 	.word	0x003d0900

08006ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ff8:	4b02      	ldr	r3, [pc, #8]	@ (8007004 <HAL_RCC_GetHCLKFreq+0x10>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bc80      	pop	{r7}
 8007002:	4770      	bx	lr
 8007004:	20000028 	.word	0x20000028

08007008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800700c:	f7ff fff2 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8007010:	4602      	mov	r2, r0
 8007012:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	0a1b      	lsrs	r3, r3, #8
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	4903      	ldr	r1, [pc, #12]	@ (800702c <HAL_RCC_GetPCLK1Freq+0x24>)
 800701e:	5ccb      	ldrb	r3, [r1, r3]
 8007020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007024:	4618      	mov	r0, r3
 8007026:	bd80      	pop	{r7, pc}
 8007028:	40021000 	.word	0x40021000
 800702c:	0800d628 	.word	0x0800d628

08007030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007034:	f7ff ffde 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8007038:	4602      	mov	r2, r0
 800703a:	4b05      	ldr	r3, [pc, #20]	@ (8007050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	0adb      	lsrs	r3, r3, #11
 8007040:	f003 0307 	and.w	r3, r3, #7
 8007044:	4903      	ldr	r1, [pc, #12]	@ (8007054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007046:	5ccb      	ldrb	r3, [r1, r3]
 8007048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800704c:	4618      	mov	r0, r3
 800704e:	bd80      	pop	{r7, pc}
 8007050:	40021000 	.word	0x40021000
 8007054:	0800d628 	.word	0x0800d628

08007058 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007060:	4b0a      	ldr	r3, [pc, #40]	@ (800708c <RCC_Delay+0x34>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a0a      	ldr	r2, [pc, #40]	@ (8007090 <RCC_Delay+0x38>)
 8007066:	fba2 2303 	umull	r2, r3, r2, r3
 800706a:	0a5b      	lsrs	r3, r3, #9
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007074:	bf00      	nop
  }
  while (Delay --);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	1e5a      	subs	r2, r3, #1
 800707a:	60fa      	str	r2, [r7, #12]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d1f9      	bne.n	8007074 <RCC_Delay+0x1c>
}
 8007080:	bf00      	nop
 8007082:	bf00      	nop
 8007084:	3714      	adds	r7, #20
 8007086:	46bd      	mov	sp, r7
 8007088:	bc80      	pop	{r7}
 800708a:	4770      	bx	lr
 800708c:	20000028 	.word	0x20000028
 8007090:	10624dd3 	.word	0x10624dd3

08007094 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d101      	bne.n	80070a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e041      	b.n	800712a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d106      	bne.n	80070c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7fb ff08 	bl	8002ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2202      	movs	r2, #2
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	3304      	adds	r3, #4
 80070d0:	4619      	mov	r1, r3
 80070d2:	4610      	mov	r0, r2
 80070d4:	f000 fa74 	bl	80075c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3708      	adds	r7, #8
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
	...

08007134 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007142:	b2db      	uxtb	r3, r3
 8007144:	2b01      	cmp	r3, #1
 8007146:	d001      	beq.n	800714c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e03a      	b.n	80071c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68da      	ldr	r2, [r3, #12]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f042 0201 	orr.w	r2, r2, #1
 8007162:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a18      	ldr	r2, [pc, #96]	@ (80071cc <HAL_TIM_Base_Start_IT+0x98>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d00e      	beq.n	800718c <HAL_TIM_Base_Start_IT+0x58>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007176:	d009      	beq.n	800718c <HAL_TIM_Base_Start_IT+0x58>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a14      	ldr	r2, [pc, #80]	@ (80071d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d004      	beq.n	800718c <HAL_TIM_Base_Start_IT+0x58>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a13      	ldr	r2, [pc, #76]	@ (80071d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d111      	bne.n	80071b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2b06      	cmp	r3, #6
 800719c:	d010      	beq.n	80071c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f042 0201 	orr.w	r2, r2, #1
 80071ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ae:	e007      	b.n	80071c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f042 0201 	orr.w	r2, r2, #1
 80071be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3714      	adds	r7, #20
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bc80      	pop	{r7}
 80071ca:	4770      	bx	lr
 80071cc:	40012c00 	.word	0x40012c00
 80071d0:	40000400 	.word	0x40000400
 80071d4:	40000800 	.word	0x40000800

080071d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	f003 0302 	and.w	r3, r3, #2
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d122      	bne.n	8007234 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f003 0302 	and.w	r3, r3, #2
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d11b      	bne.n	8007234 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f06f 0202 	mvn.w	r2, #2
 8007204:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	f003 0303 	and.w	r3, r3, #3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f9b4 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 8007220:	e005      	b.n	800722e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f9a7 	bl	8007576 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f9b6 	bl	800759a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f003 0304 	and.w	r3, r3, #4
 800723e:	2b04      	cmp	r3, #4
 8007240:	d122      	bne.n	8007288 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f003 0304 	and.w	r3, r3, #4
 800724c:	2b04      	cmp	r3, #4
 800724e:	d11b      	bne.n	8007288 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0204 	mvn.w	r2, #4
 8007258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2202      	movs	r2, #2
 800725e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800726a:	2b00      	cmp	r3, #0
 800726c:	d003      	beq.n	8007276 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f98a 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 8007274:	e005      	b.n	8007282 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f97d 	bl	8007576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f98c 	bl	800759a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	f003 0308 	and.w	r3, r3, #8
 8007292:	2b08      	cmp	r3, #8
 8007294:	d122      	bne.n	80072dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f003 0308 	and.w	r3, r3, #8
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d11b      	bne.n	80072dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f06f 0208 	mvn.w	r2, #8
 80072ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2204      	movs	r2, #4
 80072b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	f003 0303 	and.w	r3, r3, #3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f960 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 80072c8:	e005      	b.n	80072d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f953 	bl	8007576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f962 	bl	800759a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	f003 0310 	and.w	r3, r3, #16
 80072e6:	2b10      	cmp	r3, #16
 80072e8:	d122      	bne.n	8007330 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f003 0310 	and.w	r3, r3, #16
 80072f4:	2b10      	cmp	r3, #16
 80072f6:	d11b      	bne.n	8007330 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f06f 0210 	mvn.w	r2, #16
 8007300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2208      	movs	r2, #8
 8007306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	69db      	ldr	r3, [r3, #28]
 800730e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f936 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 800731c:	e005      	b.n	800732a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f929 	bl	8007576 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f938 	bl	800759a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b01      	cmp	r3, #1
 800733c:	d10e      	bne.n	800735c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f003 0301 	and.w	r3, r3, #1
 8007348:	2b01      	cmp	r3, #1
 800734a:	d107      	bne.n	800735c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f06f 0201 	mvn.w	r2, #1
 8007354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7fa f8b0 	bl	80014bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007366:	2b80      	cmp	r3, #128	@ 0x80
 8007368:	d10e      	bne.n	8007388 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007374:	2b80      	cmp	r3, #128	@ 0x80
 8007376:	d107      	bne.n	8007388 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fa7b 	bl	800787e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007392:	2b40      	cmp	r3, #64	@ 0x40
 8007394:	d10e      	bne.n	80073b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a0:	2b40      	cmp	r3, #64	@ 0x40
 80073a2:	d107      	bne.n	80073b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f8fc 	bl	80075ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b20      	cmp	r3, #32
 80073c0:	d10e      	bne.n	80073e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f003 0320 	and.w	r3, r3, #32
 80073cc:	2b20      	cmp	r3, #32
 80073ce:	d107      	bne.n	80073e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f06f 0220 	mvn.w	r2, #32
 80073d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 fa46 	bl	800786c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073e0:	bf00      	nop
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073f2:	2300      	movs	r3, #0
 80073f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d101      	bne.n	8007404 <HAL_TIM_ConfigClockSource+0x1c>
 8007400:	2302      	movs	r3, #2
 8007402:	e0b4      	b.n	800756e <HAL_TIM_ConfigClockSource+0x186>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2202      	movs	r2, #2
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007422:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800742a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800743c:	d03e      	beq.n	80074bc <HAL_TIM_ConfigClockSource+0xd4>
 800743e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007442:	f200 8087 	bhi.w	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 8007446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744a:	f000 8086 	beq.w	800755a <HAL_TIM_ConfigClockSource+0x172>
 800744e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007452:	d87f      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 8007454:	2b70      	cmp	r3, #112	@ 0x70
 8007456:	d01a      	beq.n	800748e <HAL_TIM_ConfigClockSource+0xa6>
 8007458:	2b70      	cmp	r3, #112	@ 0x70
 800745a:	d87b      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 800745c:	2b60      	cmp	r3, #96	@ 0x60
 800745e:	d050      	beq.n	8007502 <HAL_TIM_ConfigClockSource+0x11a>
 8007460:	2b60      	cmp	r3, #96	@ 0x60
 8007462:	d877      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 8007464:	2b50      	cmp	r3, #80	@ 0x50
 8007466:	d03c      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0xfa>
 8007468:	2b50      	cmp	r3, #80	@ 0x50
 800746a:	d873      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 800746c:	2b40      	cmp	r3, #64	@ 0x40
 800746e:	d058      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x13a>
 8007470:	2b40      	cmp	r3, #64	@ 0x40
 8007472:	d86f      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 8007474:	2b30      	cmp	r3, #48	@ 0x30
 8007476:	d064      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0x15a>
 8007478:	2b30      	cmp	r3, #48	@ 0x30
 800747a:	d86b      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 800747c:	2b20      	cmp	r3, #32
 800747e:	d060      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0x15a>
 8007480:	2b20      	cmp	r3, #32
 8007482:	d867      	bhi.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
 8007484:	2b00      	cmp	r3, #0
 8007486:	d05c      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0x15a>
 8007488:	2b10      	cmp	r3, #16
 800748a:	d05a      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0x15a>
 800748c:	e062      	b.n	8007554 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800749e:	f000 f968 	bl	8007772 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80074b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68ba      	ldr	r2, [r7, #8]
 80074b8:	609a      	str	r2, [r3, #8]
      break;
 80074ba:	e04f      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074cc:	f000 f951 	bl	8007772 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689a      	ldr	r2, [r3, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074de:	609a      	str	r2, [r3, #8]
      break;
 80074e0:	e03c      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ee:	461a      	mov	r2, r3
 80074f0:	f000 f8c8 	bl	8007684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2150      	movs	r1, #80	@ 0x50
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 f91f 	bl	800773e <TIM_ITRx_SetConfig>
      break;
 8007500:	e02c      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800750e:	461a      	mov	r2, r3
 8007510:	f000 f8e6 	bl	80076e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2160      	movs	r1, #96	@ 0x60
 800751a:	4618      	mov	r0, r3
 800751c:	f000 f90f 	bl	800773e <TIM_ITRx_SetConfig>
      break;
 8007520:	e01c      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800752e:	461a      	mov	r2, r3
 8007530:	f000 f8a8 	bl	8007684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2140      	movs	r1, #64	@ 0x40
 800753a:	4618      	mov	r0, r3
 800753c:	f000 f8ff 	bl	800773e <TIM_ITRx_SetConfig>
      break;
 8007540:	e00c      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4619      	mov	r1, r3
 800754c:	4610      	mov	r0, r2
 800754e:	f000 f8f6 	bl	800773e <TIM_ITRx_SetConfig>
      break;
 8007552:	e003      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	73fb      	strb	r3, [r7, #15]
      break;
 8007558:	e000      	b.n	800755c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800755a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800756c:	7bfb      	ldrb	r3, [r7, #15]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007576:	b480      	push	{r7}
 8007578:	b083      	sub	sp, #12
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	bc80      	pop	{r7}
 8007586:	4770      	bx	lr

08007588 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	bc80      	pop	{r7}
 8007598:	4770      	bx	lr

0800759a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800759a:	b480      	push	{r7}
 800759c:	b083      	sub	sp, #12
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075a2:	bf00      	nop
 80075a4:	370c      	adds	r7, #12
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bc80      	pop	{r7}
 80075aa:	4770      	bx	lr

080075ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bc80      	pop	{r7}
 80075bc:	4770      	bx	lr
	...

080075c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b085      	sub	sp, #20
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a29      	ldr	r2, [pc, #164]	@ (8007678 <TIM_Base_SetConfig+0xb8>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d00b      	beq.n	80075f0 <TIM_Base_SetConfig+0x30>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075de:	d007      	beq.n	80075f0 <TIM_Base_SetConfig+0x30>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a26      	ldr	r2, [pc, #152]	@ (800767c <TIM_Base_SetConfig+0xbc>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d003      	beq.n	80075f0 <TIM_Base_SetConfig+0x30>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a25      	ldr	r2, [pc, #148]	@ (8007680 <TIM_Base_SetConfig+0xc0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d108      	bne.n	8007602 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a1c      	ldr	r2, [pc, #112]	@ (8007678 <TIM_Base_SetConfig+0xb8>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d00b      	beq.n	8007622 <TIM_Base_SetConfig+0x62>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007610:	d007      	beq.n	8007622 <TIM_Base_SetConfig+0x62>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a19      	ldr	r2, [pc, #100]	@ (800767c <TIM_Base_SetConfig+0xbc>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d003      	beq.n	8007622 <TIM_Base_SetConfig+0x62>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a18      	ldr	r2, [pc, #96]	@ (8007680 <TIM_Base_SetConfig+0xc0>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d108      	bne.n	8007634 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	689a      	ldr	r2, [r3, #8]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a07      	ldr	r2, [pc, #28]	@ (8007678 <TIM_Base_SetConfig+0xb8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d103      	bne.n	8007668 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	691a      	ldr	r2, [r3, #16]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	615a      	str	r2, [r3, #20]
}
 800766e:	bf00      	nop
 8007670:	3714      	adds	r7, #20
 8007672:	46bd      	mov	sp, r7
 8007674:	bc80      	pop	{r7}
 8007676:	4770      	bx	lr
 8007678:	40012c00 	.word	0x40012c00
 800767c:	40000400 	.word	0x40000400
 8007680:	40000800 	.word	0x40000800

08007684 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007684:	b480      	push	{r7}
 8007686:	b087      	sub	sp, #28
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6a1b      	ldr	r3, [r3, #32]
 8007694:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	f023 0201 	bic.w	r2, r3, #1
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80076ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	011b      	lsls	r3, r3, #4
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	f023 030a 	bic.w	r3, r3, #10
 80076c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	621a      	str	r2, [r3, #32]
}
 80076d6:	bf00      	nop
 80076d8:	371c      	adds	r7, #28
 80076da:	46bd      	mov	sp, r7
 80076dc:	bc80      	pop	{r7}
 80076de:	4770      	bx	lr

080076e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6a1b      	ldr	r3, [r3, #32]
 80076f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
 80076f6:	f023 0210 	bic.w	r2, r3, #16
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800770a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	031b      	lsls	r3, r3, #12
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	4313      	orrs	r3, r2
 8007714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800771c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	011b      	lsls	r3, r3, #4
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	4313      	orrs	r3, r2
 8007726:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	693a      	ldr	r2, [r7, #16]
 800772c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	621a      	str	r2, [r3, #32]
}
 8007734:	bf00      	nop
 8007736:	371c      	adds	r7, #28
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr

0800773e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
 8007746:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007754:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4313      	orrs	r3, r2
 800775c:	f043 0307 	orr.w	r3, r3, #7
 8007760:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	609a      	str	r2, [r3, #8]
}
 8007768:	bf00      	nop
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	bc80      	pop	{r7}
 8007770:	4770      	bx	lr

08007772 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007772:	b480      	push	{r7}
 8007774:	b087      	sub	sp, #28
 8007776:	af00      	add	r7, sp, #0
 8007778:	60f8      	str	r0, [r7, #12]
 800777a:	60b9      	str	r1, [r7, #8]
 800777c:	607a      	str	r2, [r7, #4]
 800777e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800778c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	021a      	lsls	r2, r3, #8
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	431a      	orrs	r2, r3
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	4313      	orrs	r3, r2
 800779a:	697a      	ldr	r2, [r7, #20]
 800779c:	4313      	orrs	r3, r2
 800779e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	697a      	ldr	r2, [r7, #20]
 80077a4:	609a      	str	r2, [r3, #8]
}
 80077a6:	bf00      	nop
 80077a8:	371c      	adds	r7, #28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bc80      	pop	{r7}
 80077ae:	4770      	bx	lr

080077b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e046      	b.n	8007856 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a16      	ldr	r2, [pc, #88]	@ (8007860 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d00e      	beq.n	800782a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007814:	d009      	beq.n	800782a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a12      	ldr	r2, [pc, #72]	@ (8007864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d004      	beq.n	800782a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a10      	ldr	r2, [pc, #64]	@ (8007868 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d10c      	bne.n	8007844 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007830:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	4313      	orrs	r3, r2
 800783a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68ba      	ldr	r2, [r7, #8]
 8007842:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	3714      	adds	r7, #20
 800785a:	46bd      	mov	sp, r7
 800785c:	bc80      	pop	{r7}
 800785e:	4770      	bx	lr
 8007860:	40012c00 	.word	0x40012c00
 8007864:	40000400 	.word	0x40000400
 8007868:	40000800 	.word	0x40000800

0800786c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	bc80      	pop	{r7}
 800787c:	4770      	bx	lr

0800787e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800787e:	b480      	push	{r7}
 8007880:	b083      	sub	sp, #12
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007886:	bf00      	nop
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	bc80      	pop	{r7}
 800788e:	4770      	bx	lr

08007890 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e042      	b.n	8007928 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d106      	bne.n	80078bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7fb fb6c 	bl	8002f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2224      	movs	r2, #36	@ 0x24
 80078c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80078d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f91d 	bl	8007b14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	691a      	ldr	r2, [r3, #16]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	695a      	ldr	r2, [r3, #20]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68da      	ldr	r2, [r3, #12]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007908:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2220      	movs	r2, #32
 8007914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2220      	movs	r2, #32
 800791c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3708      	adds	r7, #8
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08a      	sub	sp, #40	@ 0x28
 8007934:	af02      	add	r7, sp, #8
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	4613      	mov	r3, r2
 800793e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007940:	2300      	movs	r3, #0
 8007942:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b20      	cmp	r3, #32
 800794e:	d16d      	bne.n	8007a2c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d002      	beq.n	800795c <HAL_UART_Transmit+0x2c>
 8007956:	88fb      	ldrh	r3, [r7, #6]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e066      	b.n	8007a2e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2221      	movs	r2, #33	@ 0x21
 800796a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800796e:	f7fb fbd9 	bl	8003124 <HAL_GetTick>
 8007972:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	88fa      	ldrh	r2, [r7, #6]
 8007978:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	88fa      	ldrh	r2, [r7, #6]
 800797e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007988:	d108      	bne.n	800799c <HAL_UART_Transmit+0x6c>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d104      	bne.n	800799c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007992:	2300      	movs	r3, #0
 8007994:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	61bb      	str	r3, [r7, #24]
 800799a:	e003      	b.n	80079a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80079a0:	2300      	movs	r3, #0
 80079a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80079a4:	e02a      	b.n	80079fc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2200      	movs	r2, #0
 80079ae:	2180      	movs	r1, #128	@ 0x80
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f000 f840 	bl	8007a36 <UART_WaitOnFlagUntilTimeout>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	e036      	b.n	8007a2e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10b      	bne.n	80079de <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	881b      	ldrh	r3, [r3, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	3302      	adds	r3, #2
 80079da:	61bb      	str	r3, [r7, #24]
 80079dc:	e007      	b.n	80079ee <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	781a      	ldrb	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	3301      	adds	r3, #1
 80079ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1cf      	bne.n	80079a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2140      	movs	r1, #64	@ 0x40
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 f810 	bl	8007a36 <UART_WaitOnFlagUntilTimeout>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e006      	b.n	8007a2e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2220      	movs	r2, #32
 8007a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	e000      	b.n	8007a2e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007a2c:	2302      	movs	r3, #2
  }
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3720      	adds	r7, #32
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b090      	sub	sp, #64	@ 0x40
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	60f8      	str	r0, [r7, #12]
 8007a3e:	60b9      	str	r1, [r7, #8]
 8007a40:	603b      	str	r3, [r7, #0]
 8007a42:	4613      	mov	r3, r2
 8007a44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a46:	e050      	b.n	8007aea <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4e:	d04c      	beq.n	8007aea <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d007      	beq.n	8007a66 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a56:	f7fb fb65 	bl	8003124 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d241      	bcs.n	8007aea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	330c      	adds	r3, #12
 8007a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a78:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	330c      	adds	r3, #12
 8007a84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a86:	637a      	str	r2, [r7, #52]	@ 0x34
 8007a88:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e5      	bne.n	8007a66 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3314      	adds	r3, #20
 8007aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f023 0301 	bic.w	r3, r3, #1
 8007ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3314      	adds	r3, #20
 8007ab8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aba:	623a      	str	r2, [r7, #32]
 8007abc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abe:	69f9      	ldr	r1, [r7, #28]
 8007ac0:	6a3a      	ldr	r2, [r7, #32]
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1e5      	bne.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2220      	movs	r2, #32
 8007ad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e00f      	b.n	8007b0a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	4013      	ands	r3, r2
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	bf0c      	ite	eq
 8007afa:	2301      	moveq	r3, #1
 8007afc:	2300      	movne	r3, #0
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	461a      	mov	r2, r3
 8007b02:	79fb      	ldrb	r3, [r7, #7]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d09f      	beq.n	8007a48 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3740      	adds	r7, #64	@ 0x40
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
	...

08007b14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689a      	ldr	r2, [r3, #8]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	431a      	orrs	r2, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007b4e:	f023 030c 	bic.w	r3, r3, #12
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	6812      	ldr	r2, [r2, #0]
 8007b56:	68b9      	ldr	r1, [r7, #8]
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	695b      	ldr	r3, [r3, #20]
 8007b62:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	699a      	ldr	r2, [r3, #24]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a2c      	ldr	r2, [pc, #176]	@ (8007c28 <UART_SetConfig+0x114>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d103      	bne.n	8007b84 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007b7c:	f7ff fa58 	bl	8007030 <HAL_RCC_GetPCLK2Freq>
 8007b80:	60f8      	str	r0, [r7, #12]
 8007b82:	e002      	b.n	8007b8a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b84:	f7ff fa40 	bl	8007008 <HAL_RCC_GetPCLK1Freq>
 8007b88:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	4613      	mov	r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4413      	add	r3, r2
 8007b92:	009a      	lsls	r2, r3, #2
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba0:	4a22      	ldr	r2, [pc, #136]	@ (8007c2c <UART_SetConfig+0x118>)
 8007ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba6:	095b      	lsrs	r3, r3, #5
 8007ba8:	0119      	lsls	r1, r3, #4
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	4613      	mov	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	4413      	add	r3, r2
 8007bb2:	009a      	lsls	r2, r3, #2
 8007bb4:	441a      	add	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8007c2c <UART_SetConfig+0x118>)
 8007bc2:	fba3 0302 	umull	r0, r3, r3, r2
 8007bc6:	095b      	lsrs	r3, r3, #5
 8007bc8:	2064      	movs	r0, #100	@ 0x64
 8007bca:	fb00 f303 	mul.w	r3, r0, r3
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	011b      	lsls	r3, r3, #4
 8007bd2:	3332      	adds	r3, #50	@ 0x32
 8007bd4:	4a15      	ldr	r2, [pc, #84]	@ (8007c2c <UART_SetConfig+0x118>)
 8007bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bda:	095b      	lsrs	r3, r3, #5
 8007bdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007be0:	4419      	add	r1, r3
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	4613      	mov	r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	4413      	add	r3, r2
 8007bea:	009a      	lsls	r2, r3, #2
 8007bec:	441a      	add	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8007c2c <UART_SetConfig+0x118>)
 8007bfa:	fba3 0302 	umull	r0, r3, r3, r2
 8007bfe:	095b      	lsrs	r3, r3, #5
 8007c00:	2064      	movs	r0, #100	@ 0x64
 8007c02:	fb00 f303 	mul.w	r3, r0, r3
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	011b      	lsls	r3, r3, #4
 8007c0a:	3332      	adds	r3, #50	@ 0x32
 8007c0c:	4a07      	ldr	r2, [pc, #28]	@ (8007c2c <UART_SetConfig+0x118>)
 8007c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c12:	095b      	lsrs	r3, r3, #5
 8007c14:	f003 020f 	and.w	r2, r3, #15
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	440a      	add	r2, r1
 8007c1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007c20:	bf00      	nop
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40013800 	.word	0x40013800
 8007c2c:	51eb851f 	.word	0x51eb851f

08007c30 <__cvt>:
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c36:	461d      	mov	r5, r3
 8007c38:	bfbb      	ittet	lt
 8007c3a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007c3e:	461d      	movlt	r5, r3
 8007c40:	2300      	movge	r3, #0
 8007c42:	232d      	movlt	r3, #45	@ 0x2d
 8007c44:	b088      	sub	sp, #32
 8007c46:	4614      	mov	r4, r2
 8007c48:	bfb8      	it	lt
 8007c4a:	4614      	movlt	r4, r2
 8007c4c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c4e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007c50:	7013      	strb	r3, [r2, #0]
 8007c52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c54:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007c58:	f023 0820 	bic.w	r8, r3, #32
 8007c5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c60:	d005      	beq.n	8007c6e <__cvt+0x3e>
 8007c62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007c66:	d100      	bne.n	8007c6a <__cvt+0x3a>
 8007c68:	3601      	adds	r6, #1
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	e000      	b.n	8007c70 <__cvt+0x40>
 8007c6e:	2303      	movs	r3, #3
 8007c70:	aa07      	add	r2, sp, #28
 8007c72:	9204      	str	r2, [sp, #16]
 8007c74:	aa06      	add	r2, sp, #24
 8007c76:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007c7a:	e9cd 3600 	strd	r3, r6, [sp]
 8007c7e:	4622      	mov	r2, r4
 8007c80:	462b      	mov	r3, r5
 8007c82:	f001 f881 	bl	8008d88 <_dtoa_r>
 8007c86:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007c8a:	4607      	mov	r7, r0
 8007c8c:	d119      	bne.n	8007cc2 <__cvt+0x92>
 8007c8e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c90:	07db      	lsls	r3, r3, #31
 8007c92:	d50e      	bpl.n	8007cb2 <__cvt+0x82>
 8007c94:	eb00 0906 	add.w	r9, r0, r6
 8007c98:	2200      	movs	r2, #0
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	4629      	mov	r1, r5
 8007ca0:	f7f8 fe82 	bl	80009a8 <__aeabi_dcmpeq>
 8007ca4:	b108      	cbz	r0, 8007caa <__cvt+0x7a>
 8007ca6:	f8cd 901c 	str.w	r9, [sp, #28]
 8007caa:	2230      	movs	r2, #48	@ 0x30
 8007cac:	9b07      	ldr	r3, [sp, #28]
 8007cae:	454b      	cmp	r3, r9
 8007cb0:	d31e      	bcc.n	8007cf0 <__cvt+0xc0>
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	9b07      	ldr	r3, [sp, #28]
 8007cb6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007cb8:	1bdb      	subs	r3, r3, r7
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	b008      	add	sp, #32
 8007cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cc2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cc6:	eb00 0906 	add.w	r9, r0, r6
 8007cca:	d1e5      	bne.n	8007c98 <__cvt+0x68>
 8007ccc:	7803      	ldrb	r3, [r0, #0]
 8007cce:	2b30      	cmp	r3, #48	@ 0x30
 8007cd0:	d10a      	bne.n	8007ce8 <__cvt+0xb8>
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f7f8 fe65 	bl	80009a8 <__aeabi_dcmpeq>
 8007cde:	b918      	cbnz	r0, 8007ce8 <__cvt+0xb8>
 8007ce0:	f1c6 0601 	rsb	r6, r6, #1
 8007ce4:	f8ca 6000 	str.w	r6, [sl]
 8007ce8:	f8da 3000 	ldr.w	r3, [sl]
 8007cec:	4499      	add	r9, r3
 8007cee:	e7d3      	b.n	8007c98 <__cvt+0x68>
 8007cf0:	1c59      	adds	r1, r3, #1
 8007cf2:	9107      	str	r1, [sp, #28]
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	e7d9      	b.n	8007cac <__cvt+0x7c>

08007cf8 <__exponent>:
 8007cf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cfa:	2900      	cmp	r1, #0
 8007cfc:	bfb6      	itet	lt
 8007cfe:	232d      	movlt	r3, #45	@ 0x2d
 8007d00:	232b      	movge	r3, #43	@ 0x2b
 8007d02:	4249      	neglt	r1, r1
 8007d04:	2909      	cmp	r1, #9
 8007d06:	7002      	strb	r2, [r0, #0]
 8007d08:	7043      	strb	r3, [r0, #1]
 8007d0a:	dd29      	ble.n	8007d60 <__exponent+0x68>
 8007d0c:	f10d 0307 	add.w	r3, sp, #7
 8007d10:	461d      	mov	r5, r3
 8007d12:	270a      	movs	r7, #10
 8007d14:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d18:	461a      	mov	r2, r3
 8007d1a:	fb07 1416 	mls	r4, r7, r6, r1
 8007d1e:	3430      	adds	r4, #48	@ 0x30
 8007d20:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d24:	460c      	mov	r4, r1
 8007d26:	2c63      	cmp	r4, #99	@ 0x63
 8007d28:	4631      	mov	r1, r6
 8007d2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d2e:	dcf1      	bgt.n	8007d14 <__exponent+0x1c>
 8007d30:	3130      	adds	r1, #48	@ 0x30
 8007d32:	1e94      	subs	r4, r2, #2
 8007d34:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007d38:	4623      	mov	r3, r4
 8007d3a:	1c41      	adds	r1, r0, #1
 8007d3c:	42ab      	cmp	r3, r5
 8007d3e:	d30a      	bcc.n	8007d56 <__exponent+0x5e>
 8007d40:	f10d 0309 	add.w	r3, sp, #9
 8007d44:	1a9b      	subs	r3, r3, r2
 8007d46:	42ac      	cmp	r4, r5
 8007d48:	bf88      	it	hi
 8007d4a:	2300      	movhi	r3, #0
 8007d4c:	3302      	adds	r3, #2
 8007d4e:	4403      	add	r3, r0
 8007d50:	1a18      	subs	r0, r3, r0
 8007d52:	b003      	add	sp, #12
 8007d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d56:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d5a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007d5e:	e7ed      	b.n	8007d3c <__exponent+0x44>
 8007d60:	2330      	movs	r3, #48	@ 0x30
 8007d62:	3130      	adds	r1, #48	@ 0x30
 8007d64:	7083      	strb	r3, [r0, #2]
 8007d66:	70c1      	strb	r1, [r0, #3]
 8007d68:	1d03      	adds	r3, r0, #4
 8007d6a:	e7f1      	b.n	8007d50 <__exponent+0x58>

08007d6c <_printf_float>:
 8007d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d70:	b091      	sub	sp, #68	@ 0x44
 8007d72:	460c      	mov	r4, r1
 8007d74:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007d78:	4616      	mov	r6, r2
 8007d7a:	461f      	mov	r7, r3
 8007d7c:	4605      	mov	r5, r0
 8007d7e:	f000 fef1 	bl	8008b64 <_localeconv_r>
 8007d82:	6803      	ldr	r3, [r0, #0]
 8007d84:	4618      	mov	r0, r3
 8007d86:	9308      	str	r3, [sp, #32]
 8007d88:	f7f8 f9e2 	bl	8000150 <strlen>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d90:	f8d8 3000 	ldr.w	r3, [r8]
 8007d94:	9009      	str	r0, [sp, #36]	@ 0x24
 8007d96:	3307      	adds	r3, #7
 8007d98:	f023 0307 	bic.w	r3, r3, #7
 8007d9c:	f103 0208 	add.w	r2, r3, #8
 8007da0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007da4:	f8d4 b000 	ldr.w	fp, [r4]
 8007da8:	f8c8 2000 	str.w	r2, [r8]
 8007dac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007db0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007db4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007db6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007dba:	f04f 32ff 	mov.w	r2, #4294967295
 8007dbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007dc6:	4b9c      	ldr	r3, [pc, #624]	@ (8008038 <_printf_float+0x2cc>)
 8007dc8:	f7f8 fe20 	bl	8000a0c <__aeabi_dcmpun>
 8007dcc:	bb70      	cbnz	r0, 8007e2c <_printf_float+0xc0>
 8007dce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd6:	4b98      	ldr	r3, [pc, #608]	@ (8008038 <_printf_float+0x2cc>)
 8007dd8:	f7f8 fdfa 	bl	80009d0 <__aeabi_dcmple>
 8007ddc:	bb30      	cbnz	r0, 8007e2c <_printf_float+0xc0>
 8007dde:	2200      	movs	r2, #0
 8007de0:	2300      	movs	r3, #0
 8007de2:	4640      	mov	r0, r8
 8007de4:	4649      	mov	r1, r9
 8007de6:	f7f8 fde9 	bl	80009bc <__aeabi_dcmplt>
 8007dea:	b110      	cbz	r0, 8007df2 <_printf_float+0x86>
 8007dec:	232d      	movs	r3, #45	@ 0x2d
 8007dee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007df2:	4a92      	ldr	r2, [pc, #584]	@ (800803c <_printf_float+0x2d0>)
 8007df4:	4b92      	ldr	r3, [pc, #584]	@ (8008040 <_printf_float+0x2d4>)
 8007df6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007dfa:	bf94      	ite	ls
 8007dfc:	4690      	movls	r8, r2
 8007dfe:	4698      	movhi	r8, r3
 8007e00:	2303      	movs	r3, #3
 8007e02:	f04f 0900 	mov.w	r9, #0
 8007e06:	6123      	str	r3, [r4, #16]
 8007e08:	f02b 0304 	bic.w	r3, fp, #4
 8007e0c:	6023      	str	r3, [r4, #0]
 8007e0e:	4633      	mov	r3, r6
 8007e10:	4621      	mov	r1, r4
 8007e12:	4628      	mov	r0, r5
 8007e14:	9700      	str	r7, [sp, #0]
 8007e16:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007e18:	f000 f9d4 	bl	80081c4 <_printf_common>
 8007e1c:	3001      	adds	r0, #1
 8007e1e:	f040 8090 	bne.w	8007f42 <_printf_float+0x1d6>
 8007e22:	f04f 30ff 	mov.w	r0, #4294967295
 8007e26:	b011      	add	sp, #68	@ 0x44
 8007e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e2c:	4642      	mov	r2, r8
 8007e2e:	464b      	mov	r3, r9
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	f7f8 fdea 	bl	8000a0c <__aeabi_dcmpun>
 8007e38:	b148      	cbz	r0, 8007e4e <_printf_float+0xe2>
 8007e3a:	464b      	mov	r3, r9
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	bfb8      	it	lt
 8007e40:	232d      	movlt	r3, #45	@ 0x2d
 8007e42:	4a80      	ldr	r2, [pc, #512]	@ (8008044 <_printf_float+0x2d8>)
 8007e44:	bfb8      	it	lt
 8007e46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007e4a:	4b7f      	ldr	r3, [pc, #508]	@ (8008048 <_printf_float+0x2dc>)
 8007e4c:	e7d3      	b.n	8007df6 <_printf_float+0x8a>
 8007e4e:	6863      	ldr	r3, [r4, #4]
 8007e50:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007e54:	1c5a      	adds	r2, r3, #1
 8007e56:	d13f      	bne.n	8007ed8 <_printf_float+0x16c>
 8007e58:	2306      	movs	r3, #6
 8007e5a:	6063      	str	r3, [r4, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007e62:	6023      	str	r3, [r4, #0]
 8007e64:	9206      	str	r2, [sp, #24]
 8007e66:	aa0e      	add	r2, sp, #56	@ 0x38
 8007e68:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007e6c:	aa0d      	add	r2, sp, #52	@ 0x34
 8007e6e:	9203      	str	r2, [sp, #12]
 8007e70:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007e74:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007e78:	6863      	ldr	r3, [r4, #4]
 8007e7a:	4642      	mov	r2, r8
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	4628      	mov	r0, r5
 8007e80:	464b      	mov	r3, r9
 8007e82:	910a      	str	r1, [sp, #40]	@ 0x28
 8007e84:	f7ff fed4 	bl	8007c30 <__cvt>
 8007e88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	2947      	cmp	r1, #71	@ 0x47
 8007e8e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007e90:	d128      	bne.n	8007ee4 <_printf_float+0x178>
 8007e92:	1cc8      	adds	r0, r1, #3
 8007e94:	db02      	blt.n	8007e9c <_printf_float+0x130>
 8007e96:	6863      	ldr	r3, [r4, #4]
 8007e98:	4299      	cmp	r1, r3
 8007e9a:	dd40      	ble.n	8007f1e <_printf_float+0x1b2>
 8007e9c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ea0:	fa5f fa8a 	uxtb.w	sl, sl
 8007ea4:	4652      	mov	r2, sl
 8007ea6:	3901      	subs	r1, #1
 8007ea8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007eac:	910d      	str	r1, [sp, #52]	@ 0x34
 8007eae:	f7ff ff23 	bl	8007cf8 <__exponent>
 8007eb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007eb4:	4681      	mov	r9, r0
 8007eb6:	1813      	adds	r3, r2, r0
 8007eb8:	2a01      	cmp	r2, #1
 8007eba:	6123      	str	r3, [r4, #16]
 8007ebc:	dc02      	bgt.n	8007ec4 <_printf_float+0x158>
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	07d2      	lsls	r2, r2, #31
 8007ec2:	d501      	bpl.n	8007ec8 <_printf_float+0x15c>
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	6123      	str	r3, [r4, #16]
 8007ec8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d09e      	beq.n	8007e0e <_printf_float+0xa2>
 8007ed0:	232d      	movs	r3, #45	@ 0x2d
 8007ed2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ed6:	e79a      	b.n	8007e0e <_printf_float+0xa2>
 8007ed8:	2947      	cmp	r1, #71	@ 0x47
 8007eda:	d1bf      	bne.n	8007e5c <_printf_float+0xf0>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1bd      	bne.n	8007e5c <_printf_float+0xf0>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e7ba      	b.n	8007e5a <_printf_float+0xee>
 8007ee4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ee8:	d9dc      	bls.n	8007ea4 <_printf_float+0x138>
 8007eea:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007eee:	d118      	bne.n	8007f22 <_printf_float+0x1b6>
 8007ef0:	2900      	cmp	r1, #0
 8007ef2:	6863      	ldr	r3, [r4, #4]
 8007ef4:	dd0b      	ble.n	8007f0e <_printf_float+0x1a2>
 8007ef6:	6121      	str	r1, [r4, #16]
 8007ef8:	b913      	cbnz	r3, 8007f00 <_printf_float+0x194>
 8007efa:	6822      	ldr	r2, [r4, #0]
 8007efc:	07d0      	lsls	r0, r2, #31
 8007efe:	d502      	bpl.n	8007f06 <_printf_float+0x19a>
 8007f00:	3301      	adds	r3, #1
 8007f02:	440b      	add	r3, r1
 8007f04:	6123      	str	r3, [r4, #16]
 8007f06:	f04f 0900 	mov.w	r9, #0
 8007f0a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f0c:	e7dc      	b.n	8007ec8 <_printf_float+0x15c>
 8007f0e:	b913      	cbnz	r3, 8007f16 <_printf_float+0x1aa>
 8007f10:	6822      	ldr	r2, [r4, #0]
 8007f12:	07d2      	lsls	r2, r2, #31
 8007f14:	d501      	bpl.n	8007f1a <_printf_float+0x1ae>
 8007f16:	3302      	adds	r3, #2
 8007f18:	e7f4      	b.n	8007f04 <_printf_float+0x198>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e7f2      	b.n	8007f04 <_printf_float+0x198>
 8007f1e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f24:	4299      	cmp	r1, r3
 8007f26:	db05      	blt.n	8007f34 <_printf_float+0x1c8>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	6121      	str	r1, [r4, #16]
 8007f2c:	07d8      	lsls	r0, r3, #31
 8007f2e:	d5ea      	bpl.n	8007f06 <_printf_float+0x19a>
 8007f30:	1c4b      	adds	r3, r1, #1
 8007f32:	e7e7      	b.n	8007f04 <_printf_float+0x198>
 8007f34:	2900      	cmp	r1, #0
 8007f36:	bfcc      	ite	gt
 8007f38:	2201      	movgt	r2, #1
 8007f3a:	f1c1 0202 	rsble	r2, r1, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	e7e0      	b.n	8007f04 <_printf_float+0x198>
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	055a      	lsls	r2, r3, #21
 8007f46:	d407      	bmi.n	8007f58 <_printf_float+0x1ec>
 8007f48:	6923      	ldr	r3, [r4, #16]
 8007f4a:	4642      	mov	r2, r8
 8007f4c:	4631      	mov	r1, r6
 8007f4e:	4628      	mov	r0, r5
 8007f50:	47b8      	blx	r7
 8007f52:	3001      	adds	r0, #1
 8007f54:	d12b      	bne.n	8007fae <_printf_float+0x242>
 8007f56:	e764      	b.n	8007e22 <_printf_float+0xb6>
 8007f58:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f5c:	f240 80dc 	bls.w	8008118 <_printf_float+0x3ac>
 8007f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f64:	2200      	movs	r2, #0
 8007f66:	2300      	movs	r3, #0
 8007f68:	f7f8 fd1e 	bl	80009a8 <__aeabi_dcmpeq>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d033      	beq.n	8007fd8 <_printf_float+0x26c>
 8007f70:	2301      	movs	r3, #1
 8007f72:	4631      	mov	r1, r6
 8007f74:	4628      	mov	r0, r5
 8007f76:	4a35      	ldr	r2, [pc, #212]	@ (800804c <_printf_float+0x2e0>)
 8007f78:	47b8      	blx	r7
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	f43f af51 	beq.w	8007e22 <_printf_float+0xb6>
 8007f80:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007f84:	4543      	cmp	r3, r8
 8007f86:	db02      	blt.n	8007f8e <_printf_float+0x222>
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	07d8      	lsls	r0, r3, #31
 8007f8c:	d50f      	bpl.n	8007fae <_printf_float+0x242>
 8007f8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007f92:	4631      	mov	r1, r6
 8007f94:	4628      	mov	r0, r5
 8007f96:	47b8      	blx	r7
 8007f98:	3001      	adds	r0, #1
 8007f9a:	f43f af42 	beq.w	8007e22 <_printf_float+0xb6>
 8007f9e:	f04f 0900 	mov.w	r9, #0
 8007fa2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007fa6:	f104 0a1a 	add.w	sl, r4, #26
 8007faa:	45c8      	cmp	r8, r9
 8007fac:	dc09      	bgt.n	8007fc2 <_printf_float+0x256>
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	079b      	lsls	r3, r3, #30
 8007fb2:	f100 8102 	bmi.w	80081ba <_printf_float+0x44e>
 8007fb6:	68e0      	ldr	r0, [r4, #12]
 8007fb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fba:	4298      	cmp	r0, r3
 8007fbc:	bfb8      	it	lt
 8007fbe:	4618      	movlt	r0, r3
 8007fc0:	e731      	b.n	8007e26 <_printf_float+0xba>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4652      	mov	r2, sl
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	4628      	mov	r0, r5
 8007fca:	47b8      	blx	r7
 8007fcc:	3001      	adds	r0, #1
 8007fce:	f43f af28 	beq.w	8007e22 <_printf_float+0xb6>
 8007fd2:	f109 0901 	add.w	r9, r9, #1
 8007fd6:	e7e8      	b.n	8007faa <_printf_float+0x23e>
 8007fd8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	dc38      	bgt.n	8008050 <_printf_float+0x2e4>
 8007fde:	2301      	movs	r3, #1
 8007fe0:	4631      	mov	r1, r6
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	4a19      	ldr	r2, [pc, #100]	@ (800804c <_printf_float+0x2e0>)
 8007fe6:	47b8      	blx	r7
 8007fe8:	3001      	adds	r0, #1
 8007fea:	f43f af1a 	beq.w	8007e22 <_printf_float+0xb6>
 8007fee:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007ff2:	ea59 0303 	orrs.w	r3, r9, r3
 8007ff6:	d102      	bne.n	8007ffe <_printf_float+0x292>
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	07d9      	lsls	r1, r3, #31
 8007ffc:	d5d7      	bpl.n	8007fae <_printf_float+0x242>
 8007ffe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008002:	4631      	mov	r1, r6
 8008004:	4628      	mov	r0, r5
 8008006:	47b8      	blx	r7
 8008008:	3001      	adds	r0, #1
 800800a:	f43f af0a 	beq.w	8007e22 <_printf_float+0xb6>
 800800e:	f04f 0a00 	mov.w	sl, #0
 8008012:	f104 0b1a 	add.w	fp, r4, #26
 8008016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008018:	425b      	negs	r3, r3
 800801a:	4553      	cmp	r3, sl
 800801c:	dc01      	bgt.n	8008022 <_printf_float+0x2b6>
 800801e:	464b      	mov	r3, r9
 8008020:	e793      	b.n	8007f4a <_printf_float+0x1de>
 8008022:	2301      	movs	r3, #1
 8008024:	465a      	mov	r2, fp
 8008026:	4631      	mov	r1, r6
 8008028:	4628      	mov	r0, r5
 800802a:	47b8      	blx	r7
 800802c:	3001      	adds	r0, #1
 800802e:	f43f aef8 	beq.w	8007e22 <_printf_float+0xb6>
 8008032:	f10a 0a01 	add.w	sl, sl, #1
 8008036:	e7ee      	b.n	8008016 <_printf_float+0x2aa>
 8008038:	7fefffff 	.word	0x7fefffff
 800803c:	0800d642 	.word	0x0800d642
 8008040:	0800d646 	.word	0x0800d646
 8008044:	0800d64a 	.word	0x0800d64a
 8008048:	0800d64e 	.word	0x0800d64e
 800804c:	0800d652 	.word	0x0800d652
 8008050:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008052:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008056:	4553      	cmp	r3, sl
 8008058:	bfa8      	it	ge
 800805a:	4653      	movge	r3, sl
 800805c:	2b00      	cmp	r3, #0
 800805e:	4699      	mov	r9, r3
 8008060:	dc36      	bgt.n	80080d0 <_printf_float+0x364>
 8008062:	f04f 0b00 	mov.w	fp, #0
 8008066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800806a:	f104 021a 	add.w	r2, r4, #26
 800806e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008070:	930a      	str	r3, [sp, #40]	@ 0x28
 8008072:	eba3 0309 	sub.w	r3, r3, r9
 8008076:	455b      	cmp	r3, fp
 8008078:	dc31      	bgt.n	80080de <_printf_float+0x372>
 800807a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800807c:	459a      	cmp	sl, r3
 800807e:	dc3a      	bgt.n	80080f6 <_printf_float+0x38a>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	07da      	lsls	r2, r3, #31
 8008084:	d437      	bmi.n	80080f6 <_printf_float+0x38a>
 8008086:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008088:	ebaa 0903 	sub.w	r9, sl, r3
 800808c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800808e:	ebaa 0303 	sub.w	r3, sl, r3
 8008092:	4599      	cmp	r9, r3
 8008094:	bfa8      	it	ge
 8008096:	4699      	movge	r9, r3
 8008098:	f1b9 0f00 	cmp.w	r9, #0
 800809c:	dc33      	bgt.n	8008106 <_printf_float+0x39a>
 800809e:	f04f 0800 	mov.w	r8, #0
 80080a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080a6:	f104 0b1a 	add.w	fp, r4, #26
 80080aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080ac:	ebaa 0303 	sub.w	r3, sl, r3
 80080b0:	eba3 0309 	sub.w	r3, r3, r9
 80080b4:	4543      	cmp	r3, r8
 80080b6:	f77f af7a 	ble.w	8007fae <_printf_float+0x242>
 80080ba:	2301      	movs	r3, #1
 80080bc:	465a      	mov	r2, fp
 80080be:	4631      	mov	r1, r6
 80080c0:	4628      	mov	r0, r5
 80080c2:	47b8      	blx	r7
 80080c4:	3001      	adds	r0, #1
 80080c6:	f43f aeac 	beq.w	8007e22 <_printf_float+0xb6>
 80080ca:	f108 0801 	add.w	r8, r8, #1
 80080ce:	e7ec      	b.n	80080aa <_printf_float+0x33e>
 80080d0:	4642      	mov	r2, r8
 80080d2:	4631      	mov	r1, r6
 80080d4:	4628      	mov	r0, r5
 80080d6:	47b8      	blx	r7
 80080d8:	3001      	adds	r0, #1
 80080da:	d1c2      	bne.n	8008062 <_printf_float+0x2f6>
 80080dc:	e6a1      	b.n	8007e22 <_printf_float+0xb6>
 80080de:	2301      	movs	r3, #1
 80080e0:	4631      	mov	r1, r6
 80080e2:	4628      	mov	r0, r5
 80080e4:	920a      	str	r2, [sp, #40]	@ 0x28
 80080e6:	47b8      	blx	r7
 80080e8:	3001      	adds	r0, #1
 80080ea:	f43f ae9a 	beq.w	8007e22 <_printf_float+0xb6>
 80080ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080f0:	f10b 0b01 	add.w	fp, fp, #1
 80080f4:	e7bb      	b.n	800806e <_printf_float+0x302>
 80080f6:	4631      	mov	r1, r6
 80080f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80080fc:	4628      	mov	r0, r5
 80080fe:	47b8      	blx	r7
 8008100:	3001      	adds	r0, #1
 8008102:	d1c0      	bne.n	8008086 <_printf_float+0x31a>
 8008104:	e68d      	b.n	8007e22 <_printf_float+0xb6>
 8008106:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008108:	464b      	mov	r3, r9
 800810a:	4631      	mov	r1, r6
 800810c:	4628      	mov	r0, r5
 800810e:	4442      	add	r2, r8
 8008110:	47b8      	blx	r7
 8008112:	3001      	adds	r0, #1
 8008114:	d1c3      	bne.n	800809e <_printf_float+0x332>
 8008116:	e684      	b.n	8007e22 <_printf_float+0xb6>
 8008118:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800811c:	f1ba 0f01 	cmp.w	sl, #1
 8008120:	dc01      	bgt.n	8008126 <_printf_float+0x3ba>
 8008122:	07db      	lsls	r3, r3, #31
 8008124:	d536      	bpl.n	8008194 <_printf_float+0x428>
 8008126:	2301      	movs	r3, #1
 8008128:	4642      	mov	r2, r8
 800812a:	4631      	mov	r1, r6
 800812c:	4628      	mov	r0, r5
 800812e:	47b8      	blx	r7
 8008130:	3001      	adds	r0, #1
 8008132:	f43f ae76 	beq.w	8007e22 <_printf_float+0xb6>
 8008136:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800813a:	4631      	mov	r1, r6
 800813c:	4628      	mov	r0, r5
 800813e:	47b8      	blx	r7
 8008140:	3001      	adds	r0, #1
 8008142:	f43f ae6e 	beq.w	8007e22 <_printf_float+0xb6>
 8008146:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800814a:	2200      	movs	r2, #0
 800814c:	2300      	movs	r3, #0
 800814e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008152:	f7f8 fc29 	bl	80009a8 <__aeabi_dcmpeq>
 8008156:	b9c0      	cbnz	r0, 800818a <_printf_float+0x41e>
 8008158:	4653      	mov	r3, sl
 800815a:	f108 0201 	add.w	r2, r8, #1
 800815e:	4631      	mov	r1, r6
 8008160:	4628      	mov	r0, r5
 8008162:	47b8      	blx	r7
 8008164:	3001      	adds	r0, #1
 8008166:	d10c      	bne.n	8008182 <_printf_float+0x416>
 8008168:	e65b      	b.n	8007e22 <_printf_float+0xb6>
 800816a:	2301      	movs	r3, #1
 800816c:	465a      	mov	r2, fp
 800816e:	4631      	mov	r1, r6
 8008170:	4628      	mov	r0, r5
 8008172:	47b8      	blx	r7
 8008174:	3001      	adds	r0, #1
 8008176:	f43f ae54 	beq.w	8007e22 <_printf_float+0xb6>
 800817a:	f108 0801 	add.w	r8, r8, #1
 800817e:	45d0      	cmp	r8, sl
 8008180:	dbf3      	blt.n	800816a <_printf_float+0x3fe>
 8008182:	464b      	mov	r3, r9
 8008184:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008188:	e6e0      	b.n	8007f4c <_printf_float+0x1e0>
 800818a:	f04f 0800 	mov.w	r8, #0
 800818e:	f104 0b1a 	add.w	fp, r4, #26
 8008192:	e7f4      	b.n	800817e <_printf_float+0x412>
 8008194:	2301      	movs	r3, #1
 8008196:	4642      	mov	r2, r8
 8008198:	e7e1      	b.n	800815e <_printf_float+0x3f2>
 800819a:	2301      	movs	r3, #1
 800819c:	464a      	mov	r2, r9
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	f43f ae3c 	beq.w	8007e22 <_printf_float+0xb6>
 80081aa:	f108 0801 	add.w	r8, r8, #1
 80081ae:	68e3      	ldr	r3, [r4, #12]
 80081b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80081b2:	1a5b      	subs	r3, r3, r1
 80081b4:	4543      	cmp	r3, r8
 80081b6:	dcf0      	bgt.n	800819a <_printf_float+0x42e>
 80081b8:	e6fd      	b.n	8007fb6 <_printf_float+0x24a>
 80081ba:	f04f 0800 	mov.w	r8, #0
 80081be:	f104 0919 	add.w	r9, r4, #25
 80081c2:	e7f4      	b.n	80081ae <_printf_float+0x442>

080081c4 <_printf_common>:
 80081c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081c8:	4616      	mov	r6, r2
 80081ca:	4698      	mov	r8, r3
 80081cc:	688a      	ldr	r2, [r1, #8]
 80081ce:	690b      	ldr	r3, [r1, #16]
 80081d0:	4607      	mov	r7, r0
 80081d2:	4293      	cmp	r3, r2
 80081d4:	bfb8      	it	lt
 80081d6:	4613      	movlt	r3, r2
 80081d8:	6033      	str	r3, [r6, #0]
 80081da:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80081de:	460c      	mov	r4, r1
 80081e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081e4:	b10a      	cbz	r2, 80081ea <_printf_common+0x26>
 80081e6:	3301      	adds	r3, #1
 80081e8:	6033      	str	r3, [r6, #0]
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	0699      	lsls	r1, r3, #26
 80081ee:	bf42      	ittt	mi
 80081f0:	6833      	ldrmi	r3, [r6, #0]
 80081f2:	3302      	addmi	r3, #2
 80081f4:	6033      	strmi	r3, [r6, #0]
 80081f6:	6825      	ldr	r5, [r4, #0]
 80081f8:	f015 0506 	ands.w	r5, r5, #6
 80081fc:	d106      	bne.n	800820c <_printf_common+0x48>
 80081fe:	f104 0a19 	add.w	sl, r4, #25
 8008202:	68e3      	ldr	r3, [r4, #12]
 8008204:	6832      	ldr	r2, [r6, #0]
 8008206:	1a9b      	subs	r3, r3, r2
 8008208:	42ab      	cmp	r3, r5
 800820a:	dc2b      	bgt.n	8008264 <_printf_common+0xa0>
 800820c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008210:	6822      	ldr	r2, [r4, #0]
 8008212:	3b00      	subs	r3, #0
 8008214:	bf18      	it	ne
 8008216:	2301      	movne	r3, #1
 8008218:	0692      	lsls	r2, r2, #26
 800821a:	d430      	bmi.n	800827e <_printf_common+0xba>
 800821c:	4641      	mov	r1, r8
 800821e:	4638      	mov	r0, r7
 8008220:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008224:	47c8      	blx	r9
 8008226:	3001      	adds	r0, #1
 8008228:	d023      	beq.n	8008272 <_printf_common+0xae>
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	6922      	ldr	r2, [r4, #16]
 800822e:	f003 0306 	and.w	r3, r3, #6
 8008232:	2b04      	cmp	r3, #4
 8008234:	bf14      	ite	ne
 8008236:	2500      	movne	r5, #0
 8008238:	6833      	ldreq	r3, [r6, #0]
 800823a:	f04f 0600 	mov.w	r6, #0
 800823e:	bf08      	it	eq
 8008240:	68e5      	ldreq	r5, [r4, #12]
 8008242:	f104 041a 	add.w	r4, r4, #26
 8008246:	bf08      	it	eq
 8008248:	1aed      	subeq	r5, r5, r3
 800824a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800824e:	bf08      	it	eq
 8008250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008254:	4293      	cmp	r3, r2
 8008256:	bfc4      	itt	gt
 8008258:	1a9b      	subgt	r3, r3, r2
 800825a:	18ed      	addgt	r5, r5, r3
 800825c:	42b5      	cmp	r5, r6
 800825e:	d11a      	bne.n	8008296 <_printf_common+0xd2>
 8008260:	2000      	movs	r0, #0
 8008262:	e008      	b.n	8008276 <_printf_common+0xb2>
 8008264:	2301      	movs	r3, #1
 8008266:	4652      	mov	r2, sl
 8008268:	4641      	mov	r1, r8
 800826a:	4638      	mov	r0, r7
 800826c:	47c8      	blx	r9
 800826e:	3001      	adds	r0, #1
 8008270:	d103      	bne.n	800827a <_printf_common+0xb6>
 8008272:	f04f 30ff 	mov.w	r0, #4294967295
 8008276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800827a:	3501      	adds	r5, #1
 800827c:	e7c1      	b.n	8008202 <_printf_common+0x3e>
 800827e:	2030      	movs	r0, #48	@ 0x30
 8008280:	18e1      	adds	r1, r4, r3
 8008282:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008286:	1c5a      	adds	r2, r3, #1
 8008288:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800828c:	4422      	add	r2, r4
 800828e:	3302      	adds	r3, #2
 8008290:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008294:	e7c2      	b.n	800821c <_printf_common+0x58>
 8008296:	2301      	movs	r3, #1
 8008298:	4622      	mov	r2, r4
 800829a:	4641      	mov	r1, r8
 800829c:	4638      	mov	r0, r7
 800829e:	47c8      	blx	r9
 80082a0:	3001      	adds	r0, #1
 80082a2:	d0e6      	beq.n	8008272 <_printf_common+0xae>
 80082a4:	3601      	adds	r6, #1
 80082a6:	e7d9      	b.n	800825c <_printf_common+0x98>

080082a8 <_printf_i>:
 80082a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082ac:	7e0f      	ldrb	r7, [r1, #24]
 80082ae:	4691      	mov	r9, r2
 80082b0:	2f78      	cmp	r7, #120	@ 0x78
 80082b2:	4680      	mov	r8, r0
 80082b4:	460c      	mov	r4, r1
 80082b6:	469a      	mov	sl, r3
 80082b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082be:	d807      	bhi.n	80082d0 <_printf_i+0x28>
 80082c0:	2f62      	cmp	r7, #98	@ 0x62
 80082c2:	d80a      	bhi.n	80082da <_printf_i+0x32>
 80082c4:	2f00      	cmp	r7, #0
 80082c6:	f000 80d3 	beq.w	8008470 <_printf_i+0x1c8>
 80082ca:	2f58      	cmp	r7, #88	@ 0x58
 80082cc:	f000 80ba 	beq.w	8008444 <_printf_i+0x19c>
 80082d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80082d8:	e03a      	b.n	8008350 <_printf_i+0xa8>
 80082da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80082de:	2b15      	cmp	r3, #21
 80082e0:	d8f6      	bhi.n	80082d0 <_printf_i+0x28>
 80082e2:	a101      	add	r1, pc, #4	@ (adr r1, 80082e8 <_printf_i+0x40>)
 80082e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082e8:	08008341 	.word	0x08008341
 80082ec:	08008355 	.word	0x08008355
 80082f0:	080082d1 	.word	0x080082d1
 80082f4:	080082d1 	.word	0x080082d1
 80082f8:	080082d1 	.word	0x080082d1
 80082fc:	080082d1 	.word	0x080082d1
 8008300:	08008355 	.word	0x08008355
 8008304:	080082d1 	.word	0x080082d1
 8008308:	080082d1 	.word	0x080082d1
 800830c:	080082d1 	.word	0x080082d1
 8008310:	080082d1 	.word	0x080082d1
 8008314:	08008457 	.word	0x08008457
 8008318:	0800837f 	.word	0x0800837f
 800831c:	08008411 	.word	0x08008411
 8008320:	080082d1 	.word	0x080082d1
 8008324:	080082d1 	.word	0x080082d1
 8008328:	08008479 	.word	0x08008479
 800832c:	080082d1 	.word	0x080082d1
 8008330:	0800837f 	.word	0x0800837f
 8008334:	080082d1 	.word	0x080082d1
 8008338:	080082d1 	.word	0x080082d1
 800833c:	08008419 	.word	0x08008419
 8008340:	6833      	ldr	r3, [r6, #0]
 8008342:	1d1a      	adds	r2, r3, #4
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6032      	str	r2, [r6, #0]
 8008348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800834c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008350:	2301      	movs	r3, #1
 8008352:	e09e      	b.n	8008492 <_printf_i+0x1ea>
 8008354:	6833      	ldr	r3, [r6, #0]
 8008356:	6820      	ldr	r0, [r4, #0]
 8008358:	1d19      	adds	r1, r3, #4
 800835a:	6031      	str	r1, [r6, #0]
 800835c:	0606      	lsls	r6, r0, #24
 800835e:	d501      	bpl.n	8008364 <_printf_i+0xbc>
 8008360:	681d      	ldr	r5, [r3, #0]
 8008362:	e003      	b.n	800836c <_printf_i+0xc4>
 8008364:	0645      	lsls	r5, r0, #25
 8008366:	d5fb      	bpl.n	8008360 <_printf_i+0xb8>
 8008368:	f9b3 5000 	ldrsh.w	r5, [r3]
 800836c:	2d00      	cmp	r5, #0
 800836e:	da03      	bge.n	8008378 <_printf_i+0xd0>
 8008370:	232d      	movs	r3, #45	@ 0x2d
 8008372:	426d      	negs	r5, r5
 8008374:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008378:	230a      	movs	r3, #10
 800837a:	4859      	ldr	r0, [pc, #356]	@ (80084e0 <_printf_i+0x238>)
 800837c:	e011      	b.n	80083a2 <_printf_i+0xfa>
 800837e:	6821      	ldr	r1, [r4, #0]
 8008380:	6833      	ldr	r3, [r6, #0]
 8008382:	0608      	lsls	r0, r1, #24
 8008384:	f853 5b04 	ldr.w	r5, [r3], #4
 8008388:	d402      	bmi.n	8008390 <_printf_i+0xe8>
 800838a:	0649      	lsls	r1, r1, #25
 800838c:	bf48      	it	mi
 800838e:	b2ad      	uxthmi	r5, r5
 8008390:	2f6f      	cmp	r7, #111	@ 0x6f
 8008392:	6033      	str	r3, [r6, #0]
 8008394:	bf14      	ite	ne
 8008396:	230a      	movne	r3, #10
 8008398:	2308      	moveq	r3, #8
 800839a:	4851      	ldr	r0, [pc, #324]	@ (80084e0 <_printf_i+0x238>)
 800839c:	2100      	movs	r1, #0
 800839e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083a2:	6866      	ldr	r6, [r4, #4]
 80083a4:	2e00      	cmp	r6, #0
 80083a6:	bfa8      	it	ge
 80083a8:	6821      	ldrge	r1, [r4, #0]
 80083aa:	60a6      	str	r6, [r4, #8]
 80083ac:	bfa4      	itt	ge
 80083ae:	f021 0104 	bicge.w	r1, r1, #4
 80083b2:	6021      	strge	r1, [r4, #0]
 80083b4:	b90d      	cbnz	r5, 80083ba <_printf_i+0x112>
 80083b6:	2e00      	cmp	r6, #0
 80083b8:	d04b      	beq.n	8008452 <_printf_i+0x1aa>
 80083ba:	4616      	mov	r6, r2
 80083bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80083c0:	fb03 5711 	mls	r7, r3, r1, r5
 80083c4:	5dc7      	ldrb	r7, [r0, r7]
 80083c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083ca:	462f      	mov	r7, r5
 80083cc:	42bb      	cmp	r3, r7
 80083ce:	460d      	mov	r5, r1
 80083d0:	d9f4      	bls.n	80083bc <_printf_i+0x114>
 80083d2:	2b08      	cmp	r3, #8
 80083d4:	d10b      	bne.n	80083ee <_printf_i+0x146>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	07df      	lsls	r7, r3, #31
 80083da:	d508      	bpl.n	80083ee <_printf_i+0x146>
 80083dc:	6923      	ldr	r3, [r4, #16]
 80083de:	6861      	ldr	r1, [r4, #4]
 80083e0:	4299      	cmp	r1, r3
 80083e2:	bfde      	ittt	le
 80083e4:	2330      	movle	r3, #48	@ 0x30
 80083e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80083ee:	1b92      	subs	r2, r2, r6
 80083f0:	6122      	str	r2, [r4, #16]
 80083f2:	464b      	mov	r3, r9
 80083f4:	4621      	mov	r1, r4
 80083f6:	4640      	mov	r0, r8
 80083f8:	f8cd a000 	str.w	sl, [sp]
 80083fc:	aa03      	add	r2, sp, #12
 80083fe:	f7ff fee1 	bl	80081c4 <_printf_common>
 8008402:	3001      	adds	r0, #1
 8008404:	d14a      	bne.n	800849c <_printf_i+0x1f4>
 8008406:	f04f 30ff 	mov.w	r0, #4294967295
 800840a:	b004      	add	sp, #16
 800840c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	f043 0320 	orr.w	r3, r3, #32
 8008416:	6023      	str	r3, [r4, #0]
 8008418:	2778      	movs	r7, #120	@ 0x78
 800841a:	4832      	ldr	r0, [pc, #200]	@ (80084e4 <_printf_i+0x23c>)
 800841c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008420:	6823      	ldr	r3, [r4, #0]
 8008422:	6831      	ldr	r1, [r6, #0]
 8008424:	061f      	lsls	r7, r3, #24
 8008426:	f851 5b04 	ldr.w	r5, [r1], #4
 800842a:	d402      	bmi.n	8008432 <_printf_i+0x18a>
 800842c:	065f      	lsls	r7, r3, #25
 800842e:	bf48      	it	mi
 8008430:	b2ad      	uxthmi	r5, r5
 8008432:	6031      	str	r1, [r6, #0]
 8008434:	07d9      	lsls	r1, r3, #31
 8008436:	bf44      	itt	mi
 8008438:	f043 0320 	orrmi.w	r3, r3, #32
 800843c:	6023      	strmi	r3, [r4, #0]
 800843e:	b11d      	cbz	r5, 8008448 <_printf_i+0x1a0>
 8008440:	2310      	movs	r3, #16
 8008442:	e7ab      	b.n	800839c <_printf_i+0xf4>
 8008444:	4826      	ldr	r0, [pc, #152]	@ (80084e0 <_printf_i+0x238>)
 8008446:	e7e9      	b.n	800841c <_printf_i+0x174>
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	f023 0320 	bic.w	r3, r3, #32
 800844e:	6023      	str	r3, [r4, #0]
 8008450:	e7f6      	b.n	8008440 <_printf_i+0x198>
 8008452:	4616      	mov	r6, r2
 8008454:	e7bd      	b.n	80083d2 <_printf_i+0x12a>
 8008456:	6833      	ldr	r3, [r6, #0]
 8008458:	6825      	ldr	r5, [r4, #0]
 800845a:	1d18      	adds	r0, r3, #4
 800845c:	6961      	ldr	r1, [r4, #20]
 800845e:	6030      	str	r0, [r6, #0]
 8008460:	062e      	lsls	r6, r5, #24
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	d501      	bpl.n	800846a <_printf_i+0x1c2>
 8008466:	6019      	str	r1, [r3, #0]
 8008468:	e002      	b.n	8008470 <_printf_i+0x1c8>
 800846a:	0668      	lsls	r0, r5, #25
 800846c:	d5fb      	bpl.n	8008466 <_printf_i+0x1be>
 800846e:	8019      	strh	r1, [r3, #0]
 8008470:	2300      	movs	r3, #0
 8008472:	4616      	mov	r6, r2
 8008474:	6123      	str	r3, [r4, #16]
 8008476:	e7bc      	b.n	80083f2 <_printf_i+0x14a>
 8008478:	6833      	ldr	r3, [r6, #0]
 800847a:	2100      	movs	r1, #0
 800847c:	1d1a      	adds	r2, r3, #4
 800847e:	6032      	str	r2, [r6, #0]
 8008480:	681e      	ldr	r6, [r3, #0]
 8008482:	6862      	ldr	r2, [r4, #4]
 8008484:	4630      	mov	r0, r6
 8008486:	f000 fbe4 	bl	8008c52 <memchr>
 800848a:	b108      	cbz	r0, 8008490 <_printf_i+0x1e8>
 800848c:	1b80      	subs	r0, r0, r6
 800848e:	6060      	str	r0, [r4, #4]
 8008490:	6863      	ldr	r3, [r4, #4]
 8008492:	6123      	str	r3, [r4, #16]
 8008494:	2300      	movs	r3, #0
 8008496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800849a:	e7aa      	b.n	80083f2 <_printf_i+0x14a>
 800849c:	4632      	mov	r2, r6
 800849e:	4649      	mov	r1, r9
 80084a0:	4640      	mov	r0, r8
 80084a2:	6923      	ldr	r3, [r4, #16]
 80084a4:	47d0      	blx	sl
 80084a6:	3001      	adds	r0, #1
 80084a8:	d0ad      	beq.n	8008406 <_printf_i+0x15e>
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	079b      	lsls	r3, r3, #30
 80084ae:	d413      	bmi.n	80084d8 <_printf_i+0x230>
 80084b0:	68e0      	ldr	r0, [r4, #12]
 80084b2:	9b03      	ldr	r3, [sp, #12]
 80084b4:	4298      	cmp	r0, r3
 80084b6:	bfb8      	it	lt
 80084b8:	4618      	movlt	r0, r3
 80084ba:	e7a6      	b.n	800840a <_printf_i+0x162>
 80084bc:	2301      	movs	r3, #1
 80084be:	4632      	mov	r2, r6
 80084c0:	4649      	mov	r1, r9
 80084c2:	4640      	mov	r0, r8
 80084c4:	47d0      	blx	sl
 80084c6:	3001      	adds	r0, #1
 80084c8:	d09d      	beq.n	8008406 <_printf_i+0x15e>
 80084ca:	3501      	adds	r5, #1
 80084cc:	68e3      	ldr	r3, [r4, #12]
 80084ce:	9903      	ldr	r1, [sp, #12]
 80084d0:	1a5b      	subs	r3, r3, r1
 80084d2:	42ab      	cmp	r3, r5
 80084d4:	dcf2      	bgt.n	80084bc <_printf_i+0x214>
 80084d6:	e7eb      	b.n	80084b0 <_printf_i+0x208>
 80084d8:	2500      	movs	r5, #0
 80084da:	f104 0619 	add.w	r6, r4, #25
 80084de:	e7f5      	b.n	80084cc <_printf_i+0x224>
 80084e0:	0800d654 	.word	0x0800d654
 80084e4:	0800d665 	.word	0x0800d665

080084e8 <_scanf_float>:
 80084e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ec:	b087      	sub	sp, #28
 80084ee:	9303      	str	r3, [sp, #12]
 80084f0:	688b      	ldr	r3, [r1, #8]
 80084f2:	4617      	mov	r7, r2
 80084f4:	1e5a      	subs	r2, r3, #1
 80084f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80084fa:	bf82      	ittt	hi
 80084fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008500:	eb03 0b05 	addhi.w	fp, r3, r5
 8008504:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008508:	460a      	mov	r2, r1
 800850a:	f04f 0500 	mov.w	r5, #0
 800850e:	bf88      	it	hi
 8008510:	608b      	strhi	r3, [r1, #8]
 8008512:	680b      	ldr	r3, [r1, #0]
 8008514:	4680      	mov	r8, r0
 8008516:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800851a:	f842 3b1c 	str.w	r3, [r2], #28
 800851e:	460c      	mov	r4, r1
 8008520:	bf98      	it	ls
 8008522:	f04f 0b00 	movls.w	fp, #0
 8008526:	4616      	mov	r6, r2
 8008528:	46aa      	mov	sl, r5
 800852a:	46a9      	mov	r9, r5
 800852c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008530:	9201      	str	r2, [sp, #4]
 8008532:	9502      	str	r5, [sp, #8]
 8008534:	68a2      	ldr	r2, [r4, #8]
 8008536:	b152      	cbz	r2, 800854e <_scanf_float+0x66>
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	2b4e      	cmp	r3, #78	@ 0x4e
 800853e:	d865      	bhi.n	800860c <_scanf_float+0x124>
 8008540:	2b40      	cmp	r3, #64	@ 0x40
 8008542:	d83d      	bhi.n	80085c0 <_scanf_float+0xd8>
 8008544:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008548:	b2c8      	uxtb	r0, r1
 800854a:	280e      	cmp	r0, #14
 800854c:	d93b      	bls.n	80085c6 <_scanf_float+0xde>
 800854e:	f1b9 0f00 	cmp.w	r9, #0
 8008552:	d003      	beq.n	800855c <_scanf_float+0x74>
 8008554:	6823      	ldr	r3, [r4, #0]
 8008556:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800855a:	6023      	str	r3, [r4, #0]
 800855c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008560:	f1ba 0f01 	cmp.w	sl, #1
 8008564:	f200 8118 	bhi.w	8008798 <_scanf_float+0x2b0>
 8008568:	9b01      	ldr	r3, [sp, #4]
 800856a:	429e      	cmp	r6, r3
 800856c:	f200 8109 	bhi.w	8008782 <_scanf_float+0x29a>
 8008570:	2001      	movs	r0, #1
 8008572:	b007      	add	sp, #28
 8008574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008578:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800857c:	2a0d      	cmp	r2, #13
 800857e:	d8e6      	bhi.n	800854e <_scanf_float+0x66>
 8008580:	a101      	add	r1, pc, #4	@ (adr r1, 8008588 <_scanf_float+0xa0>)
 8008582:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008586:	bf00      	nop
 8008588:	080086cf 	.word	0x080086cf
 800858c:	0800854f 	.word	0x0800854f
 8008590:	0800854f 	.word	0x0800854f
 8008594:	0800854f 	.word	0x0800854f
 8008598:	0800872f 	.word	0x0800872f
 800859c:	08008707 	.word	0x08008707
 80085a0:	0800854f 	.word	0x0800854f
 80085a4:	0800854f 	.word	0x0800854f
 80085a8:	080086dd 	.word	0x080086dd
 80085ac:	0800854f 	.word	0x0800854f
 80085b0:	0800854f 	.word	0x0800854f
 80085b4:	0800854f 	.word	0x0800854f
 80085b8:	0800854f 	.word	0x0800854f
 80085bc:	08008695 	.word	0x08008695
 80085c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80085c4:	e7da      	b.n	800857c <_scanf_float+0x94>
 80085c6:	290e      	cmp	r1, #14
 80085c8:	d8c1      	bhi.n	800854e <_scanf_float+0x66>
 80085ca:	a001      	add	r0, pc, #4	@ (adr r0, 80085d0 <_scanf_float+0xe8>)
 80085cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80085d0:	08008685 	.word	0x08008685
 80085d4:	0800854f 	.word	0x0800854f
 80085d8:	08008685 	.word	0x08008685
 80085dc:	0800871b 	.word	0x0800871b
 80085e0:	0800854f 	.word	0x0800854f
 80085e4:	0800862d 	.word	0x0800862d
 80085e8:	0800866b 	.word	0x0800866b
 80085ec:	0800866b 	.word	0x0800866b
 80085f0:	0800866b 	.word	0x0800866b
 80085f4:	0800866b 	.word	0x0800866b
 80085f8:	0800866b 	.word	0x0800866b
 80085fc:	0800866b 	.word	0x0800866b
 8008600:	0800866b 	.word	0x0800866b
 8008604:	0800866b 	.word	0x0800866b
 8008608:	0800866b 	.word	0x0800866b
 800860c:	2b6e      	cmp	r3, #110	@ 0x6e
 800860e:	d809      	bhi.n	8008624 <_scanf_float+0x13c>
 8008610:	2b60      	cmp	r3, #96	@ 0x60
 8008612:	d8b1      	bhi.n	8008578 <_scanf_float+0x90>
 8008614:	2b54      	cmp	r3, #84	@ 0x54
 8008616:	d07b      	beq.n	8008710 <_scanf_float+0x228>
 8008618:	2b59      	cmp	r3, #89	@ 0x59
 800861a:	d198      	bne.n	800854e <_scanf_float+0x66>
 800861c:	2d07      	cmp	r5, #7
 800861e:	d196      	bne.n	800854e <_scanf_float+0x66>
 8008620:	2508      	movs	r5, #8
 8008622:	e02c      	b.n	800867e <_scanf_float+0x196>
 8008624:	2b74      	cmp	r3, #116	@ 0x74
 8008626:	d073      	beq.n	8008710 <_scanf_float+0x228>
 8008628:	2b79      	cmp	r3, #121	@ 0x79
 800862a:	e7f6      	b.n	800861a <_scanf_float+0x132>
 800862c:	6821      	ldr	r1, [r4, #0]
 800862e:	05c8      	lsls	r0, r1, #23
 8008630:	d51b      	bpl.n	800866a <_scanf_float+0x182>
 8008632:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008636:	6021      	str	r1, [r4, #0]
 8008638:	f109 0901 	add.w	r9, r9, #1
 800863c:	f1bb 0f00 	cmp.w	fp, #0
 8008640:	d003      	beq.n	800864a <_scanf_float+0x162>
 8008642:	3201      	adds	r2, #1
 8008644:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008648:	60a2      	str	r2, [r4, #8]
 800864a:	68a3      	ldr	r3, [r4, #8]
 800864c:	3b01      	subs	r3, #1
 800864e:	60a3      	str	r3, [r4, #8]
 8008650:	6923      	ldr	r3, [r4, #16]
 8008652:	3301      	adds	r3, #1
 8008654:	6123      	str	r3, [r4, #16]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	3b01      	subs	r3, #1
 800865a:	2b00      	cmp	r3, #0
 800865c:	607b      	str	r3, [r7, #4]
 800865e:	f340 8087 	ble.w	8008770 <_scanf_float+0x288>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	3301      	adds	r3, #1
 8008666:	603b      	str	r3, [r7, #0]
 8008668:	e764      	b.n	8008534 <_scanf_float+0x4c>
 800866a:	eb1a 0105 	adds.w	r1, sl, r5
 800866e:	f47f af6e 	bne.w	800854e <_scanf_float+0x66>
 8008672:	460d      	mov	r5, r1
 8008674:	468a      	mov	sl, r1
 8008676:	6822      	ldr	r2, [r4, #0]
 8008678:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800867c:	6022      	str	r2, [r4, #0]
 800867e:	f806 3b01 	strb.w	r3, [r6], #1
 8008682:	e7e2      	b.n	800864a <_scanf_float+0x162>
 8008684:	6822      	ldr	r2, [r4, #0]
 8008686:	0610      	lsls	r0, r2, #24
 8008688:	f57f af61 	bpl.w	800854e <_scanf_float+0x66>
 800868c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008690:	6022      	str	r2, [r4, #0]
 8008692:	e7f4      	b.n	800867e <_scanf_float+0x196>
 8008694:	f1ba 0f00 	cmp.w	sl, #0
 8008698:	d10e      	bne.n	80086b8 <_scanf_float+0x1d0>
 800869a:	f1b9 0f00 	cmp.w	r9, #0
 800869e:	d10e      	bne.n	80086be <_scanf_float+0x1d6>
 80086a0:	6822      	ldr	r2, [r4, #0]
 80086a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80086a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80086aa:	d108      	bne.n	80086be <_scanf_float+0x1d6>
 80086ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086b0:	f04f 0a01 	mov.w	sl, #1
 80086b4:	6022      	str	r2, [r4, #0]
 80086b6:	e7e2      	b.n	800867e <_scanf_float+0x196>
 80086b8:	f1ba 0f02 	cmp.w	sl, #2
 80086bc:	d055      	beq.n	800876a <_scanf_float+0x282>
 80086be:	2d01      	cmp	r5, #1
 80086c0:	d002      	beq.n	80086c8 <_scanf_float+0x1e0>
 80086c2:	2d04      	cmp	r5, #4
 80086c4:	f47f af43 	bne.w	800854e <_scanf_float+0x66>
 80086c8:	3501      	adds	r5, #1
 80086ca:	b2ed      	uxtb	r5, r5
 80086cc:	e7d7      	b.n	800867e <_scanf_float+0x196>
 80086ce:	f1ba 0f01 	cmp.w	sl, #1
 80086d2:	f47f af3c 	bne.w	800854e <_scanf_float+0x66>
 80086d6:	f04f 0a02 	mov.w	sl, #2
 80086da:	e7d0      	b.n	800867e <_scanf_float+0x196>
 80086dc:	b97d      	cbnz	r5, 80086fe <_scanf_float+0x216>
 80086de:	f1b9 0f00 	cmp.w	r9, #0
 80086e2:	f47f af37 	bne.w	8008554 <_scanf_float+0x6c>
 80086e6:	6822      	ldr	r2, [r4, #0]
 80086e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80086ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80086f0:	f040 8103 	bne.w	80088fa <_scanf_float+0x412>
 80086f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086f8:	2501      	movs	r5, #1
 80086fa:	6022      	str	r2, [r4, #0]
 80086fc:	e7bf      	b.n	800867e <_scanf_float+0x196>
 80086fe:	2d03      	cmp	r5, #3
 8008700:	d0e2      	beq.n	80086c8 <_scanf_float+0x1e0>
 8008702:	2d05      	cmp	r5, #5
 8008704:	e7de      	b.n	80086c4 <_scanf_float+0x1dc>
 8008706:	2d02      	cmp	r5, #2
 8008708:	f47f af21 	bne.w	800854e <_scanf_float+0x66>
 800870c:	2503      	movs	r5, #3
 800870e:	e7b6      	b.n	800867e <_scanf_float+0x196>
 8008710:	2d06      	cmp	r5, #6
 8008712:	f47f af1c 	bne.w	800854e <_scanf_float+0x66>
 8008716:	2507      	movs	r5, #7
 8008718:	e7b1      	b.n	800867e <_scanf_float+0x196>
 800871a:	6822      	ldr	r2, [r4, #0]
 800871c:	0591      	lsls	r1, r2, #22
 800871e:	f57f af16 	bpl.w	800854e <_scanf_float+0x66>
 8008722:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008726:	6022      	str	r2, [r4, #0]
 8008728:	f8cd 9008 	str.w	r9, [sp, #8]
 800872c:	e7a7      	b.n	800867e <_scanf_float+0x196>
 800872e:	6822      	ldr	r2, [r4, #0]
 8008730:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008734:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008738:	d006      	beq.n	8008748 <_scanf_float+0x260>
 800873a:	0550      	lsls	r0, r2, #21
 800873c:	f57f af07 	bpl.w	800854e <_scanf_float+0x66>
 8008740:	f1b9 0f00 	cmp.w	r9, #0
 8008744:	f000 80d9 	beq.w	80088fa <_scanf_float+0x412>
 8008748:	0591      	lsls	r1, r2, #22
 800874a:	bf58      	it	pl
 800874c:	9902      	ldrpl	r1, [sp, #8]
 800874e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008752:	bf58      	it	pl
 8008754:	eba9 0101 	subpl.w	r1, r9, r1
 8008758:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800875c:	f04f 0900 	mov.w	r9, #0
 8008760:	bf58      	it	pl
 8008762:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008766:	6022      	str	r2, [r4, #0]
 8008768:	e789      	b.n	800867e <_scanf_float+0x196>
 800876a:	f04f 0a03 	mov.w	sl, #3
 800876e:	e786      	b.n	800867e <_scanf_float+0x196>
 8008770:	4639      	mov	r1, r7
 8008772:	4640      	mov	r0, r8
 8008774:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008778:	4798      	blx	r3
 800877a:	2800      	cmp	r0, #0
 800877c:	f43f aeda 	beq.w	8008534 <_scanf_float+0x4c>
 8008780:	e6e5      	b.n	800854e <_scanf_float+0x66>
 8008782:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008786:	463a      	mov	r2, r7
 8008788:	4640      	mov	r0, r8
 800878a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800878e:	4798      	blx	r3
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	3b01      	subs	r3, #1
 8008794:	6123      	str	r3, [r4, #16]
 8008796:	e6e7      	b.n	8008568 <_scanf_float+0x80>
 8008798:	1e6b      	subs	r3, r5, #1
 800879a:	2b06      	cmp	r3, #6
 800879c:	d824      	bhi.n	80087e8 <_scanf_float+0x300>
 800879e:	2d02      	cmp	r5, #2
 80087a0:	d836      	bhi.n	8008810 <_scanf_float+0x328>
 80087a2:	9b01      	ldr	r3, [sp, #4]
 80087a4:	429e      	cmp	r6, r3
 80087a6:	f67f aee3 	bls.w	8008570 <_scanf_float+0x88>
 80087aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087ae:	463a      	mov	r2, r7
 80087b0:	4640      	mov	r0, r8
 80087b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80087b6:	4798      	blx	r3
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	6123      	str	r3, [r4, #16]
 80087be:	e7f0      	b.n	80087a2 <_scanf_float+0x2ba>
 80087c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087c4:	463a      	mov	r2, r7
 80087c6:	4640      	mov	r0, r8
 80087c8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80087cc:	4798      	blx	r3
 80087ce:	6923      	ldr	r3, [r4, #16]
 80087d0:	3b01      	subs	r3, #1
 80087d2:	6123      	str	r3, [r4, #16]
 80087d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087d8:	fa5f fa8a 	uxtb.w	sl, sl
 80087dc:	f1ba 0f02 	cmp.w	sl, #2
 80087e0:	d1ee      	bne.n	80087c0 <_scanf_float+0x2d8>
 80087e2:	3d03      	subs	r5, #3
 80087e4:	b2ed      	uxtb	r5, r5
 80087e6:	1b76      	subs	r6, r6, r5
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	05da      	lsls	r2, r3, #23
 80087ec:	d530      	bpl.n	8008850 <_scanf_float+0x368>
 80087ee:	055b      	lsls	r3, r3, #21
 80087f0:	d511      	bpl.n	8008816 <_scanf_float+0x32e>
 80087f2:	9b01      	ldr	r3, [sp, #4]
 80087f4:	429e      	cmp	r6, r3
 80087f6:	f67f aebb 	bls.w	8008570 <_scanf_float+0x88>
 80087fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087fe:	463a      	mov	r2, r7
 8008800:	4640      	mov	r0, r8
 8008802:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008806:	4798      	blx	r3
 8008808:	6923      	ldr	r3, [r4, #16]
 800880a:	3b01      	subs	r3, #1
 800880c:	6123      	str	r3, [r4, #16]
 800880e:	e7f0      	b.n	80087f2 <_scanf_float+0x30a>
 8008810:	46aa      	mov	sl, r5
 8008812:	46b3      	mov	fp, r6
 8008814:	e7de      	b.n	80087d4 <_scanf_float+0x2ec>
 8008816:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800881a:	6923      	ldr	r3, [r4, #16]
 800881c:	2965      	cmp	r1, #101	@ 0x65
 800881e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008822:	f106 35ff 	add.w	r5, r6, #4294967295
 8008826:	6123      	str	r3, [r4, #16]
 8008828:	d00c      	beq.n	8008844 <_scanf_float+0x35c>
 800882a:	2945      	cmp	r1, #69	@ 0x45
 800882c:	d00a      	beq.n	8008844 <_scanf_float+0x35c>
 800882e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008832:	463a      	mov	r2, r7
 8008834:	4640      	mov	r0, r8
 8008836:	4798      	blx	r3
 8008838:	6923      	ldr	r3, [r4, #16]
 800883a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800883e:	3b01      	subs	r3, #1
 8008840:	1eb5      	subs	r5, r6, #2
 8008842:	6123      	str	r3, [r4, #16]
 8008844:	463a      	mov	r2, r7
 8008846:	4640      	mov	r0, r8
 8008848:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800884c:	4798      	blx	r3
 800884e:	462e      	mov	r6, r5
 8008850:	6822      	ldr	r2, [r4, #0]
 8008852:	f012 0210 	ands.w	r2, r2, #16
 8008856:	d001      	beq.n	800885c <_scanf_float+0x374>
 8008858:	2000      	movs	r0, #0
 800885a:	e68a      	b.n	8008572 <_scanf_float+0x8a>
 800885c:	7032      	strb	r2, [r6, #0]
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008864:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008868:	d11c      	bne.n	80088a4 <_scanf_float+0x3bc>
 800886a:	9b02      	ldr	r3, [sp, #8]
 800886c:	454b      	cmp	r3, r9
 800886e:	eba3 0209 	sub.w	r2, r3, r9
 8008872:	d123      	bne.n	80088bc <_scanf_float+0x3d4>
 8008874:	2200      	movs	r2, #0
 8008876:	4640      	mov	r0, r8
 8008878:	9901      	ldr	r1, [sp, #4]
 800887a:	f002 fbed 	bl	800b058 <_strtod_r>
 800887e:	9b03      	ldr	r3, [sp, #12]
 8008880:	6825      	ldr	r5, [r4, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f015 0f02 	tst.w	r5, #2
 8008888:	4606      	mov	r6, r0
 800888a:	460f      	mov	r7, r1
 800888c:	f103 0204 	add.w	r2, r3, #4
 8008890:	d01f      	beq.n	80088d2 <_scanf_float+0x3ea>
 8008892:	9903      	ldr	r1, [sp, #12]
 8008894:	600a      	str	r2, [r1, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	e9c3 6700 	strd	r6, r7, [r3]
 800889c:	68e3      	ldr	r3, [r4, #12]
 800889e:	3301      	adds	r3, #1
 80088a0:	60e3      	str	r3, [r4, #12]
 80088a2:	e7d9      	b.n	8008858 <_scanf_float+0x370>
 80088a4:	9b04      	ldr	r3, [sp, #16]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d0e4      	beq.n	8008874 <_scanf_float+0x38c>
 80088aa:	9905      	ldr	r1, [sp, #20]
 80088ac:	230a      	movs	r3, #10
 80088ae:	4640      	mov	r0, r8
 80088b0:	3101      	adds	r1, #1
 80088b2:	f002 fc51 	bl	800b158 <_strtol_r>
 80088b6:	9b04      	ldr	r3, [sp, #16]
 80088b8:	9e05      	ldr	r6, [sp, #20]
 80088ba:	1ac2      	subs	r2, r0, r3
 80088bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80088c0:	429e      	cmp	r6, r3
 80088c2:	bf28      	it	cs
 80088c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80088c8:	4630      	mov	r0, r6
 80088ca:	490d      	ldr	r1, [pc, #52]	@ (8008900 <_scanf_float+0x418>)
 80088cc:	f000 f8de 	bl	8008a8c <siprintf>
 80088d0:	e7d0      	b.n	8008874 <_scanf_float+0x38c>
 80088d2:	076d      	lsls	r5, r5, #29
 80088d4:	d4dd      	bmi.n	8008892 <_scanf_float+0x3aa>
 80088d6:	9d03      	ldr	r5, [sp, #12]
 80088d8:	602a      	str	r2, [r5, #0]
 80088da:	681d      	ldr	r5, [r3, #0]
 80088dc:	4602      	mov	r2, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	f7f8 f894 	bl	8000a0c <__aeabi_dcmpun>
 80088e4:	b120      	cbz	r0, 80088f0 <_scanf_float+0x408>
 80088e6:	4807      	ldr	r0, [pc, #28]	@ (8008904 <_scanf_float+0x41c>)
 80088e8:	f000 f9c2 	bl	8008c70 <nanf>
 80088ec:	6028      	str	r0, [r5, #0]
 80088ee:	e7d5      	b.n	800889c <_scanf_float+0x3b4>
 80088f0:	4630      	mov	r0, r6
 80088f2:	4639      	mov	r1, r7
 80088f4:	f7f8 f8e8 	bl	8000ac8 <__aeabi_d2f>
 80088f8:	e7f8      	b.n	80088ec <_scanf_float+0x404>
 80088fa:	f04f 0900 	mov.w	r9, #0
 80088fe:	e62d      	b.n	800855c <_scanf_float+0x74>
 8008900:	0800d676 	.word	0x0800d676
 8008904:	0800da0d 	.word	0x0800da0d

08008908 <std>:
 8008908:	2300      	movs	r3, #0
 800890a:	b510      	push	{r4, lr}
 800890c:	4604      	mov	r4, r0
 800890e:	e9c0 3300 	strd	r3, r3, [r0]
 8008912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008916:	6083      	str	r3, [r0, #8]
 8008918:	8181      	strh	r1, [r0, #12]
 800891a:	6643      	str	r3, [r0, #100]	@ 0x64
 800891c:	81c2      	strh	r2, [r0, #14]
 800891e:	6183      	str	r3, [r0, #24]
 8008920:	4619      	mov	r1, r3
 8008922:	2208      	movs	r2, #8
 8008924:	305c      	adds	r0, #92	@ 0x5c
 8008926:	f000 f914 	bl	8008b52 <memset>
 800892a:	4b0d      	ldr	r3, [pc, #52]	@ (8008960 <std+0x58>)
 800892c:	6224      	str	r4, [r4, #32]
 800892e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008930:	4b0c      	ldr	r3, [pc, #48]	@ (8008964 <std+0x5c>)
 8008932:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008934:	4b0c      	ldr	r3, [pc, #48]	@ (8008968 <std+0x60>)
 8008936:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008938:	4b0c      	ldr	r3, [pc, #48]	@ (800896c <std+0x64>)
 800893a:	6323      	str	r3, [r4, #48]	@ 0x30
 800893c:	4b0c      	ldr	r3, [pc, #48]	@ (8008970 <std+0x68>)
 800893e:	429c      	cmp	r4, r3
 8008940:	d006      	beq.n	8008950 <std+0x48>
 8008942:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008946:	4294      	cmp	r4, r2
 8008948:	d002      	beq.n	8008950 <std+0x48>
 800894a:	33d0      	adds	r3, #208	@ 0xd0
 800894c:	429c      	cmp	r4, r3
 800894e:	d105      	bne.n	800895c <std+0x54>
 8008950:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008958:	f000 b978 	b.w	8008c4c <__retarget_lock_init_recursive>
 800895c:	bd10      	pop	{r4, pc}
 800895e:	bf00      	nop
 8008960:	08008acd 	.word	0x08008acd
 8008964:	08008aef 	.word	0x08008aef
 8008968:	08008b27 	.word	0x08008b27
 800896c:	08008b4b 	.word	0x08008b4b
 8008970:	20000838 	.word	0x20000838

08008974 <stdio_exit_handler>:
 8008974:	4a02      	ldr	r2, [pc, #8]	@ (8008980 <stdio_exit_handler+0xc>)
 8008976:	4903      	ldr	r1, [pc, #12]	@ (8008984 <stdio_exit_handler+0x10>)
 8008978:	4803      	ldr	r0, [pc, #12]	@ (8008988 <stdio_exit_handler+0x14>)
 800897a:	f000 b869 	b.w	8008a50 <_fwalk_sglue>
 800897e:	bf00      	nop
 8008980:	20000034 	.word	0x20000034
 8008984:	0800b50d 	.word	0x0800b50d
 8008988:	20000044 	.word	0x20000044

0800898c <cleanup_stdio>:
 800898c:	6841      	ldr	r1, [r0, #4]
 800898e:	4b0c      	ldr	r3, [pc, #48]	@ (80089c0 <cleanup_stdio+0x34>)
 8008990:	b510      	push	{r4, lr}
 8008992:	4299      	cmp	r1, r3
 8008994:	4604      	mov	r4, r0
 8008996:	d001      	beq.n	800899c <cleanup_stdio+0x10>
 8008998:	f002 fdb8 	bl	800b50c <_fflush_r>
 800899c:	68a1      	ldr	r1, [r4, #8]
 800899e:	4b09      	ldr	r3, [pc, #36]	@ (80089c4 <cleanup_stdio+0x38>)
 80089a0:	4299      	cmp	r1, r3
 80089a2:	d002      	beq.n	80089aa <cleanup_stdio+0x1e>
 80089a4:	4620      	mov	r0, r4
 80089a6:	f002 fdb1 	bl	800b50c <_fflush_r>
 80089aa:	68e1      	ldr	r1, [r4, #12]
 80089ac:	4b06      	ldr	r3, [pc, #24]	@ (80089c8 <cleanup_stdio+0x3c>)
 80089ae:	4299      	cmp	r1, r3
 80089b0:	d004      	beq.n	80089bc <cleanup_stdio+0x30>
 80089b2:	4620      	mov	r0, r4
 80089b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b8:	f002 bda8 	b.w	800b50c <_fflush_r>
 80089bc:	bd10      	pop	{r4, pc}
 80089be:	bf00      	nop
 80089c0:	20000838 	.word	0x20000838
 80089c4:	200008a0 	.word	0x200008a0
 80089c8:	20000908 	.word	0x20000908

080089cc <global_stdio_init.part.0>:
 80089cc:	b510      	push	{r4, lr}
 80089ce:	4b0b      	ldr	r3, [pc, #44]	@ (80089fc <global_stdio_init.part.0+0x30>)
 80089d0:	4c0b      	ldr	r4, [pc, #44]	@ (8008a00 <global_stdio_init.part.0+0x34>)
 80089d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008a04 <global_stdio_init.part.0+0x38>)
 80089d4:	4620      	mov	r0, r4
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	2104      	movs	r1, #4
 80089da:	2200      	movs	r2, #0
 80089dc:	f7ff ff94 	bl	8008908 <std>
 80089e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80089e4:	2201      	movs	r2, #1
 80089e6:	2109      	movs	r1, #9
 80089e8:	f7ff ff8e 	bl	8008908 <std>
 80089ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80089f0:	2202      	movs	r2, #2
 80089f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089f6:	2112      	movs	r1, #18
 80089f8:	f7ff bf86 	b.w	8008908 <std>
 80089fc:	20000970 	.word	0x20000970
 8008a00:	20000838 	.word	0x20000838
 8008a04:	08008975 	.word	0x08008975

08008a08 <__sfp_lock_acquire>:
 8008a08:	4801      	ldr	r0, [pc, #4]	@ (8008a10 <__sfp_lock_acquire+0x8>)
 8008a0a:	f000 b920 	b.w	8008c4e <__retarget_lock_acquire_recursive>
 8008a0e:	bf00      	nop
 8008a10:	20000979 	.word	0x20000979

08008a14 <__sfp_lock_release>:
 8008a14:	4801      	ldr	r0, [pc, #4]	@ (8008a1c <__sfp_lock_release+0x8>)
 8008a16:	f000 b91b 	b.w	8008c50 <__retarget_lock_release_recursive>
 8008a1a:	bf00      	nop
 8008a1c:	20000979 	.word	0x20000979

08008a20 <__sinit>:
 8008a20:	b510      	push	{r4, lr}
 8008a22:	4604      	mov	r4, r0
 8008a24:	f7ff fff0 	bl	8008a08 <__sfp_lock_acquire>
 8008a28:	6a23      	ldr	r3, [r4, #32]
 8008a2a:	b11b      	cbz	r3, 8008a34 <__sinit+0x14>
 8008a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a30:	f7ff bff0 	b.w	8008a14 <__sfp_lock_release>
 8008a34:	4b04      	ldr	r3, [pc, #16]	@ (8008a48 <__sinit+0x28>)
 8008a36:	6223      	str	r3, [r4, #32]
 8008a38:	4b04      	ldr	r3, [pc, #16]	@ (8008a4c <__sinit+0x2c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1f5      	bne.n	8008a2c <__sinit+0xc>
 8008a40:	f7ff ffc4 	bl	80089cc <global_stdio_init.part.0>
 8008a44:	e7f2      	b.n	8008a2c <__sinit+0xc>
 8008a46:	bf00      	nop
 8008a48:	0800898d 	.word	0x0800898d
 8008a4c:	20000970 	.word	0x20000970

08008a50 <_fwalk_sglue>:
 8008a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a54:	4607      	mov	r7, r0
 8008a56:	4688      	mov	r8, r1
 8008a58:	4614      	mov	r4, r2
 8008a5a:	2600      	movs	r6, #0
 8008a5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a60:	f1b9 0901 	subs.w	r9, r9, #1
 8008a64:	d505      	bpl.n	8008a72 <_fwalk_sglue+0x22>
 8008a66:	6824      	ldr	r4, [r4, #0]
 8008a68:	2c00      	cmp	r4, #0
 8008a6a:	d1f7      	bne.n	8008a5c <_fwalk_sglue+0xc>
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a72:	89ab      	ldrh	r3, [r5, #12]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d907      	bls.n	8008a88 <_fwalk_sglue+0x38>
 8008a78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	d003      	beq.n	8008a88 <_fwalk_sglue+0x38>
 8008a80:	4629      	mov	r1, r5
 8008a82:	4638      	mov	r0, r7
 8008a84:	47c0      	blx	r8
 8008a86:	4306      	orrs	r6, r0
 8008a88:	3568      	adds	r5, #104	@ 0x68
 8008a8a:	e7e9      	b.n	8008a60 <_fwalk_sglue+0x10>

08008a8c <siprintf>:
 8008a8c:	b40e      	push	{r1, r2, r3}
 8008a8e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008a92:	b500      	push	{lr}
 8008a94:	b09c      	sub	sp, #112	@ 0x70
 8008a96:	ab1d      	add	r3, sp, #116	@ 0x74
 8008a98:	9002      	str	r0, [sp, #8]
 8008a9a:	9006      	str	r0, [sp, #24]
 8008a9c:	9107      	str	r1, [sp, #28]
 8008a9e:	9104      	str	r1, [sp, #16]
 8008aa0:	4808      	ldr	r0, [pc, #32]	@ (8008ac4 <siprintf+0x38>)
 8008aa2:	4909      	ldr	r1, [pc, #36]	@ (8008ac8 <siprintf+0x3c>)
 8008aa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa8:	9105      	str	r1, [sp, #20]
 8008aaa:	6800      	ldr	r0, [r0, #0]
 8008aac:	a902      	add	r1, sp, #8
 8008aae:	9301      	str	r3, [sp, #4]
 8008ab0:	f002 fbb0 	bl	800b214 <_svfiprintf_r>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	701a      	strb	r2, [r3, #0]
 8008aba:	b01c      	add	sp, #112	@ 0x70
 8008abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ac0:	b003      	add	sp, #12
 8008ac2:	4770      	bx	lr
 8008ac4:	20000040 	.word	0x20000040
 8008ac8:	ffff0208 	.word	0xffff0208

08008acc <__sread>:
 8008acc:	b510      	push	{r4, lr}
 8008ace:	460c      	mov	r4, r1
 8008ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ad4:	f000 f86c 	bl	8008bb0 <_read_r>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	bfab      	itete	ge
 8008adc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ade:	89a3      	ldrhlt	r3, [r4, #12]
 8008ae0:	181b      	addge	r3, r3, r0
 8008ae2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ae6:	bfac      	ite	ge
 8008ae8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008aea:	81a3      	strhlt	r3, [r4, #12]
 8008aec:	bd10      	pop	{r4, pc}

08008aee <__swrite>:
 8008aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af2:	461f      	mov	r7, r3
 8008af4:	898b      	ldrh	r3, [r1, #12]
 8008af6:	4605      	mov	r5, r0
 8008af8:	05db      	lsls	r3, r3, #23
 8008afa:	460c      	mov	r4, r1
 8008afc:	4616      	mov	r6, r2
 8008afe:	d505      	bpl.n	8008b0c <__swrite+0x1e>
 8008b00:	2302      	movs	r3, #2
 8008b02:	2200      	movs	r2, #0
 8008b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b08:	f000 f840 	bl	8008b8c <_lseek_r>
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	4632      	mov	r2, r6
 8008b10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b14:	81a3      	strh	r3, [r4, #12]
 8008b16:	4628      	mov	r0, r5
 8008b18:	463b      	mov	r3, r7
 8008b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b22:	f000 b857 	b.w	8008bd4 <_write_r>

08008b26 <__sseek>:
 8008b26:	b510      	push	{r4, lr}
 8008b28:	460c      	mov	r4, r1
 8008b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b2e:	f000 f82d 	bl	8008b8c <_lseek_r>
 8008b32:	1c43      	adds	r3, r0, #1
 8008b34:	89a3      	ldrh	r3, [r4, #12]
 8008b36:	bf15      	itete	ne
 8008b38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008b3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008b3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008b42:	81a3      	strheq	r3, [r4, #12]
 8008b44:	bf18      	it	ne
 8008b46:	81a3      	strhne	r3, [r4, #12]
 8008b48:	bd10      	pop	{r4, pc}

08008b4a <__sclose>:
 8008b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b4e:	f000 b80d 	b.w	8008b6c <_close_r>

08008b52 <memset>:
 8008b52:	4603      	mov	r3, r0
 8008b54:	4402      	add	r2, r0
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d100      	bne.n	8008b5c <memset+0xa>
 8008b5a:	4770      	bx	lr
 8008b5c:	f803 1b01 	strb.w	r1, [r3], #1
 8008b60:	e7f9      	b.n	8008b56 <memset+0x4>
	...

08008b64 <_localeconv_r>:
 8008b64:	4800      	ldr	r0, [pc, #0]	@ (8008b68 <_localeconv_r+0x4>)
 8008b66:	4770      	bx	lr
 8008b68:	20000180 	.word	0x20000180

08008b6c <_close_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	2300      	movs	r3, #0
 8008b70:	4d05      	ldr	r5, [pc, #20]	@ (8008b88 <_close_r+0x1c>)
 8008b72:	4604      	mov	r4, r0
 8008b74:	4608      	mov	r0, r1
 8008b76:	602b      	str	r3, [r5, #0]
 8008b78:	f7fa f8ef 	bl	8002d5a <_close>
 8008b7c:	1c43      	adds	r3, r0, #1
 8008b7e:	d102      	bne.n	8008b86 <_close_r+0x1a>
 8008b80:	682b      	ldr	r3, [r5, #0]
 8008b82:	b103      	cbz	r3, 8008b86 <_close_r+0x1a>
 8008b84:	6023      	str	r3, [r4, #0]
 8008b86:	bd38      	pop	{r3, r4, r5, pc}
 8008b88:	20000974 	.word	0x20000974

08008b8c <_lseek_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4604      	mov	r4, r0
 8008b90:	4608      	mov	r0, r1
 8008b92:	4611      	mov	r1, r2
 8008b94:	2200      	movs	r2, #0
 8008b96:	4d05      	ldr	r5, [pc, #20]	@ (8008bac <_lseek_r+0x20>)
 8008b98:	602a      	str	r2, [r5, #0]
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	f7fa f901 	bl	8002da2 <_lseek>
 8008ba0:	1c43      	adds	r3, r0, #1
 8008ba2:	d102      	bne.n	8008baa <_lseek_r+0x1e>
 8008ba4:	682b      	ldr	r3, [r5, #0]
 8008ba6:	b103      	cbz	r3, 8008baa <_lseek_r+0x1e>
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	bd38      	pop	{r3, r4, r5, pc}
 8008bac:	20000974 	.word	0x20000974

08008bb0 <_read_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4604      	mov	r4, r0
 8008bb4:	4608      	mov	r0, r1
 8008bb6:	4611      	mov	r1, r2
 8008bb8:	2200      	movs	r2, #0
 8008bba:	4d05      	ldr	r5, [pc, #20]	@ (8008bd0 <_read_r+0x20>)
 8008bbc:	602a      	str	r2, [r5, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	f7fa f892 	bl	8002ce8 <_read>
 8008bc4:	1c43      	adds	r3, r0, #1
 8008bc6:	d102      	bne.n	8008bce <_read_r+0x1e>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	b103      	cbz	r3, 8008bce <_read_r+0x1e>
 8008bcc:	6023      	str	r3, [r4, #0]
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	20000974 	.word	0x20000974

08008bd4 <_write_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	4611      	mov	r1, r2
 8008bdc:	2200      	movs	r2, #0
 8008bde:	4d05      	ldr	r5, [pc, #20]	@ (8008bf4 <_write_r+0x20>)
 8008be0:	602a      	str	r2, [r5, #0]
 8008be2:	461a      	mov	r2, r3
 8008be4:	f7fa f89d 	bl	8002d22 <_write>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d102      	bne.n	8008bf2 <_write_r+0x1e>
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	b103      	cbz	r3, 8008bf2 <_write_r+0x1e>
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	bd38      	pop	{r3, r4, r5, pc}
 8008bf4:	20000974 	.word	0x20000974

08008bf8 <__errno>:
 8008bf8:	4b01      	ldr	r3, [pc, #4]	@ (8008c00 <__errno+0x8>)
 8008bfa:	6818      	ldr	r0, [r3, #0]
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	20000040 	.word	0x20000040

08008c04 <__libc_init_array>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	2600      	movs	r6, #0
 8008c08:	4d0c      	ldr	r5, [pc, #48]	@ (8008c3c <__libc_init_array+0x38>)
 8008c0a:	4c0d      	ldr	r4, [pc, #52]	@ (8008c40 <__libc_init_array+0x3c>)
 8008c0c:	1b64      	subs	r4, r4, r5
 8008c0e:	10a4      	asrs	r4, r4, #2
 8008c10:	42a6      	cmp	r6, r4
 8008c12:	d109      	bne.n	8008c28 <__libc_init_array+0x24>
 8008c14:	f004 f8ee 	bl	800cdf4 <_init>
 8008c18:	2600      	movs	r6, #0
 8008c1a:	4d0a      	ldr	r5, [pc, #40]	@ (8008c44 <__libc_init_array+0x40>)
 8008c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8008c48 <__libc_init_array+0x44>)
 8008c1e:	1b64      	subs	r4, r4, r5
 8008c20:	10a4      	asrs	r4, r4, #2
 8008c22:	42a6      	cmp	r6, r4
 8008c24:	d105      	bne.n	8008c32 <__libc_init_array+0x2e>
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c2c:	4798      	blx	r3
 8008c2e:	3601      	adds	r6, #1
 8008c30:	e7ee      	b.n	8008c10 <__libc_init_array+0xc>
 8008c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c36:	4798      	blx	r3
 8008c38:	3601      	adds	r6, #1
 8008c3a:	e7f2      	b.n	8008c22 <__libc_init_array+0x1e>
 8008c3c:	0800dae8 	.word	0x0800dae8
 8008c40:	0800dae8 	.word	0x0800dae8
 8008c44:	0800dae8 	.word	0x0800dae8
 8008c48:	0800daec 	.word	0x0800daec

08008c4c <__retarget_lock_init_recursive>:
 8008c4c:	4770      	bx	lr

08008c4e <__retarget_lock_acquire_recursive>:
 8008c4e:	4770      	bx	lr

08008c50 <__retarget_lock_release_recursive>:
 8008c50:	4770      	bx	lr

08008c52 <memchr>:
 8008c52:	4603      	mov	r3, r0
 8008c54:	b510      	push	{r4, lr}
 8008c56:	b2c9      	uxtb	r1, r1
 8008c58:	4402      	add	r2, r0
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	d101      	bne.n	8008c64 <memchr+0x12>
 8008c60:	2000      	movs	r0, #0
 8008c62:	e003      	b.n	8008c6c <memchr+0x1a>
 8008c64:	7804      	ldrb	r4, [r0, #0]
 8008c66:	3301      	adds	r3, #1
 8008c68:	428c      	cmp	r4, r1
 8008c6a:	d1f6      	bne.n	8008c5a <memchr+0x8>
 8008c6c:	bd10      	pop	{r4, pc}
	...

08008c70 <nanf>:
 8008c70:	4800      	ldr	r0, [pc, #0]	@ (8008c74 <nanf+0x4>)
 8008c72:	4770      	bx	lr
 8008c74:	7fc00000 	.word	0x7fc00000

08008c78 <quorem>:
 8008c78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c7c:	6903      	ldr	r3, [r0, #16]
 8008c7e:	690c      	ldr	r4, [r1, #16]
 8008c80:	4607      	mov	r7, r0
 8008c82:	42a3      	cmp	r3, r4
 8008c84:	db7e      	blt.n	8008d84 <quorem+0x10c>
 8008c86:	3c01      	subs	r4, #1
 8008c88:	00a3      	lsls	r3, r4, #2
 8008c8a:	f100 0514 	add.w	r5, r0, #20
 8008c8e:	f101 0814 	add.w	r8, r1, #20
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c98:	9301      	str	r3, [sp, #4]
 8008c9a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	fbb2 f6f3 	udiv	r6, r2, r3
 8008caa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cae:	d32e      	bcc.n	8008d0e <quorem+0x96>
 8008cb0:	f04f 0a00 	mov.w	sl, #0
 8008cb4:	46c4      	mov	ip, r8
 8008cb6:	46ae      	mov	lr, r5
 8008cb8:	46d3      	mov	fp, sl
 8008cba:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008cbe:	b298      	uxth	r0, r3
 8008cc0:	fb06 a000 	mla	r0, r6, r0, sl
 8008cc4:	0c1b      	lsrs	r3, r3, #16
 8008cc6:	0c02      	lsrs	r2, r0, #16
 8008cc8:	fb06 2303 	mla	r3, r6, r3, r2
 8008ccc:	f8de 2000 	ldr.w	r2, [lr]
 8008cd0:	b280      	uxth	r0, r0
 8008cd2:	b292      	uxth	r2, r2
 8008cd4:	1a12      	subs	r2, r2, r0
 8008cd6:	445a      	add	r2, fp
 8008cd8:	f8de 0000 	ldr.w	r0, [lr]
 8008cdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ce6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008cea:	b292      	uxth	r2, r2
 8008cec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008cf0:	45e1      	cmp	r9, ip
 8008cf2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008cf6:	f84e 2b04 	str.w	r2, [lr], #4
 8008cfa:	d2de      	bcs.n	8008cba <quorem+0x42>
 8008cfc:	9b00      	ldr	r3, [sp, #0]
 8008cfe:	58eb      	ldr	r3, [r5, r3]
 8008d00:	b92b      	cbnz	r3, 8008d0e <quorem+0x96>
 8008d02:	9b01      	ldr	r3, [sp, #4]
 8008d04:	3b04      	subs	r3, #4
 8008d06:	429d      	cmp	r5, r3
 8008d08:	461a      	mov	r2, r3
 8008d0a:	d32f      	bcc.n	8008d6c <quorem+0xf4>
 8008d0c:	613c      	str	r4, [r7, #16]
 8008d0e:	4638      	mov	r0, r7
 8008d10:	f001 f9c2 	bl	800a098 <__mcmp>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	db25      	blt.n	8008d64 <quorem+0xec>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d20:	f8d1 c000 	ldr.w	ip, [r1]
 8008d24:	fa1f fe82 	uxth.w	lr, r2
 8008d28:	fa1f f38c 	uxth.w	r3, ip
 8008d2c:	eba3 030e 	sub.w	r3, r3, lr
 8008d30:	4403      	add	r3, r0
 8008d32:	0c12      	lsrs	r2, r2, #16
 8008d34:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d38:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d42:	45c1      	cmp	r9, r8
 8008d44:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d48:	f841 3b04 	str.w	r3, [r1], #4
 8008d4c:	d2e6      	bcs.n	8008d1c <quorem+0xa4>
 8008d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d56:	b922      	cbnz	r2, 8008d62 <quorem+0xea>
 8008d58:	3b04      	subs	r3, #4
 8008d5a:	429d      	cmp	r5, r3
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	d30b      	bcc.n	8008d78 <quorem+0x100>
 8008d60:	613c      	str	r4, [r7, #16]
 8008d62:	3601      	adds	r6, #1
 8008d64:	4630      	mov	r0, r6
 8008d66:	b003      	add	sp, #12
 8008d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6c:	6812      	ldr	r2, [r2, #0]
 8008d6e:	3b04      	subs	r3, #4
 8008d70:	2a00      	cmp	r2, #0
 8008d72:	d1cb      	bne.n	8008d0c <quorem+0x94>
 8008d74:	3c01      	subs	r4, #1
 8008d76:	e7c6      	b.n	8008d06 <quorem+0x8e>
 8008d78:	6812      	ldr	r2, [r2, #0]
 8008d7a:	3b04      	subs	r3, #4
 8008d7c:	2a00      	cmp	r2, #0
 8008d7e:	d1ef      	bne.n	8008d60 <quorem+0xe8>
 8008d80:	3c01      	subs	r4, #1
 8008d82:	e7ea      	b.n	8008d5a <quorem+0xe2>
 8008d84:	2000      	movs	r0, #0
 8008d86:	e7ee      	b.n	8008d66 <quorem+0xee>

08008d88 <_dtoa_r>:
 8008d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	4614      	mov	r4, r2
 8008d8e:	461d      	mov	r5, r3
 8008d90:	69c7      	ldr	r7, [r0, #28]
 8008d92:	b097      	sub	sp, #92	@ 0x5c
 8008d94:	4683      	mov	fp, r0
 8008d96:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008d9a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008d9c:	b97f      	cbnz	r7, 8008dbe <_dtoa_r+0x36>
 8008d9e:	2010      	movs	r0, #16
 8008da0:	f000 fe02 	bl	80099a8 <malloc>
 8008da4:	4602      	mov	r2, r0
 8008da6:	f8cb 001c 	str.w	r0, [fp, #28]
 8008daa:	b920      	cbnz	r0, 8008db6 <_dtoa_r+0x2e>
 8008dac:	21ef      	movs	r1, #239	@ 0xef
 8008dae:	4ba8      	ldr	r3, [pc, #672]	@ (8009050 <_dtoa_r+0x2c8>)
 8008db0:	48a8      	ldr	r0, [pc, #672]	@ (8009054 <_dtoa_r+0x2cc>)
 8008db2:	f002 fc23 	bl	800b5fc <__assert_func>
 8008db6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008dba:	6007      	str	r7, [r0, #0]
 8008dbc:	60c7      	str	r7, [r0, #12]
 8008dbe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008dc2:	6819      	ldr	r1, [r3, #0]
 8008dc4:	b159      	cbz	r1, 8008dde <_dtoa_r+0x56>
 8008dc6:	685a      	ldr	r2, [r3, #4]
 8008dc8:	2301      	movs	r3, #1
 8008dca:	4093      	lsls	r3, r2
 8008dcc:	604a      	str	r2, [r1, #4]
 8008dce:	608b      	str	r3, [r1, #8]
 8008dd0:	4658      	mov	r0, fp
 8008dd2:	f000 fedf 	bl	8009b94 <_Bfree>
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	1e2b      	subs	r3, r5, #0
 8008de0:	bfaf      	iteee	ge
 8008de2:	2300      	movge	r3, #0
 8008de4:	2201      	movlt	r2, #1
 8008de6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008dea:	9303      	strlt	r3, [sp, #12]
 8008dec:	bfa8      	it	ge
 8008dee:	6033      	strge	r3, [r6, #0]
 8008df0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008df4:	4b98      	ldr	r3, [pc, #608]	@ (8009058 <_dtoa_r+0x2d0>)
 8008df6:	bfb8      	it	lt
 8008df8:	6032      	strlt	r2, [r6, #0]
 8008dfa:	ea33 0308 	bics.w	r3, r3, r8
 8008dfe:	d112      	bne.n	8008e26 <_dtoa_r+0x9e>
 8008e00:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e04:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e06:	6013      	str	r3, [r2, #0]
 8008e08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008e0c:	4323      	orrs	r3, r4
 8008e0e:	f000 8550 	beq.w	80098b2 <_dtoa_r+0xb2a>
 8008e12:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e14:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800905c <_dtoa_r+0x2d4>
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	f000 8552 	beq.w	80098c2 <_dtoa_r+0xb3a>
 8008e1e:	f10a 0303 	add.w	r3, sl, #3
 8008e22:	f000 bd4c 	b.w	80098be <_dtoa_r+0xb36>
 8008e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e2a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e32:	2200      	movs	r2, #0
 8008e34:	2300      	movs	r3, #0
 8008e36:	f7f7 fdb7 	bl	80009a8 <__aeabi_dcmpeq>
 8008e3a:	4607      	mov	r7, r0
 8008e3c:	b158      	cbz	r0, 8008e56 <_dtoa_r+0xce>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e42:	6013      	str	r3, [r2, #0]
 8008e44:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e46:	b113      	cbz	r3, 8008e4e <_dtoa_r+0xc6>
 8008e48:	4b85      	ldr	r3, [pc, #532]	@ (8009060 <_dtoa_r+0x2d8>)
 8008e4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008e4c:	6013      	str	r3, [r2, #0]
 8008e4e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8009064 <_dtoa_r+0x2dc>
 8008e52:	f000 bd36 	b.w	80098c2 <_dtoa_r+0xb3a>
 8008e56:	ab14      	add	r3, sp, #80	@ 0x50
 8008e58:	9301      	str	r3, [sp, #4]
 8008e5a:	ab15      	add	r3, sp, #84	@ 0x54
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	4658      	mov	r0, fp
 8008e60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e64:	f001 fa30 	bl	800a2c8 <__d2b>
 8008e68:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008e6c:	4681      	mov	r9, r0
 8008e6e:	2e00      	cmp	r6, #0
 8008e70:	d077      	beq.n	8008f62 <_dtoa_r+0x1da>
 8008e72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e78:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e80:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008e84:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008e88:	9712      	str	r7, [sp, #72]	@ 0x48
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	4b76      	ldr	r3, [pc, #472]	@ (8009068 <_dtoa_r+0x2e0>)
 8008e90:	f7f7 f96a 	bl	8000168 <__aeabi_dsub>
 8008e94:	a368      	add	r3, pc, #416	@ (adr r3, 8009038 <_dtoa_r+0x2b0>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	f7f7 fb1d 	bl	80004d8 <__aeabi_dmul>
 8008e9e:	a368      	add	r3, pc, #416	@ (adr r3, 8009040 <_dtoa_r+0x2b8>)
 8008ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea4:	f7f7 f962 	bl	800016c <__adddf3>
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	4630      	mov	r0, r6
 8008eac:	460d      	mov	r5, r1
 8008eae:	f7f7 faa9 	bl	8000404 <__aeabi_i2d>
 8008eb2:	a365      	add	r3, pc, #404	@ (adr r3, 8009048 <_dtoa_r+0x2c0>)
 8008eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb8:	f7f7 fb0e 	bl	80004d8 <__aeabi_dmul>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	f7f7 f952 	bl	800016c <__adddf3>
 8008ec8:	4604      	mov	r4, r0
 8008eca:	460d      	mov	r5, r1
 8008ecc:	f7f7 fdb4 	bl	8000a38 <__aeabi_d2iz>
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	4607      	mov	r7, r0
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	4629      	mov	r1, r5
 8008eda:	f7f7 fd6f 	bl	80009bc <__aeabi_dcmplt>
 8008ede:	b140      	cbz	r0, 8008ef2 <_dtoa_r+0x16a>
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	f7f7 fa8f 	bl	8000404 <__aeabi_i2d>
 8008ee6:	4622      	mov	r2, r4
 8008ee8:	462b      	mov	r3, r5
 8008eea:	f7f7 fd5d 	bl	80009a8 <__aeabi_dcmpeq>
 8008eee:	b900      	cbnz	r0, 8008ef2 <_dtoa_r+0x16a>
 8008ef0:	3f01      	subs	r7, #1
 8008ef2:	2f16      	cmp	r7, #22
 8008ef4:	d853      	bhi.n	8008f9e <_dtoa_r+0x216>
 8008ef6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008efa:	4b5c      	ldr	r3, [pc, #368]	@ (800906c <_dtoa_r+0x2e4>)
 8008efc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f04:	f7f7 fd5a 	bl	80009bc <__aeabi_dcmplt>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d04a      	beq.n	8008fa2 <_dtoa_r+0x21a>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	3f01      	subs	r7, #1
 8008f10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f14:	1b9b      	subs	r3, r3, r6
 8008f16:	1e5a      	subs	r2, r3, #1
 8008f18:	bf46      	itte	mi
 8008f1a:	f1c3 0801 	rsbmi	r8, r3, #1
 8008f1e:	2300      	movmi	r3, #0
 8008f20:	f04f 0800 	movpl.w	r8, #0
 8008f24:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f26:	bf48      	it	mi
 8008f28:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008f2a:	2f00      	cmp	r7, #0
 8008f2c:	db3b      	blt.n	8008fa6 <_dtoa_r+0x21e>
 8008f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f30:	970e      	str	r7, [sp, #56]	@ 0x38
 8008f32:	443b      	add	r3, r7
 8008f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f36:	2300      	movs	r3, #0
 8008f38:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f3c:	2b09      	cmp	r3, #9
 8008f3e:	d866      	bhi.n	800900e <_dtoa_r+0x286>
 8008f40:	2b05      	cmp	r3, #5
 8008f42:	bfc4      	itt	gt
 8008f44:	3b04      	subgt	r3, #4
 8008f46:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008f48:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f4a:	bfc8      	it	gt
 8008f4c:	2400      	movgt	r4, #0
 8008f4e:	f1a3 0302 	sub.w	r3, r3, #2
 8008f52:	bfd8      	it	le
 8008f54:	2401      	movle	r4, #1
 8008f56:	2b03      	cmp	r3, #3
 8008f58:	d864      	bhi.n	8009024 <_dtoa_r+0x29c>
 8008f5a:	e8df f003 	tbb	[pc, r3]
 8008f5e:	382b      	.short	0x382b
 8008f60:	5636      	.short	0x5636
 8008f62:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008f66:	441e      	add	r6, r3
 8008f68:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f6c:	2b20      	cmp	r3, #32
 8008f6e:	bfc1      	itttt	gt
 8008f70:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f74:	fa08 f803 	lslgt.w	r8, r8, r3
 8008f78:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008f7c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008f80:	bfd6      	itet	le
 8008f82:	f1c3 0320 	rsble	r3, r3, #32
 8008f86:	ea48 0003 	orrgt.w	r0, r8, r3
 8008f8a:	fa04 f003 	lslle.w	r0, r4, r3
 8008f8e:	f7f7 fa29 	bl	80003e4 <__aeabi_ui2d>
 8008f92:	2201      	movs	r2, #1
 8008f94:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008f98:	3e01      	subs	r6, #1
 8008f9a:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f9c:	e775      	b.n	8008e8a <_dtoa_r+0x102>
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e7b6      	b.n	8008f10 <_dtoa_r+0x188>
 8008fa2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008fa4:	e7b5      	b.n	8008f12 <_dtoa_r+0x18a>
 8008fa6:	427b      	negs	r3, r7
 8008fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008faa:	2300      	movs	r3, #0
 8008fac:	eba8 0807 	sub.w	r8, r8, r7
 8008fb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008fb2:	e7c2      	b.n	8008f3a <_dtoa_r+0x1b2>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	dc35      	bgt.n	800902a <_dtoa_r+0x2a2>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008fc6:	9221      	str	r2, [sp, #132]	@ 0x84
 8008fc8:	e00b      	b.n	8008fe2 <_dtoa_r+0x25a>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e7f3      	b.n	8008fb6 <_dtoa_r+0x22e>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fd4:	18fb      	adds	r3, r7, r3
 8008fd6:	9308      	str	r3, [sp, #32]
 8008fd8:	3301      	adds	r3, #1
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	9307      	str	r3, [sp, #28]
 8008fde:	bfb8      	it	lt
 8008fe0:	2301      	movlt	r3, #1
 8008fe2:	2100      	movs	r1, #0
 8008fe4:	2204      	movs	r2, #4
 8008fe6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008fea:	f102 0514 	add.w	r5, r2, #20
 8008fee:	429d      	cmp	r5, r3
 8008ff0:	d91f      	bls.n	8009032 <_dtoa_r+0x2aa>
 8008ff2:	6041      	str	r1, [r0, #4]
 8008ff4:	4658      	mov	r0, fp
 8008ff6:	f000 fd8d 	bl	8009b14 <_Balloc>
 8008ffa:	4682      	mov	sl, r0
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d139      	bne.n	8009074 <_dtoa_r+0x2ec>
 8009000:	4602      	mov	r2, r0
 8009002:	f240 11af 	movw	r1, #431	@ 0x1af
 8009006:	4b1a      	ldr	r3, [pc, #104]	@ (8009070 <_dtoa_r+0x2e8>)
 8009008:	e6d2      	b.n	8008db0 <_dtoa_r+0x28>
 800900a:	2301      	movs	r3, #1
 800900c:	e7e0      	b.n	8008fd0 <_dtoa_r+0x248>
 800900e:	2401      	movs	r4, #1
 8009010:	2300      	movs	r3, #0
 8009012:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009014:	9320      	str	r3, [sp, #128]	@ 0x80
 8009016:	f04f 33ff 	mov.w	r3, #4294967295
 800901a:	2200      	movs	r2, #0
 800901c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009020:	2312      	movs	r3, #18
 8009022:	e7d0      	b.n	8008fc6 <_dtoa_r+0x23e>
 8009024:	2301      	movs	r3, #1
 8009026:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009028:	e7f5      	b.n	8009016 <_dtoa_r+0x28e>
 800902a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800902c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009030:	e7d7      	b.n	8008fe2 <_dtoa_r+0x25a>
 8009032:	3101      	adds	r1, #1
 8009034:	0052      	lsls	r2, r2, #1
 8009036:	e7d8      	b.n	8008fea <_dtoa_r+0x262>
 8009038:	636f4361 	.word	0x636f4361
 800903c:	3fd287a7 	.word	0x3fd287a7
 8009040:	8b60c8b3 	.word	0x8b60c8b3
 8009044:	3fc68a28 	.word	0x3fc68a28
 8009048:	509f79fb 	.word	0x509f79fb
 800904c:	3fd34413 	.word	0x3fd34413
 8009050:	0800d688 	.word	0x0800d688
 8009054:	0800d69f 	.word	0x0800d69f
 8009058:	7ff00000 	.word	0x7ff00000
 800905c:	0800d684 	.word	0x0800d684
 8009060:	0800d653 	.word	0x0800d653
 8009064:	0800d652 	.word	0x0800d652
 8009068:	3ff80000 	.word	0x3ff80000
 800906c:	0800d798 	.word	0x0800d798
 8009070:	0800d6f7 	.word	0x0800d6f7
 8009074:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009078:	6018      	str	r0, [r3, #0]
 800907a:	9b07      	ldr	r3, [sp, #28]
 800907c:	2b0e      	cmp	r3, #14
 800907e:	f200 80a4 	bhi.w	80091ca <_dtoa_r+0x442>
 8009082:	2c00      	cmp	r4, #0
 8009084:	f000 80a1 	beq.w	80091ca <_dtoa_r+0x442>
 8009088:	2f00      	cmp	r7, #0
 800908a:	dd33      	ble.n	80090f4 <_dtoa_r+0x36c>
 800908c:	4b86      	ldr	r3, [pc, #536]	@ (80092a8 <_dtoa_r+0x520>)
 800908e:	f007 020f 	and.w	r2, r7, #15
 8009092:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009096:	05f8      	lsls	r0, r7, #23
 8009098:	e9d3 3400 	ldrd	r3, r4, [r3]
 800909c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80090a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090a4:	d516      	bpl.n	80090d4 <_dtoa_r+0x34c>
 80090a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090aa:	4b80      	ldr	r3, [pc, #512]	@ (80092ac <_dtoa_r+0x524>)
 80090ac:	2603      	movs	r6, #3
 80090ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090b2:	f7f7 fb3b 	bl	800072c <__aeabi_ddiv>
 80090b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090ba:	f004 040f 	and.w	r4, r4, #15
 80090be:	4d7b      	ldr	r5, [pc, #492]	@ (80092ac <_dtoa_r+0x524>)
 80090c0:	b954      	cbnz	r4, 80090d8 <_dtoa_r+0x350>
 80090c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090ca:	f7f7 fb2f 	bl	800072c <__aeabi_ddiv>
 80090ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090d2:	e028      	b.n	8009126 <_dtoa_r+0x39e>
 80090d4:	2602      	movs	r6, #2
 80090d6:	e7f2      	b.n	80090be <_dtoa_r+0x336>
 80090d8:	07e1      	lsls	r1, r4, #31
 80090da:	d508      	bpl.n	80090ee <_dtoa_r+0x366>
 80090dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090e4:	f7f7 f9f8 	bl	80004d8 <__aeabi_dmul>
 80090e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090ec:	3601      	adds	r6, #1
 80090ee:	1064      	asrs	r4, r4, #1
 80090f0:	3508      	adds	r5, #8
 80090f2:	e7e5      	b.n	80090c0 <_dtoa_r+0x338>
 80090f4:	f000 80d2 	beq.w	800929c <_dtoa_r+0x514>
 80090f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090fc:	427c      	negs	r4, r7
 80090fe:	4b6a      	ldr	r3, [pc, #424]	@ (80092a8 <_dtoa_r+0x520>)
 8009100:	f004 020f 	and.w	r2, r4, #15
 8009104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910c:	f7f7 f9e4 	bl	80004d8 <__aeabi_dmul>
 8009110:	2602      	movs	r6, #2
 8009112:	2300      	movs	r3, #0
 8009114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009118:	4d64      	ldr	r5, [pc, #400]	@ (80092ac <_dtoa_r+0x524>)
 800911a:	1124      	asrs	r4, r4, #4
 800911c:	2c00      	cmp	r4, #0
 800911e:	f040 80b2 	bne.w	8009286 <_dtoa_r+0x4fe>
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1d3      	bne.n	80090ce <_dtoa_r+0x346>
 8009126:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800912a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 80b7 	beq.w	80092a0 <_dtoa_r+0x518>
 8009132:	2200      	movs	r2, #0
 8009134:	4620      	mov	r0, r4
 8009136:	4629      	mov	r1, r5
 8009138:	4b5d      	ldr	r3, [pc, #372]	@ (80092b0 <_dtoa_r+0x528>)
 800913a:	f7f7 fc3f 	bl	80009bc <__aeabi_dcmplt>
 800913e:	2800      	cmp	r0, #0
 8009140:	f000 80ae 	beq.w	80092a0 <_dtoa_r+0x518>
 8009144:	9b07      	ldr	r3, [sp, #28]
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 80aa 	beq.w	80092a0 <_dtoa_r+0x518>
 800914c:	9b08      	ldr	r3, [sp, #32]
 800914e:	2b00      	cmp	r3, #0
 8009150:	dd37      	ble.n	80091c2 <_dtoa_r+0x43a>
 8009152:	1e7b      	subs	r3, r7, #1
 8009154:	4620      	mov	r0, r4
 8009156:	9304      	str	r3, [sp, #16]
 8009158:	2200      	movs	r2, #0
 800915a:	4629      	mov	r1, r5
 800915c:	4b55      	ldr	r3, [pc, #340]	@ (80092b4 <_dtoa_r+0x52c>)
 800915e:	f7f7 f9bb 	bl	80004d8 <__aeabi_dmul>
 8009162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009166:	9c08      	ldr	r4, [sp, #32]
 8009168:	3601      	adds	r6, #1
 800916a:	4630      	mov	r0, r6
 800916c:	f7f7 f94a 	bl	8000404 <__aeabi_i2d>
 8009170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009174:	f7f7 f9b0 	bl	80004d8 <__aeabi_dmul>
 8009178:	2200      	movs	r2, #0
 800917a:	4b4f      	ldr	r3, [pc, #316]	@ (80092b8 <_dtoa_r+0x530>)
 800917c:	f7f6 fff6 	bl	800016c <__adddf3>
 8009180:	4605      	mov	r5, r0
 8009182:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009186:	2c00      	cmp	r4, #0
 8009188:	f040 809a 	bne.w	80092c0 <_dtoa_r+0x538>
 800918c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009190:	2200      	movs	r2, #0
 8009192:	4b4a      	ldr	r3, [pc, #296]	@ (80092bc <_dtoa_r+0x534>)
 8009194:	f7f6 ffe8 	bl	8000168 <__aeabi_dsub>
 8009198:	4602      	mov	r2, r0
 800919a:	460b      	mov	r3, r1
 800919c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091a0:	462a      	mov	r2, r5
 80091a2:	4633      	mov	r3, r6
 80091a4:	f7f7 fc28 	bl	80009f8 <__aeabi_dcmpgt>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	f040 828e 	bne.w	80096ca <_dtoa_r+0x942>
 80091ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091b2:	462a      	mov	r2, r5
 80091b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80091b8:	f7f7 fc00 	bl	80009bc <__aeabi_dcmplt>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f040 8127 	bne.w	8009410 <_dtoa_r+0x688>
 80091c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80091c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f2c0 8163 	blt.w	8009498 <_dtoa_r+0x710>
 80091d2:	2f0e      	cmp	r7, #14
 80091d4:	f300 8160 	bgt.w	8009498 <_dtoa_r+0x710>
 80091d8:	4b33      	ldr	r3, [pc, #204]	@ (80092a8 <_dtoa_r+0x520>)
 80091da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	da03      	bge.n	80091f4 <_dtoa_r+0x46c>
 80091ec:	9b07      	ldr	r3, [sp, #28]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f340 8100 	ble.w	80093f4 <_dtoa_r+0x66c>
 80091f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80091f8:	4656      	mov	r6, sl
 80091fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091fe:	4620      	mov	r0, r4
 8009200:	4629      	mov	r1, r5
 8009202:	f7f7 fa93 	bl	800072c <__aeabi_ddiv>
 8009206:	f7f7 fc17 	bl	8000a38 <__aeabi_d2iz>
 800920a:	4680      	mov	r8, r0
 800920c:	f7f7 f8fa 	bl	8000404 <__aeabi_i2d>
 8009210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009214:	f7f7 f960 	bl	80004d8 <__aeabi_dmul>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4620      	mov	r0, r4
 800921e:	4629      	mov	r1, r5
 8009220:	f7f6 ffa2 	bl	8000168 <__aeabi_dsub>
 8009224:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009228:	9d07      	ldr	r5, [sp, #28]
 800922a:	f806 4b01 	strb.w	r4, [r6], #1
 800922e:	eba6 040a 	sub.w	r4, r6, sl
 8009232:	42a5      	cmp	r5, r4
 8009234:	4602      	mov	r2, r0
 8009236:	460b      	mov	r3, r1
 8009238:	f040 8116 	bne.w	8009468 <_dtoa_r+0x6e0>
 800923c:	f7f6 ff96 	bl	800016c <__adddf3>
 8009240:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009244:	4604      	mov	r4, r0
 8009246:	460d      	mov	r5, r1
 8009248:	f7f7 fbd6 	bl	80009f8 <__aeabi_dcmpgt>
 800924c:	2800      	cmp	r0, #0
 800924e:	f040 80f8 	bne.w	8009442 <_dtoa_r+0x6ba>
 8009252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009256:	4620      	mov	r0, r4
 8009258:	4629      	mov	r1, r5
 800925a:	f7f7 fba5 	bl	80009a8 <__aeabi_dcmpeq>
 800925e:	b118      	cbz	r0, 8009268 <_dtoa_r+0x4e0>
 8009260:	f018 0f01 	tst.w	r8, #1
 8009264:	f040 80ed 	bne.w	8009442 <_dtoa_r+0x6ba>
 8009268:	4649      	mov	r1, r9
 800926a:	4658      	mov	r0, fp
 800926c:	f000 fc92 	bl	8009b94 <_Bfree>
 8009270:	2300      	movs	r3, #0
 8009272:	7033      	strb	r3, [r6, #0]
 8009274:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009276:	3701      	adds	r7, #1
 8009278:	601f      	str	r7, [r3, #0]
 800927a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800927c:	2b00      	cmp	r3, #0
 800927e:	f000 8320 	beq.w	80098c2 <_dtoa_r+0xb3a>
 8009282:	601e      	str	r6, [r3, #0]
 8009284:	e31d      	b.n	80098c2 <_dtoa_r+0xb3a>
 8009286:	07e2      	lsls	r2, r4, #31
 8009288:	d505      	bpl.n	8009296 <_dtoa_r+0x50e>
 800928a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800928e:	f7f7 f923 	bl	80004d8 <__aeabi_dmul>
 8009292:	2301      	movs	r3, #1
 8009294:	3601      	adds	r6, #1
 8009296:	1064      	asrs	r4, r4, #1
 8009298:	3508      	adds	r5, #8
 800929a:	e73f      	b.n	800911c <_dtoa_r+0x394>
 800929c:	2602      	movs	r6, #2
 800929e:	e742      	b.n	8009126 <_dtoa_r+0x39e>
 80092a0:	9c07      	ldr	r4, [sp, #28]
 80092a2:	9704      	str	r7, [sp, #16]
 80092a4:	e761      	b.n	800916a <_dtoa_r+0x3e2>
 80092a6:	bf00      	nop
 80092a8:	0800d798 	.word	0x0800d798
 80092ac:	0800d770 	.word	0x0800d770
 80092b0:	3ff00000 	.word	0x3ff00000
 80092b4:	40240000 	.word	0x40240000
 80092b8:	401c0000 	.word	0x401c0000
 80092bc:	40140000 	.word	0x40140000
 80092c0:	4b70      	ldr	r3, [pc, #448]	@ (8009484 <_dtoa_r+0x6fc>)
 80092c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092cc:	4454      	add	r4, sl
 80092ce:	2900      	cmp	r1, #0
 80092d0:	d045      	beq.n	800935e <_dtoa_r+0x5d6>
 80092d2:	2000      	movs	r0, #0
 80092d4:	496c      	ldr	r1, [pc, #432]	@ (8009488 <_dtoa_r+0x700>)
 80092d6:	f7f7 fa29 	bl	800072c <__aeabi_ddiv>
 80092da:	4633      	mov	r3, r6
 80092dc:	462a      	mov	r2, r5
 80092de:	f7f6 ff43 	bl	8000168 <__aeabi_dsub>
 80092e2:	4656      	mov	r6, sl
 80092e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80092e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092ec:	f7f7 fba4 	bl	8000a38 <__aeabi_d2iz>
 80092f0:	4605      	mov	r5, r0
 80092f2:	f7f7 f887 	bl	8000404 <__aeabi_i2d>
 80092f6:	4602      	mov	r2, r0
 80092f8:	460b      	mov	r3, r1
 80092fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092fe:	f7f6 ff33 	bl	8000168 <__aeabi_dsub>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	3530      	adds	r5, #48	@ 0x30
 8009308:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800930c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009310:	f806 5b01 	strb.w	r5, [r6], #1
 8009314:	f7f7 fb52 	bl	80009bc <__aeabi_dcmplt>
 8009318:	2800      	cmp	r0, #0
 800931a:	d163      	bne.n	80093e4 <_dtoa_r+0x65c>
 800931c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009320:	2000      	movs	r0, #0
 8009322:	495a      	ldr	r1, [pc, #360]	@ (800948c <_dtoa_r+0x704>)
 8009324:	f7f6 ff20 	bl	8000168 <__aeabi_dsub>
 8009328:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800932c:	f7f7 fb46 	bl	80009bc <__aeabi_dcmplt>
 8009330:	2800      	cmp	r0, #0
 8009332:	f040 8087 	bne.w	8009444 <_dtoa_r+0x6bc>
 8009336:	42a6      	cmp	r6, r4
 8009338:	f43f af43 	beq.w	80091c2 <_dtoa_r+0x43a>
 800933c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009340:	2200      	movs	r2, #0
 8009342:	4b53      	ldr	r3, [pc, #332]	@ (8009490 <_dtoa_r+0x708>)
 8009344:	f7f7 f8c8 	bl	80004d8 <__aeabi_dmul>
 8009348:	2200      	movs	r2, #0
 800934a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800934e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009352:	4b4f      	ldr	r3, [pc, #316]	@ (8009490 <_dtoa_r+0x708>)
 8009354:	f7f7 f8c0 	bl	80004d8 <__aeabi_dmul>
 8009358:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800935c:	e7c4      	b.n	80092e8 <_dtoa_r+0x560>
 800935e:	4631      	mov	r1, r6
 8009360:	4628      	mov	r0, r5
 8009362:	f7f7 f8b9 	bl	80004d8 <__aeabi_dmul>
 8009366:	4656      	mov	r6, sl
 8009368:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800936c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800936e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009372:	f7f7 fb61 	bl	8000a38 <__aeabi_d2iz>
 8009376:	4605      	mov	r5, r0
 8009378:	f7f7 f844 	bl	8000404 <__aeabi_i2d>
 800937c:	4602      	mov	r2, r0
 800937e:	460b      	mov	r3, r1
 8009380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009384:	f7f6 fef0 	bl	8000168 <__aeabi_dsub>
 8009388:	4602      	mov	r2, r0
 800938a:	460b      	mov	r3, r1
 800938c:	3530      	adds	r5, #48	@ 0x30
 800938e:	f806 5b01 	strb.w	r5, [r6], #1
 8009392:	42a6      	cmp	r6, r4
 8009394:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009398:	f04f 0200 	mov.w	r2, #0
 800939c:	d124      	bne.n	80093e8 <_dtoa_r+0x660>
 800939e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80093a2:	4b39      	ldr	r3, [pc, #228]	@ (8009488 <_dtoa_r+0x700>)
 80093a4:	f7f6 fee2 	bl	800016c <__adddf3>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093b0:	f7f7 fb22 	bl	80009f8 <__aeabi_dcmpgt>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	d145      	bne.n	8009444 <_dtoa_r+0x6bc>
 80093b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093bc:	2000      	movs	r0, #0
 80093be:	4932      	ldr	r1, [pc, #200]	@ (8009488 <_dtoa_r+0x700>)
 80093c0:	f7f6 fed2 	bl	8000168 <__aeabi_dsub>
 80093c4:	4602      	mov	r2, r0
 80093c6:	460b      	mov	r3, r1
 80093c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093cc:	f7f7 faf6 	bl	80009bc <__aeabi_dcmplt>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	f43f aef6 	beq.w	80091c2 <_dtoa_r+0x43a>
 80093d6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80093d8:	1e73      	subs	r3, r6, #1
 80093da:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80093e0:	2b30      	cmp	r3, #48	@ 0x30
 80093e2:	d0f8      	beq.n	80093d6 <_dtoa_r+0x64e>
 80093e4:	9f04      	ldr	r7, [sp, #16]
 80093e6:	e73f      	b.n	8009268 <_dtoa_r+0x4e0>
 80093e8:	4b29      	ldr	r3, [pc, #164]	@ (8009490 <_dtoa_r+0x708>)
 80093ea:	f7f7 f875 	bl	80004d8 <__aeabi_dmul>
 80093ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093f2:	e7bc      	b.n	800936e <_dtoa_r+0x5e6>
 80093f4:	d10c      	bne.n	8009410 <_dtoa_r+0x688>
 80093f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093fa:	2200      	movs	r2, #0
 80093fc:	4b25      	ldr	r3, [pc, #148]	@ (8009494 <_dtoa_r+0x70c>)
 80093fe:	f7f7 f86b 	bl	80004d8 <__aeabi_dmul>
 8009402:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009406:	f7f7 faed 	bl	80009e4 <__aeabi_dcmpge>
 800940a:	2800      	cmp	r0, #0
 800940c:	f000 815b 	beq.w	80096c6 <_dtoa_r+0x93e>
 8009410:	2400      	movs	r4, #0
 8009412:	4625      	mov	r5, r4
 8009414:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009416:	4656      	mov	r6, sl
 8009418:	43db      	mvns	r3, r3
 800941a:	9304      	str	r3, [sp, #16]
 800941c:	2700      	movs	r7, #0
 800941e:	4621      	mov	r1, r4
 8009420:	4658      	mov	r0, fp
 8009422:	f000 fbb7 	bl	8009b94 <_Bfree>
 8009426:	2d00      	cmp	r5, #0
 8009428:	d0dc      	beq.n	80093e4 <_dtoa_r+0x65c>
 800942a:	b12f      	cbz	r7, 8009438 <_dtoa_r+0x6b0>
 800942c:	42af      	cmp	r7, r5
 800942e:	d003      	beq.n	8009438 <_dtoa_r+0x6b0>
 8009430:	4639      	mov	r1, r7
 8009432:	4658      	mov	r0, fp
 8009434:	f000 fbae 	bl	8009b94 <_Bfree>
 8009438:	4629      	mov	r1, r5
 800943a:	4658      	mov	r0, fp
 800943c:	f000 fbaa 	bl	8009b94 <_Bfree>
 8009440:	e7d0      	b.n	80093e4 <_dtoa_r+0x65c>
 8009442:	9704      	str	r7, [sp, #16]
 8009444:	4633      	mov	r3, r6
 8009446:	461e      	mov	r6, r3
 8009448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800944c:	2a39      	cmp	r2, #57	@ 0x39
 800944e:	d107      	bne.n	8009460 <_dtoa_r+0x6d8>
 8009450:	459a      	cmp	sl, r3
 8009452:	d1f8      	bne.n	8009446 <_dtoa_r+0x6be>
 8009454:	9a04      	ldr	r2, [sp, #16]
 8009456:	3201      	adds	r2, #1
 8009458:	9204      	str	r2, [sp, #16]
 800945a:	2230      	movs	r2, #48	@ 0x30
 800945c:	f88a 2000 	strb.w	r2, [sl]
 8009460:	781a      	ldrb	r2, [r3, #0]
 8009462:	3201      	adds	r2, #1
 8009464:	701a      	strb	r2, [r3, #0]
 8009466:	e7bd      	b.n	80093e4 <_dtoa_r+0x65c>
 8009468:	2200      	movs	r2, #0
 800946a:	4b09      	ldr	r3, [pc, #36]	@ (8009490 <_dtoa_r+0x708>)
 800946c:	f7f7 f834 	bl	80004d8 <__aeabi_dmul>
 8009470:	2200      	movs	r2, #0
 8009472:	2300      	movs	r3, #0
 8009474:	4604      	mov	r4, r0
 8009476:	460d      	mov	r5, r1
 8009478:	f7f7 fa96 	bl	80009a8 <__aeabi_dcmpeq>
 800947c:	2800      	cmp	r0, #0
 800947e:	f43f aebc 	beq.w	80091fa <_dtoa_r+0x472>
 8009482:	e6f1      	b.n	8009268 <_dtoa_r+0x4e0>
 8009484:	0800d798 	.word	0x0800d798
 8009488:	3fe00000 	.word	0x3fe00000
 800948c:	3ff00000 	.word	0x3ff00000
 8009490:	40240000 	.word	0x40240000
 8009494:	40140000 	.word	0x40140000
 8009498:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800949a:	2a00      	cmp	r2, #0
 800949c:	f000 80db 	beq.w	8009656 <_dtoa_r+0x8ce>
 80094a0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80094a2:	2a01      	cmp	r2, #1
 80094a4:	f300 80bf 	bgt.w	8009626 <_dtoa_r+0x89e>
 80094a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80094aa:	2a00      	cmp	r2, #0
 80094ac:	f000 80b7 	beq.w	800961e <_dtoa_r+0x896>
 80094b0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80094b4:	4646      	mov	r6, r8
 80094b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ba:	2101      	movs	r1, #1
 80094bc:	441a      	add	r2, r3
 80094be:	4658      	mov	r0, fp
 80094c0:	4498      	add	r8, r3
 80094c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80094c4:	f000 fc64 	bl	8009d90 <__i2b>
 80094c8:	4605      	mov	r5, r0
 80094ca:	b15e      	cbz	r6, 80094e4 <_dtoa_r+0x75c>
 80094cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dd08      	ble.n	80094e4 <_dtoa_r+0x75c>
 80094d2:	42b3      	cmp	r3, r6
 80094d4:	bfa8      	it	ge
 80094d6:	4633      	movge	r3, r6
 80094d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094da:	eba8 0803 	sub.w	r8, r8, r3
 80094de:	1af6      	subs	r6, r6, r3
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094e6:	b1f3      	cbz	r3, 8009526 <_dtoa_r+0x79e>
 80094e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f000 80b7 	beq.w	800965e <_dtoa_r+0x8d6>
 80094f0:	b18c      	cbz	r4, 8009516 <_dtoa_r+0x78e>
 80094f2:	4629      	mov	r1, r5
 80094f4:	4622      	mov	r2, r4
 80094f6:	4658      	mov	r0, fp
 80094f8:	f000 fd08 	bl	8009f0c <__pow5mult>
 80094fc:	464a      	mov	r2, r9
 80094fe:	4601      	mov	r1, r0
 8009500:	4605      	mov	r5, r0
 8009502:	4658      	mov	r0, fp
 8009504:	f000 fc5a 	bl	8009dbc <__multiply>
 8009508:	4649      	mov	r1, r9
 800950a:	9004      	str	r0, [sp, #16]
 800950c:	4658      	mov	r0, fp
 800950e:	f000 fb41 	bl	8009b94 <_Bfree>
 8009512:	9b04      	ldr	r3, [sp, #16]
 8009514:	4699      	mov	r9, r3
 8009516:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009518:	1b1a      	subs	r2, r3, r4
 800951a:	d004      	beq.n	8009526 <_dtoa_r+0x79e>
 800951c:	4649      	mov	r1, r9
 800951e:	4658      	mov	r0, fp
 8009520:	f000 fcf4 	bl	8009f0c <__pow5mult>
 8009524:	4681      	mov	r9, r0
 8009526:	2101      	movs	r1, #1
 8009528:	4658      	mov	r0, fp
 800952a:	f000 fc31 	bl	8009d90 <__i2b>
 800952e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009530:	4604      	mov	r4, r0
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 81c9 	beq.w	80098ca <_dtoa_r+0xb42>
 8009538:	461a      	mov	r2, r3
 800953a:	4601      	mov	r1, r0
 800953c:	4658      	mov	r0, fp
 800953e:	f000 fce5 	bl	8009f0c <__pow5mult>
 8009542:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009544:	4604      	mov	r4, r0
 8009546:	2b01      	cmp	r3, #1
 8009548:	f300 808f 	bgt.w	800966a <_dtoa_r+0x8e2>
 800954c:	9b02      	ldr	r3, [sp, #8]
 800954e:	2b00      	cmp	r3, #0
 8009550:	f040 8087 	bne.w	8009662 <_dtoa_r+0x8da>
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800955a:	2b00      	cmp	r3, #0
 800955c:	f040 8083 	bne.w	8009666 <_dtoa_r+0x8de>
 8009560:	9b03      	ldr	r3, [sp, #12]
 8009562:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009566:	0d1b      	lsrs	r3, r3, #20
 8009568:	051b      	lsls	r3, r3, #20
 800956a:	b12b      	cbz	r3, 8009578 <_dtoa_r+0x7f0>
 800956c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800956e:	f108 0801 	add.w	r8, r8, #1
 8009572:	3301      	adds	r3, #1
 8009574:	9309      	str	r3, [sp, #36]	@ 0x24
 8009576:	2301      	movs	r3, #1
 8009578:	930a      	str	r3, [sp, #40]	@ 0x28
 800957a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 81aa 	beq.w	80098d6 <_dtoa_r+0xb4e>
 8009582:	6923      	ldr	r3, [r4, #16]
 8009584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009588:	6918      	ldr	r0, [r3, #16]
 800958a:	f000 fbb5 	bl	8009cf8 <__hi0bits>
 800958e:	f1c0 0020 	rsb	r0, r0, #32
 8009592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009594:	4418      	add	r0, r3
 8009596:	f010 001f 	ands.w	r0, r0, #31
 800959a:	d071      	beq.n	8009680 <_dtoa_r+0x8f8>
 800959c:	f1c0 0320 	rsb	r3, r0, #32
 80095a0:	2b04      	cmp	r3, #4
 80095a2:	dd65      	ble.n	8009670 <_dtoa_r+0x8e8>
 80095a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a6:	f1c0 001c 	rsb	r0, r0, #28
 80095aa:	4403      	add	r3, r0
 80095ac:	4480      	add	r8, r0
 80095ae:	4406      	add	r6, r0
 80095b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80095b2:	f1b8 0f00 	cmp.w	r8, #0
 80095b6:	dd05      	ble.n	80095c4 <_dtoa_r+0x83c>
 80095b8:	4649      	mov	r1, r9
 80095ba:	4642      	mov	r2, r8
 80095bc:	4658      	mov	r0, fp
 80095be:	f000 fcff 	bl	8009fc0 <__lshift>
 80095c2:	4681      	mov	r9, r0
 80095c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	dd05      	ble.n	80095d6 <_dtoa_r+0x84e>
 80095ca:	4621      	mov	r1, r4
 80095cc:	461a      	mov	r2, r3
 80095ce:	4658      	mov	r0, fp
 80095d0:	f000 fcf6 	bl	8009fc0 <__lshift>
 80095d4:	4604      	mov	r4, r0
 80095d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d053      	beq.n	8009684 <_dtoa_r+0x8fc>
 80095dc:	4621      	mov	r1, r4
 80095de:	4648      	mov	r0, r9
 80095e0:	f000 fd5a 	bl	800a098 <__mcmp>
 80095e4:	2800      	cmp	r0, #0
 80095e6:	da4d      	bge.n	8009684 <_dtoa_r+0x8fc>
 80095e8:	1e7b      	subs	r3, r7, #1
 80095ea:	4649      	mov	r1, r9
 80095ec:	9304      	str	r3, [sp, #16]
 80095ee:	220a      	movs	r2, #10
 80095f0:	2300      	movs	r3, #0
 80095f2:	4658      	mov	r0, fp
 80095f4:	f000 faf0 	bl	8009bd8 <__multadd>
 80095f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095fa:	4681      	mov	r9, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f000 816c 	beq.w	80098da <_dtoa_r+0xb52>
 8009602:	2300      	movs	r3, #0
 8009604:	4629      	mov	r1, r5
 8009606:	220a      	movs	r2, #10
 8009608:	4658      	mov	r0, fp
 800960a:	f000 fae5 	bl	8009bd8 <__multadd>
 800960e:	9b08      	ldr	r3, [sp, #32]
 8009610:	4605      	mov	r5, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	dc61      	bgt.n	80096da <_dtoa_r+0x952>
 8009616:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009618:	2b02      	cmp	r3, #2
 800961a:	dc3b      	bgt.n	8009694 <_dtoa_r+0x90c>
 800961c:	e05d      	b.n	80096da <_dtoa_r+0x952>
 800961e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009620:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009624:	e746      	b.n	80094b4 <_dtoa_r+0x72c>
 8009626:	9b07      	ldr	r3, [sp, #28]
 8009628:	1e5c      	subs	r4, r3, #1
 800962a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800962c:	42a3      	cmp	r3, r4
 800962e:	bfbf      	itttt	lt
 8009630:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009632:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009634:	1ae3      	sublt	r3, r4, r3
 8009636:	18d2      	addlt	r2, r2, r3
 8009638:	bfa8      	it	ge
 800963a:	1b1c      	subge	r4, r3, r4
 800963c:	9b07      	ldr	r3, [sp, #28]
 800963e:	bfbe      	ittt	lt
 8009640:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009642:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8009644:	2400      	movlt	r4, #0
 8009646:	2b00      	cmp	r3, #0
 8009648:	bfb5      	itete	lt
 800964a:	eba8 0603 	sublt.w	r6, r8, r3
 800964e:	4646      	movge	r6, r8
 8009650:	2300      	movlt	r3, #0
 8009652:	9b07      	ldrge	r3, [sp, #28]
 8009654:	e730      	b.n	80094b8 <_dtoa_r+0x730>
 8009656:	4646      	mov	r6, r8
 8009658:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800965a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800965c:	e735      	b.n	80094ca <_dtoa_r+0x742>
 800965e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009660:	e75c      	b.n	800951c <_dtoa_r+0x794>
 8009662:	2300      	movs	r3, #0
 8009664:	e788      	b.n	8009578 <_dtoa_r+0x7f0>
 8009666:	9b02      	ldr	r3, [sp, #8]
 8009668:	e786      	b.n	8009578 <_dtoa_r+0x7f0>
 800966a:	2300      	movs	r3, #0
 800966c:	930a      	str	r3, [sp, #40]	@ 0x28
 800966e:	e788      	b.n	8009582 <_dtoa_r+0x7fa>
 8009670:	d09f      	beq.n	80095b2 <_dtoa_r+0x82a>
 8009672:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009674:	331c      	adds	r3, #28
 8009676:	441a      	add	r2, r3
 8009678:	4498      	add	r8, r3
 800967a:	441e      	add	r6, r3
 800967c:	9209      	str	r2, [sp, #36]	@ 0x24
 800967e:	e798      	b.n	80095b2 <_dtoa_r+0x82a>
 8009680:	4603      	mov	r3, r0
 8009682:	e7f6      	b.n	8009672 <_dtoa_r+0x8ea>
 8009684:	9b07      	ldr	r3, [sp, #28]
 8009686:	9704      	str	r7, [sp, #16]
 8009688:	2b00      	cmp	r3, #0
 800968a:	dc20      	bgt.n	80096ce <_dtoa_r+0x946>
 800968c:	9308      	str	r3, [sp, #32]
 800968e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009690:	2b02      	cmp	r3, #2
 8009692:	dd1e      	ble.n	80096d2 <_dtoa_r+0x94a>
 8009694:	9b08      	ldr	r3, [sp, #32]
 8009696:	2b00      	cmp	r3, #0
 8009698:	f47f aebc 	bne.w	8009414 <_dtoa_r+0x68c>
 800969c:	4621      	mov	r1, r4
 800969e:	2205      	movs	r2, #5
 80096a0:	4658      	mov	r0, fp
 80096a2:	f000 fa99 	bl	8009bd8 <__multadd>
 80096a6:	4601      	mov	r1, r0
 80096a8:	4604      	mov	r4, r0
 80096aa:	4648      	mov	r0, r9
 80096ac:	f000 fcf4 	bl	800a098 <__mcmp>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	f77f aeaf 	ble.w	8009414 <_dtoa_r+0x68c>
 80096b6:	2331      	movs	r3, #49	@ 0x31
 80096b8:	4656      	mov	r6, sl
 80096ba:	f806 3b01 	strb.w	r3, [r6], #1
 80096be:	9b04      	ldr	r3, [sp, #16]
 80096c0:	3301      	adds	r3, #1
 80096c2:	9304      	str	r3, [sp, #16]
 80096c4:	e6aa      	b.n	800941c <_dtoa_r+0x694>
 80096c6:	9c07      	ldr	r4, [sp, #28]
 80096c8:	9704      	str	r7, [sp, #16]
 80096ca:	4625      	mov	r5, r4
 80096cc:	e7f3      	b.n	80096b6 <_dtoa_r+0x92e>
 80096ce:	9b07      	ldr	r3, [sp, #28]
 80096d0:	9308      	str	r3, [sp, #32]
 80096d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 8104 	beq.w	80098e2 <_dtoa_r+0xb5a>
 80096da:	2e00      	cmp	r6, #0
 80096dc:	dd05      	ble.n	80096ea <_dtoa_r+0x962>
 80096de:	4629      	mov	r1, r5
 80096e0:	4632      	mov	r2, r6
 80096e2:	4658      	mov	r0, fp
 80096e4:	f000 fc6c 	bl	8009fc0 <__lshift>
 80096e8:	4605      	mov	r5, r0
 80096ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d05a      	beq.n	80097a6 <_dtoa_r+0xa1e>
 80096f0:	4658      	mov	r0, fp
 80096f2:	6869      	ldr	r1, [r5, #4]
 80096f4:	f000 fa0e 	bl	8009b14 <_Balloc>
 80096f8:	4606      	mov	r6, r0
 80096fa:	b928      	cbnz	r0, 8009708 <_dtoa_r+0x980>
 80096fc:	4602      	mov	r2, r0
 80096fe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009702:	4b83      	ldr	r3, [pc, #524]	@ (8009910 <_dtoa_r+0xb88>)
 8009704:	f7ff bb54 	b.w	8008db0 <_dtoa_r+0x28>
 8009708:	692a      	ldr	r2, [r5, #16]
 800970a:	f105 010c 	add.w	r1, r5, #12
 800970e:	3202      	adds	r2, #2
 8009710:	0092      	lsls	r2, r2, #2
 8009712:	300c      	adds	r0, #12
 8009714:	f001 ff5e 	bl	800b5d4 <memcpy>
 8009718:	2201      	movs	r2, #1
 800971a:	4631      	mov	r1, r6
 800971c:	4658      	mov	r0, fp
 800971e:	f000 fc4f 	bl	8009fc0 <__lshift>
 8009722:	462f      	mov	r7, r5
 8009724:	4605      	mov	r5, r0
 8009726:	f10a 0301 	add.w	r3, sl, #1
 800972a:	9307      	str	r3, [sp, #28]
 800972c:	9b08      	ldr	r3, [sp, #32]
 800972e:	4453      	add	r3, sl
 8009730:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009732:	9b02      	ldr	r3, [sp, #8]
 8009734:	f003 0301 	and.w	r3, r3, #1
 8009738:	930a      	str	r3, [sp, #40]	@ 0x28
 800973a:	9b07      	ldr	r3, [sp, #28]
 800973c:	4621      	mov	r1, r4
 800973e:	3b01      	subs	r3, #1
 8009740:	4648      	mov	r0, r9
 8009742:	9302      	str	r3, [sp, #8]
 8009744:	f7ff fa98 	bl	8008c78 <quorem>
 8009748:	4639      	mov	r1, r7
 800974a:	9008      	str	r0, [sp, #32]
 800974c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009750:	4648      	mov	r0, r9
 8009752:	f000 fca1 	bl	800a098 <__mcmp>
 8009756:	462a      	mov	r2, r5
 8009758:	9009      	str	r0, [sp, #36]	@ 0x24
 800975a:	4621      	mov	r1, r4
 800975c:	4658      	mov	r0, fp
 800975e:	f000 fcb7 	bl	800a0d0 <__mdiff>
 8009762:	68c2      	ldr	r2, [r0, #12]
 8009764:	4606      	mov	r6, r0
 8009766:	bb02      	cbnz	r2, 80097aa <_dtoa_r+0xa22>
 8009768:	4601      	mov	r1, r0
 800976a:	4648      	mov	r0, r9
 800976c:	f000 fc94 	bl	800a098 <__mcmp>
 8009770:	4602      	mov	r2, r0
 8009772:	4631      	mov	r1, r6
 8009774:	4658      	mov	r0, fp
 8009776:	920c      	str	r2, [sp, #48]	@ 0x30
 8009778:	f000 fa0c 	bl	8009b94 <_Bfree>
 800977c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800977e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009780:	9e07      	ldr	r6, [sp, #28]
 8009782:	ea43 0102 	orr.w	r1, r3, r2
 8009786:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009788:	4319      	orrs	r1, r3
 800978a:	d110      	bne.n	80097ae <_dtoa_r+0xa26>
 800978c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009790:	d029      	beq.n	80097e6 <_dtoa_r+0xa5e>
 8009792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009794:	2b00      	cmp	r3, #0
 8009796:	dd02      	ble.n	800979e <_dtoa_r+0xa16>
 8009798:	9b08      	ldr	r3, [sp, #32]
 800979a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800979e:	9b02      	ldr	r3, [sp, #8]
 80097a0:	f883 8000 	strb.w	r8, [r3]
 80097a4:	e63b      	b.n	800941e <_dtoa_r+0x696>
 80097a6:	4628      	mov	r0, r5
 80097a8:	e7bb      	b.n	8009722 <_dtoa_r+0x99a>
 80097aa:	2201      	movs	r2, #1
 80097ac:	e7e1      	b.n	8009772 <_dtoa_r+0x9ea>
 80097ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	db04      	blt.n	80097be <_dtoa_r+0xa36>
 80097b4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80097b6:	430b      	orrs	r3, r1
 80097b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80097ba:	430b      	orrs	r3, r1
 80097bc:	d120      	bne.n	8009800 <_dtoa_r+0xa78>
 80097be:	2a00      	cmp	r2, #0
 80097c0:	dded      	ble.n	800979e <_dtoa_r+0xa16>
 80097c2:	4649      	mov	r1, r9
 80097c4:	2201      	movs	r2, #1
 80097c6:	4658      	mov	r0, fp
 80097c8:	f000 fbfa 	bl	8009fc0 <__lshift>
 80097cc:	4621      	mov	r1, r4
 80097ce:	4681      	mov	r9, r0
 80097d0:	f000 fc62 	bl	800a098 <__mcmp>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	dc03      	bgt.n	80097e0 <_dtoa_r+0xa58>
 80097d8:	d1e1      	bne.n	800979e <_dtoa_r+0xa16>
 80097da:	f018 0f01 	tst.w	r8, #1
 80097de:	d0de      	beq.n	800979e <_dtoa_r+0xa16>
 80097e0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097e4:	d1d8      	bne.n	8009798 <_dtoa_r+0xa10>
 80097e6:	2339      	movs	r3, #57	@ 0x39
 80097e8:	9a02      	ldr	r2, [sp, #8]
 80097ea:	7013      	strb	r3, [r2, #0]
 80097ec:	4633      	mov	r3, r6
 80097ee:	461e      	mov	r6, r3
 80097f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80097f4:	3b01      	subs	r3, #1
 80097f6:	2a39      	cmp	r2, #57	@ 0x39
 80097f8:	d052      	beq.n	80098a0 <_dtoa_r+0xb18>
 80097fa:	3201      	adds	r2, #1
 80097fc:	701a      	strb	r2, [r3, #0]
 80097fe:	e60e      	b.n	800941e <_dtoa_r+0x696>
 8009800:	2a00      	cmp	r2, #0
 8009802:	dd07      	ble.n	8009814 <_dtoa_r+0xa8c>
 8009804:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009808:	d0ed      	beq.n	80097e6 <_dtoa_r+0xa5e>
 800980a:	9a02      	ldr	r2, [sp, #8]
 800980c:	f108 0301 	add.w	r3, r8, #1
 8009810:	7013      	strb	r3, [r2, #0]
 8009812:	e604      	b.n	800941e <_dtoa_r+0x696>
 8009814:	9b07      	ldr	r3, [sp, #28]
 8009816:	9a07      	ldr	r2, [sp, #28]
 8009818:	f803 8c01 	strb.w	r8, [r3, #-1]
 800981c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800981e:	4293      	cmp	r3, r2
 8009820:	d028      	beq.n	8009874 <_dtoa_r+0xaec>
 8009822:	4649      	mov	r1, r9
 8009824:	2300      	movs	r3, #0
 8009826:	220a      	movs	r2, #10
 8009828:	4658      	mov	r0, fp
 800982a:	f000 f9d5 	bl	8009bd8 <__multadd>
 800982e:	42af      	cmp	r7, r5
 8009830:	4681      	mov	r9, r0
 8009832:	f04f 0300 	mov.w	r3, #0
 8009836:	f04f 020a 	mov.w	r2, #10
 800983a:	4639      	mov	r1, r7
 800983c:	4658      	mov	r0, fp
 800983e:	d107      	bne.n	8009850 <_dtoa_r+0xac8>
 8009840:	f000 f9ca 	bl	8009bd8 <__multadd>
 8009844:	4607      	mov	r7, r0
 8009846:	4605      	mov	r5, r0
 8009848:	9b07      	ldr	r3, [sp, #28]
 800984a:	3301      	adds	r3, #1
 800984c:	9307      	str	r3, [sp, #28]
 800984e:	e774      	b.n	800973a <_dtoa_r+0x9b2>
 8009850:	f000 f9c2 	bl	8009bd8 <__multadd>
 8009854:	4629      	mov	r1, r5
 8009856:	4607      	mov	r7, r0
 8009858:	2300      	movs	r3, #0
 800985a:	220a      	movs	r2, #10
 800985c:	4658      	mov	r0, fp
 800985e:	f000 f9bb 	bl	8009bd8 <__multadd>
 8009862:	4605      	mov	r5, r0
 8009864:	e7f0      	b.n	8009848 <_dtoa_r+0xac0>
 8009866:	9b08      	ldr	r3, [sp, #32]
 8009868:	2700      	movs	r7, #0
 800986a:	2b00      	cmp	r3, #0
 800986c:	bfcc      	ite	gt
 800986e:	461e      	movgt	r6, r3
 8009870:	2601      	movle	r6, #1
 8009872:	4456      	add	r6, sl
 8009874:	4649      	mov	r1, r9
 8009876:	2201      	movs	r2, #1
 8009878:	4658      	mov	r0, fp
 800987a:	f000 fba1 	bl	8009fc0 <__lshift>
 800987e:	4621      	mov	r1, r4
 8009880:	4681      	mov	r9, r0
 8009882:	f000 fc09 	bl	800a098 <__mcmp>
 8009886:	2800      	cmp	r0, #0
 8009888:	dcb0      	bgt.n	80097ec <_dtoa_r+0xa64>
 800988a:	d102      	bne.n	8009892 <_dtoa_r+0xb0a>
 800988c:	f018 0f01 	tst.w	r8, #1
 8009890:	d1ac      	bne.n	80097ec <_dtoa_r+0xa64>
 8009892:	4633      	mov	r3, r6
 8009894:	461e      	mov	r6, r3
 8009896:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800989a:	2a30      	cmp	r2, #48	@ 0x30
 800989c:	d0fa      	beq.n	8009894 <_dtoa_r+0xb0c>
 800989e:	e5be      	b.n	800941e <_dtoa_r+0x696>
 80098a0:	459a      	cmp	sl, r3
 80098a2:	d1a4      	bne.n	80097ee <_dtoa_r+0xa66>
 80098a4:	9b04      	ldr	r3, [sp, #16]
 80098a6:	3301      	adds	r3, #1
 80098a8:	9304      	str	r3, [sp, #16]
 80098aa:	2331      	movs	r3, #49	@ 0x31
 80098ac:	f88a 3000 	strb.w	r3, [sl]
 80098b0:	e5b5      	b.n	800941e <_dtoa_r+0x696>
 80098b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80098b4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009914 <_dtoa_r+0xb8c>
 80098b8:	b11b      	cbz	r3, 80098c2 <_dtoa_r+0xb3a>
 80098ba:	f10a 0308 	add.w	r3, sl, #8
 80098be:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098c0:	6013      	str	r3, [r2, #0]
 80098c2:	4650      	mov	r0, sl
 80098c4:	b017      	add	sp, #92	@ 0x5c
 80098c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	f77f ae3d 	ble.w	800954c <_dtoa_r+0x7c4>
 80098d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80098d6:	2001      	movs	r0, #1
 80098d8:	e65b      	b.n	8009592 <_dtoa_r+0x80a>
 80098da:	9b08      	ldr	r3, [sp, #32]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f77f aed6 	ble.w	800968e <_dtoa_r+0x906>
 80098e2:	4656      	mov	r6, sl
 80098e4:	4621      	mov	r1, r4
 80098e6:	4648      	mov	r0, r9
 80098e8:	f7ff f9c6 	bl	8008c78 <quorem>
 80098ec:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80098f0:	9b08      	ldr	r3, [sp, #32]
 80098f2:	f806 8b01 	strb.w	r8, [r6], #1
 80098f6:	eba6 020a 	sub.w	r2, r6, sl
 80098fa:	4293      	cmp	r3, r2
 80098fc:	ddb3      	ble.n	8009866 <_dtoa_r+0xade>
 80098fe:	4649      	mov	r1, r9
 8009900:	2300      	movs	r3, #0
 8009902:	220a      	movs	r2, #10
 8009904:	4658      	mov	r0, fp
 8009906:	f000 f967 	bl	8009bd8 <__multadd>
 800990a:	4681      	mov	r9, r0
 800990c:	e7ea      	b.n	80098e4 <_dtoa_r+0xb5c>
 800990e:	bf00      	nop
 8009910:	0800d6f7 	.word	0x0800d6f7
 8009914:	0800d67b 	.word	0x0800d67b

08009918 <_free_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4605      	mov	r5, r0
 800991c:	2900      	cmp	r1, #0
 800991e:	d040      	beq.n	80099a2 <_free_r+0x8a>
 8009920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009924:	1f0c      	subs	r4, r1, #4
 8009926:	2b00      	cmp	r3, #0
 8009928:	bfb8      	it	lt
 800992a:	18e4      	addlt	r4, r4, r3
 800992c:	f000 f8e6 	bl	8009afc <__malloc_lock>
 8009930:	4a1c      	ldr	r2, [pc, #112]	@ (80099a4 <_free_r+0x8c>)
 8009932:	6813      	ldr	r3, [r2, #0]
 8009934:	b933      	cbnz	r3, 8009944 <_free_r+0x2c>
 8009936:	6063      	str	r3, [r4, #4]
 8009938:	6014      	str	r4, [r2, #0]
 800993a:	4628      	mov	r0, r5
 800993c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009940:	f000 b8e2 	b.w	8009b08 <__malloc_unlock>
 8009944:	42a3      	cmp	r3, r4
 8009946:	d908      	bls.n	800995a <_free_r+0x42>
 8009948:	6820      	ldr	r0, [r4, #0]
 800994a:	1821      	adds	r1, r4, r0
 800994c:	428b      	cmp	r3, r1
 800994e:	bf01      	itttt	eq
 8009950:	6819      	ldreq	r1, [r3, #0]
 8009952:	685b      	ldreq	r3, [r3, #4]
 8009954:	1809      	addeq	r1, r1, r0
 8009956:	6021      	streq	r1, [r4, #0]
 8009958:	e7ed      	b.n	8009936 <_free_r+0x1e>
 800995a:	461a      	mov	r2, r3
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	b10b      	cbz	r3, 8009964 <_free_r+0x4c>
 8009960:	42a3      	cmp	r3, r4
 8009962:	d9fa      	bls.n	800995a <_free_r+0x42>
 8009964:	6811      	ldr	r1, [r2, #0]
 8009966:	1850      	adds	r0, r2, r1
 8009968:	42a0      	cmp	r0, r4
 800996a:	d10b      	bne.n	8009984 <_free_r+0x6c>
 800996c:	6820      	ldr	r0, [r4, #0]
 800996e:	4401      	add	r1, r0
 8009970:	1850      	adds	r0, r2, r1
 8009972:	4283      	cmp	r3, r0
 8009974:	6011      	str	r1, [r2, #0]
 8009976:	d1e0      	bne.n	800993a <_free_r+0x22>
 8009978:	6818      	ldr	r0, [r3, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	4408      	add	r0, r1
 800997e:	6010      	str	r0, [r2, #0]
 8009980:	6053      	str	r3, [r2, #4]
 8009982:	e7da      	b.n	800993a <_free_r+0x22>
 8009984:	d902      	bls.n	800998c <_free_r+0x74>
 8009986:	230c      	movs	r3, #12
 8009988:	602b      	str	r3, [r5, #0]
 800998a:	e7d6      	b.n	800993a <_free_r+0x22>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	1821      	adds	r1, r4, r0
 8009990:	428b      	cmp	r3, r1
 8009992:	bf01      	itttt	eq
 8009994:	6819      	ldreq	r1, [r3, #0]
 8009996:	685b      	ldreq	r3, [r3, #4]
 8009998:	1809      	addeq	r1, r1, r0
 800999a:	6021      	streq	r1, [r4, #0]
 800999c:	6063      	str	r3, [r4, #4]
 800999e:	6054      	str	r4, [r2, #4]
 80099a0:	e7cb      	b.n	800993a <_free_r+0x22>
 80099a2:	bd38      	pop	{r3, r4, r5, pc}
 80099a4:	20000980 	.word	0x20000980

080099a8 <malloc>:
 80099a8:	4b02      	ldr	r3, [pc, #8]	@ (80099b4 <malloc+0xc>)
 80099aa:	4601      	mov	r1, r0
 80099ac:	6818      	ldr	r0, [r3, #0]
 80099ae:	f000 b825 	b.w	80099fc <_malloc_r>
 80099b2:	bf00      	nop
 80099b4:	20000040 	.word	0x20000040

080099b8 <sbrk_aligned>:
 80099b8:	b570      	push	{r4, r5, r6, lr}
 80099ba:	4e0f      	ldr	r6, [pc, #60]	@ (80099f8 <sbrk_aligned+0x40>)
 80099bc:	460c      	mov	r4, r1
 80099be:	6831      	ldr	r1, [r6, #0]
 80099c0:	4605      	mov	r5, r0
 80099c2:	b911      	cbnz	r1, 80099ca <sbrk_aligned+0x12>
 80099c4:	f001 fdf6 	bl	800b5b4 <_sbrk_r>
 80099c8:	6030      	str	r0, [r6, #0]
 80099ca:	4621      	mov	r1, r4
 80099cc:	4628      	mov	r0, r5
 80099ce:	f001 fdf1 	bl	800b5b4 <_sbrk_r>
 80099d2:	1c43      	adds	r3, r0, #1
 80099d4:	d103      	bne.n	80099de <sbrk_aligned+0x26>
 80099d6:	f04f 34ff 	mov.w	r4, #4294967295
 80099da:	4620      	mov	r0, r4
 80099dc:	bd70      	pop	{r4, r5, r6, pc}
 80099de:	1cc4      	adds	r4, r0, #3
 80099e0:	f024 0403 	bic.w	r4, r4, #3
 80099e4:	42a0      	cmp	r0, r4
 80099e6:	d0f8      	beq.n	80099da <sbrk_aligned+0x22>
 80099e8:	1a21      	subs	r1, r4, r0
 80099ea:	4628      	mov	r0, r5
 80099ec:	f001 fde2 	bl	800b5b4 <_sbrk_r>
 80099f0:	3001      	adds	r0, #1
 80099f2:	d1f2      	bne.n	80099da <sbrk_aligned+0x22>
 80099f4:	e7ef      	b.n	80099d6 <sbrk_aligned+0x1e>
 80099f6:	bf00      	nop
 80099f8:	2000097c 	.word	0x2000097c

080099fc <_malloc_r>:
 80099fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a00:	1ccd      	adds	r5, r1, #3
 8009a02:	f025 0503 	bic.w	r5, r5, #3
 8009a06:	3508      	adds	r5, #8
 8009a08:	2d0c      	cmp	r5, #12
 8009a0a:	bf38      	it	cc
 8009a0c:	250c      	movcc	r5, #12
 8009a0e:	2d00      	cmp	r5, #0
 8009a10:	4606      	mov	r6, r0
 8009a12:	db01      	blt.n	8009a18 <_malloc_r+0x1c>
 8009a14:	42a9      	cmp	r1, r5
 8009a16:	d904      	bls.n	8009a22 <_malloc_r+0x26>
 8009a18:	230c      	movs	r3, #12
 8009a1a:	6033      	str	r3, [r6, #0]
 8009a1c:	2000      	movs	r0, #0
 8009a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009af8 <_malloc_r+0xfc>
 8009a26:	f000 f869 	bl	8009afc <__malloc_lock>
 8009a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a2e:	461c      	mov	r4, r3
 8009a30:	bb44      	cbnz	r4, 8009a84 <_malloc_r+0x88>
 8009a32:	4629      	mov	r1, r5
 8009a34:	4630      	mov	r0, r6
 8009a36:	f7ff ffbf 	bl	80099b8 <sbrk_aligned>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	4604      	mov	r4, r0
 8009a3e:	d158      	bne.n	8009af2 <_malloc_r+0xf6>
 8009a40:	f8d8 4000 	ldr.w	r4, [r8]
 8009a44:	4627      	mov	r7, r4
 8009a46:	2f00      	cmp	r7, #0
 8009a48:	d143      	bne.n	8009ad2 <_malloc_r+0xd6>
 8009a4a:	2c00      	cmp	r4, #0
 8009a4c:	d04b      	beq.n	8009ae6 <_malloc_r+0xea>
 8009a4e:	6823      	ldr	r3, [r4, #0]
 8009a50:	4639      	mov	r1, r7
 8009a52:	4630      	mov	r0, r6
 8009a54:	eb04 0903 	add.w	r9, r4, r3
 8009a58:	f001 fdac 	bl	800b5b4 <_sbrk_r>
 8009a5c:	4581      	cmp	r9, r0
 8009a5e:	d142      	bne.n	8009ae6 <_malloc_r+0xea>
 8009a60:	6821      	ldr	r1, [r4, #0]
 8009a62:	4630      	mov	r0, r6
 8009a64:	1a6d      	subs	r5, r5, r1
 8009a66:	4629      	mov	r1, r5
 8009a68:	f7ff ffa6 	bl	80099b8 <sbrk_aligned>
 8009a6c:	3001      	adds	r0, #1
 8009a6e:	d03a      	beq.n	8009ae6 <_malloc_r+0xea>
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	442b      	add	r3, r5
 8009a74:	6023      	str	r3, [r4, #0]
 8009a76:	f8d8 3000 	ldr.w	r3, [r8]
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	bb62      	cbnz	r2, 8009ad8 <_malloc_r+0xdc>
 8009a7e:	f8c8 7000 	str.w	r7, [r8]
 8009a82:	e00f      	b.n	8009aa4 <_malloc_r+0xa8>
 8009a84:	6822      	ldr	r2, [r4, #0]
 8009a86:	1b52      	subs	r2, r2, r5
 8009a88:	d420      	bmi.n	8009acc <_malloc_r+0xd0>
 8009a8a:	2a0b      	cmp	r2, #11
 8009a8c:	d917      	bls.n	8009abe <_malloc_r+0xc2>
 8009a8e:	1961      	adds	r1, r4, r5
 8009a90:	42a3      	cmp	r3, r4
 8009a92:	6025      	str	r5, [r4, #0]
 8009a94:	bf18      	it	ne
 8009a96:	6059      	strne	r1, [r3, #4]
 8009a98:	6863      	ldr	r3, [r4, #4]
 8009a9a:	bf08      	it	eq
 8009a9c:	f8c8 1000 	streq.w	r1, [r8]
 8009aa0:	5162      	str	r2, [r4, r5]
 8009aa2:	604b      	str	r3, [r1, #4]
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f000 f82f 	bl	8009b08 <__malloc_unlock>
 8009aaa:	f104 000b 	add.w	r0, r4, #11
 8009aae:	1d23      	adds	r3, r4, #4
 8009ab0:	f020 0007 	bic.w	r0, r0, #7
 8009ab4:	1ac2      	subs	r2, r0, r3
 8009ab6:	bf1c      	itt	ne
 8009ab8:	1a1b      	subne	r3, r3, r0
 8009aba:	50a3      	strne	r3, [r4, r2]
 8009abc:	e7af      	b.n	8009a1e <_malloc_r+0x22>
 8009abe:	6862      	ldr	r2, [r4, #4]
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	bf0c      	ite	eq
 8009ac4:	f8c8 2000 	streq.w	r2, [r8]
 8009ac8:	605a      	strne	r2, [r3, #4]
 8009aca:	e7eb      	b.n	8009aa4 <_malloc_r+0xa8>
 8009acc:	4623      	mov	r3, r4
 8009ace:	6864      	ldr	r4, [r4, #4]
 8009ad0:	e7ae      	b.n	8009a30 <_malloc_r+0x34>
 8009ad2:	463c      	mov	r4, r7
 8009ad4:	687f      	ldr	r7, [r7, #4]
 8009ad6:	e7b6      	b.n	8009a46 <_malloc_r+0x4a>
 8009ad8:	461a      	mov	r2, r3
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	42a3      	cmp	r3, r4
 8009ade:	d1fb      	bne.n	8009ad8 <_malloc_r+0xdc>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	6053      	str	r3, [r2, #4]
 8009ae4:	e7de      	b.n	8009aa4 <_malloc_r+0xa8>
 8009ae6:	230c      	movs	r3, #12
 8009ae8:	4630      	mov	r0, r6
 8009aea:	6033      	str	r3, [r6, #0]
 8009aec:	f000 f80c 	bl	8009b08 <__malloc_unlock>
 8009af0:	e794      	b.n	8009a1c <_malloc_r+0x20>
 8009af2:	6005      	str	r5, [r0, #0]
 8009af4:	e7d6      	b.n	8009aa4 <_malloc_r+0xa8>
 8009af6:	bf00      	nop
 8009af8:	20000980 	.word	0x20000980

08009afc <__malloc_lock>:
 8009afc:	4801      	ldr	r0, [pc, #4]	@ (8009b04 <__malloc_lock+0x8>)
 8009afe:	f7ff b8a6 	b.w	8008c4e <__retarget_lock_acquire_recursive>
 8009b02:	bf00      	nop
 8009b04:	20000978 	.word	0x20000978

08009b08 <__malloc_unlock>:
 8009b08:	4801      	ldr	r0, [pc, #4]	@ (8009b10 <__malloc_unlock+0x8>)
 8009b0a:	f7ff b8a1 	b.w	8008c50 <__retarget_lock_release_recursive>
 8009b0e:	bf00      	nop
 8009b10:	20000978 	.word	0x20000978

08009b14 <_Balloc>:
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	69c6      	ldr	r6, [r0, #28]
 8009b18:	4604      	mov	r4, r0
 8009b1a:	460d      	mov	r5, r1
 8009b1c:	b976      	cbnz	r6, 8009b3c <_Balloc+0x28>
 8009b1e:	2010      	movs	r0, #16
 8009b20:	f7ff ff42 	bl	80099a8 <malloc>
 8009b24:	4602      	mov	r2, r0
 8009b26:	61e0      	str	r0, [r4, #28]
 8009b28:	b920      	cbnz	r0, 8009b34 <_Balloc+0x20>
 8009b2a:	216b      	movs	r1, #107	@ 0x6b
 8009b2c:	4b17      	ldr	r3, [pc, #92]	@ (8009b8c <_Balloc+0x78>)
 8009b2e:	4818      	ldr	r0, [pc, #96]	@ (8009b90 <_Balloc+0x7c>)
 8009b30:	f001 fd64 	bl	800b5fc <__assert_func>
 8009b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b38:	6006      	str	r6, [r0, #0]
 8009b3a:	60c6      	str	r6, [r0, #12]
 8009b3c:	69e6      	ldr	r6, [r4, #28]
 8009b3e:	68f3      	ldr	r3, [r6, #12]
 8009b40:	b183      	cbz	r3, 8009b64 <_Balloc+0x50>
 8009b42:	69e3      	ldr	r3, [r4, #28]
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b4a:	b9b8      	cbnz	r0, 8009b7c <_Balloc+0x68>
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	fa01 f605 	lsl.w	r6, r1, r5
 8009b52:	1d72      	adds	r2, r6, #5
 8009b54:	4620      	mov	r0, r4
 8009b56:	0092      	lsls	r2, r2, #2
 8009b58:	f001 fd6e 	bl	800b638 <_calloc_r>
 8009b5c:	b160      	cbz	r0, 8009b78 <_Balloc+0x64>
 8009b5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b62:	e00e      	b.n	8009b82 <_Balloc+0x6e>
 8009b64:	2221      	movs	r2, #33	@ 0x21
 8009b66:	2104      	movs	r1, #4
 8009b68:	4620      	mov	r0, r4
 8009b6a:	f001 fd65 	bl	800b638 <_calloc_r>
 8009b6e:	69e3      	ldr	r3, [r4, #28]
 8009b70:	60f0      	str	r0, [r6, #12]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d1e4      	bne.n	8009b42 <_Balloc+0x2e>
 8009b78:	2000      	movs	r0, #0
 8009b7a:	bd70      	pop	{r4, r5, r6, pc}
 8009b7c:	6802      	ldr	r2, [r0, #0]
 8009b7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b82:	2300      	movs	r3, #0
 8009b84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b88:	e7f7      	b.n	8009b7a <_Balloc+0x66>
 8009b8a:	bf00      	nop
 8009b8c:	0800d688 	.word	0x0800d688
 8009b90:	0800d708 	.word	0x0800d708

08009b94 <_Bfree>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	69c6      	ldr	r6, [r0, #28]
 8009b98:	4605      	mov	r5, r0
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	b976      	cbnz	r6, 8009bbc <_Bfree+0x28>
 8009b9e:	2010      	movs	r0, #16
 8009ba0:	f7ff ff02 	bl	80099a8 <malloc>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	61e8      	str	r0, [r5, #28]
 8009ba8:	b920      	cbnz	r0, 8009bb4 <_Bfree+0x20>
 8009baa:	218f      	movs	r1, #143	@ 0x8f
 8009bac:	4b08      	ldr	r3, [pc, #32]	@ (8009bd0 <_Bfree+0x3c>)
 8009bae:	4809      	ldr	r0, [pc, #36]	@ (8009bd4 <_Bfree+0x40>)
 8009bb0:	f001 fd24 	bl	800b5fc <__assert_func>
 8009bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bb8:	6006      	str	r6, [r0, #0]
 8009bba:	60c6      	str	r6, [r0, #12]
 8009bbc:	b13c      	cbz	r4, 8009bce <_Bfree+0x3a>
 8009bbe:	69eb      	ldr	r3, [r5, #28]
 8009bc0:	6862      	ldr	r2, [r4, #4]
 8009bc2:	68db      	ldr	r3, [r3, #12]
 8009bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bc8:	6021      	str	r1, [r4, #0]
 8009bca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bce:	bd70      	pop	{r4, r5, r6, pc}
 8009bd0:	0800d688 	.word	0x0800d688
 8009bd4:	0800d708 	.word	0x0800d708

08009bd8 <__multadd>:
 8009bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bdc:	4607      	mov	r7, r0
 8009bde:	460c      	mov	r4, r1
 8009be0:	461e      	mov	r6, r3
 8009be2:	2000      	movs	r0, #0
 8009be4:	690d      	ldr	r5, [r1, #16]
 8009be6:	f101 0c14 	add.w	ip, r1, #20
 8009bea:	f8dc 3000 	ldr.w	r3, [ip]
 8009bee:	3001      	adds	r0, #1
 8009bf0:	b299      	uxth	r1, r3
 8009bf2:	fb02 6101 	mla	r1, r2, r1, r6
 8009bf6:	0c1e      	lsrs	r6, r3, #16
 8009bf8:	0c0b      	lsrs	r3, r1, #16
 8009bfa:	fb02 3306 	mla	r3, r2, r6, r3
 8009bfe:	b289      	uxth	r1, r1
 8009c00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c04:	4285      	cmp	r5, r0
 8009c06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c0e:	dcec      	bgt.n	8009bea <__multadd+0x12>
 8009c10:	b30e      	cbz	r6, 8009c56 <__multadd+0x7e>
 8009c12:	68a3      	ldr	r3, [r4, #8]
 8009c14:	42ab      	cmp	r3, r5
 8009c16:	dc19      	bgt.n	8009c4c <__multadd+0x74>
 8009c18:	6861      	ldr	r1, [r4, #4]
 8009c1a:	4638      	mov	r0, r7
 8009c1c:	3101      	adds	r1, #1
 8009c1e:	f7ff ff79 	bl	8009b14 <_Balloc>
 8009c22:	4680      	mov	r8, r0
 8009c24:	b928      	cbnz	r0, 8009c32 <__multadd+0x5a>
 8009c26:	4602      	mov	r2, r0
 8009c28:	21ba      	movs	r1, #186	@ 0xba
 8009c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009c5c <__multadd+0x84>)
 8009c2c:	480c      	ldr	r0, [pc, #48]	@ (8009c60 <__multadd+0x88>)
 8009c2e:	f001 fce5 	bl	800b5fc <__assert_func>
 8009c32:	6922      	ldr	r2, [r4, #16]
 8009c34:	f104 010c 	add.w	r1, r4, #12
 8009c38:	3202      	adds	r2, #2
 8009c3a:	0092      	lsls	r2, r2, #2
 8009c3c:	300c      	adds	r0, #12
 8009c3e:	f001 fcc9 	bl	800b5d4 <memcpy>
 8009c42:	4621      	mov	r1, r4
 8009c44:	4638      	mov	r0, r7
 8009c46:	f7ff ffa5 	bl	8009b94 <_Bfree>
 8009c4a:	4644      	mov	r4, r8
 8009c4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c50:	3501      	adds	r5, #1
 8009c52:	615e      	str	r6, [r3, #20]
 8009c54:	6125      	str	r5, [r4, #16]
 8009c56:	4620      	mov	r0, r4
 8009c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c5c:	0800d6f7 	.word	0x0800d6f7
 8009c60:	0800d708 	.word	0x0800d708

08009c64 <__s2b>:
 8009c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c68:	4615      	mov	r5, r2
 8009c6a:	2209      	movs	r2, #9
 8009c6c:	461f      	mov	r7, r3
 8009c6e:	3308      	adds	r3, #8
 8009c70:	460c      	mov	r4, r1
 8009c72:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c76:	4606      	mov	r6, r0
 8009c78:	2201      	movs	r2, #1
 8009c7a:	2100      	movs	r1, #0
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	db09      	blt.n	8009c94 <__s2b+0x30>
 8009c80:	4630      	mov	r0, r6
 8009c82:	f7ff ff47 	bl	8009b14 <_Balloc>
 8009c86:	b940      	cbnz	r0, 8009c9a <__s2b+0x36>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	21d3      	movs	r1, #211	@ 0xd3
 8009c8c:	4b18      	ldr	r3, [pc, #96]	@ (8009cf0 <__s2b+0x8c>)
 8009c8e:	4819      	ldr	r0, [pc, #100]	@ (8009cf4 <__s2b+0x90>)
 8009c90:	f001 fcb4 	bl	800b5fc <__assert_func>
 8009c94:	0052      	lsls	r2, r2, #1
 8009c96:	3101      	adds	r1, #1
 8009c98:	e7f0      	b.n	8009c7c <__s2b+0x18>
 8009c9a:	9b08      	ldr	r3, [sp, #32]
 8009c9c:	2d09      	cmp	r5, #9
 8009c9e:	6143      	str	r3, [r0, #20]
 8009ca0:	f04f 0301 	mov.w	r3, #1
 8009ca4:	6103      	str	r3, [r0, #16]
 8009ca6:	dd16      	ble.n	8009cd6 <__s2b+0x72>
 8009ca8:	f104 0909 	add.w	r9, r4, #9
 8009cac:	46c8      	mov	r8, r9
 8009cae:	442c      	add	r4, r5
 8009cb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009cb4:	4601      	mov	r1, r0
 8009cb6:	220a      	movs	r2, #10
 8009cb8:	4630      	mov	r0, r6
 8009cba:	3b30      	subs	r3, #48	@ 0x30
 8009cbc:	f7ff ff8c 	bl	8009bd8 <__multadd>
 8009cc0:	45a0      	cmp	r8, r4
 8009cc2:	d1f5      	bne.n	8009cb0 <__s2b+0x4c>
 8009cc4:	f1a5 0408 	sub.w	r4, r5, #8
 8009cc8:	444c      	add	r4, r9
 8009cca:	1b2d      	subs	r5, r5, r4
 8009ccc:	1963      	adds	r3, r4, r5
 8009cce:	42bb      	cmp	r3, r7
 8009cd0:	db04      	blt.n	8009cdc <__s2b+0x78>
 8009cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cd6:	2509      	movs	r5, #9
 8009cd8:	340a      	adds	r4, #10
 8009cda:	e7f6      	b.n	8009cca <__s2b+0x66>
 8009cdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ce0:	4601      	mov	r1, r0
 8009ce2:	220a      	movs	r2, #10
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	3b30      	subs	r3, #48	@ 0x30
 8009ce8:	f7ff ff76 	bl	8009bd8 <__multadd>
 8009cec:	e7ee      	b.n	8009ccc <__s2b+0x68>
 8009cee:	bf00      	nop
 8009cf0:	0800d6f7 	.word	0x0800d6f7
 8009cf4:	0800d708 	.word	0x0800d708

08009cf8 <__hi0bits>:
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009cfe:	bf3a      	itte	cc
 8009d00:	0403      	lslcc	r3, r0, #16
 8009d02:	2010      	movcc	r0, #16
 8009d04:	2000      	movcs	r0, #0
 8009d06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d0a:	bf3c      	itt	cc
 8009d0c:	021b      	lslcc	r3, r3, #8
 8009d0e:	3008      	addcc	r0, #8
 8009d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d14:	bf3c      	itt	cc
 8009d16:	011b      	lslcc	r3, r3, #4
 8009d18:	3004      	addcc	r0, #4
 8009d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d1e:	bf3c      	itt	cc
 8009d20:	009b      	lslcc	r3, r3, #2
 8009d22:	3002      	addcc	r0, #2
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	db05      	blt.n	8009d34 <__hi0bits+0x3c>
 8009d28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009d2c:	f100 0001 	add.w	r0, r0, #1
 8009d30:	bf08      	it	eq
 8009d32:	2020      	moveq	r0, #32
 8009d34:	4770      	bx	lr

08009d36 <__lo0bits>:
 8009d36:	6803      	ldr	r3, [r0, #0]
 8009d38:	4602      	mov	r2, r0
 8009d3a:	f013 0007 	ands.w	r0, r3, #7
 8009d3e:	d00b      	beq.n	8009d58 <__lo0bits+0x22>
 8009d40:	07d9      	lsls	r1, r3, #31
 8009d42:	d421      	bmi.n	8009d88 <__lo0bits+0x52>
 8009d44:	0798      	lsls	r0, r3, #30
 8009d46:	bf49      	itett	mi
 8009d48:	085b      	lsrmi	r3, r3, #1
 8009d4a:	089b      	lsrpl	r3, r3, #2
 8009d4c:	2001      	movmi	r0, #1
 8009d4e:	6013      	strmi	r3, [r2, #0]
 8009d50:	bf5c      	itt	pl
 8009d52:	2002      	movpl	r0, #2
 8009d54:	6013      	strpl	r3, [r2, #0]
 8009d56:	4770      	bx	lr
 8009d58:	b299      	uxth	r1, r3
 8009d5a:	b909      	cbnz	r1, 8009d60 <__lo0bits+0x2a>
 8009d5c:	2010      	movs	r0, #16
 8009d5e:	0c1b      	lsrs	r3, r3, #16
 8009d60:	b2d9      	uxtb	r1, r3
 8009d62:	b909      	cbnz	r1, 8009d68 <__lo0bits+0x32>
 8009d64:	3008      	adds	r0, #8
 8009d66:	0a1b      	lsrs	r3, r3, #8
 8009d68:	0719      	lsls	r1, r3, #28
 8009d6a:	bf04      	itt	eq
 8009d6c:	091b      	lsreq	r3, r3, #4
 8009d6e:	3004      	addeq	r0, #4
 8009d70:	0799      	lsls	r1, r3, #30
 8009d72:	bf04      	itt	eq
 8009d74:	089b      	lsreq	r3, r3, #2
 8009d76:	3002      	addeq	r0, #2
 8009d78:	07d9      	lsls	r1, r3, #31
 8009d7a:	d403      	bmi.n	8009d84 <__lo0bits+0x4e>
 8009d7c:	085b      	lsrs	r3, r3, #1
 8009d7e:	f100 0001 	add.w	r0, r0, #1
 8009d82:	d003      	beq.n	8009d8c <__lo0bits+0x56>
 8009d84:	6013      	str	r3, [r2, #0]
 8009d86:	4770      	bx	lr
 8009d88:	2000      	movs	r0, #0
 8009d8a:	4770      	bx	lr
 8009d8c:	2020      	movs	r0, #32
 8009d8e:	4770      	bx	lr

08009d90 <__i2b>:
 8009d90:	b510      	push	{r4, lr}
 8009d92:	460c      	mov	r4, r1
 8009d94:	2101      	movs	r1, #1
 8009d96:	f7ff febd 	bl	8009b14 <_Balloc>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	b928      	cbnz	r0, 8009daa <__i2b+0x1a>
 8009d9e:	f240 1145 	movw	r1, #325	@ 0x145
 8009da2:	4b04      	ldr	r3, [pc, #16]	@ (8009db4 <__i2b+0x24>)
 8009da4:	4804      	ldr	r0, [pc, #16]	@ (8009db8 <__i2b+0x28>)
 8009da6:	f001 fc29 	bl	800b5fc <__assert_func>
 8009daa:	2301      	movs	r3, #1
 8009dac:	6144      	str	r4, [r0, #20]
 8009dae:	6103      	str	r3, [r0, #16]
 8009db0:	bd10      	pop	{r4, pc}
 8009db2:	bf00      	nop
 8009db4:	0800d6f7 	.word	0x0800d6f7
 8009db8:	0800d708 	.word	0x0800d708

08009dbc <__multiply>:
 8009dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	690a      	ldr	r2, [r1, #16]
 8009dc4:	6923      	ldr	r3, [r4, #16]
 8009dc6:	460f      	mov	r7, r1
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	bfa2      	ittt	ge
 8009dcc:	4623      	movge	r3, r4
 8009dce:	460c      	movge	r4, r1
 8009dd0:	461f      	movge	r7, r3
 8009dd2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009dd6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	6861      	ldr	r1, [r4, #4]
 8009dde:	eb0a 0609 	add.w	r6, sl, r9
 8009de2:	42b3      	cmp	r3, r6
 8009de4:	b085      	sub	sp, #20
 8009de6:	bfb8      	it	lt
 8009de8:	3101      	addlt	r1, #1
 8009dea:	f7ff fe93 	bl	8009b14 <_Balloc>
 8009dee:	b930      	cbnz	r0, 8009dfe <__multiply+0x42>
 8009df0:	4602      	mov	r2, r0
 8009df2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009df6:	4b43      	ldr	r3, [pc, #268]	@ (8009f04 <__multiply+0x148>)
 8009df8:	4843      	ldr	r0, [pc, #268]	@ (8009f08 <__multiply+0x14c>)
 8009dfa:	f001 fbff 	bl	800b5fc <__assert_func>
 8009dfe:	f100 0514 	add.w	r5, r0, #20
 8009e02:	462b      	mov	r3, r5
 8009e04:	2200      	movs	r2, #0
 8009e06:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e0a:	4543      	cmp	r3, r8
 8009e0c:	d321      	bcc.n	8009e52 <__multiply+0x96>
 8009e0e:	f107 0114 	add.w	r1, r7, #20
 8009e12:	f104 0214 	add.w	r2, r4, #20
 8009e16:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009e1a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009e1e:	9302      	str	r3, [sp, #8]
 8009e20:	1b13      	subs	r3, r2, r4
 8009e22:	3b15      	subs	r3, #21
 8009e24:	f023 0303 	bic.w	r3, r3, #3
 8009e28:	3304      	adds	r3, #4
 8009e2a:	f104 0715 	add.w	r7, r4, #21
 8009e2e:	42ba      	cmp	r2, r7
 8009e30:	bf38      	it	cc
 8009e32:	2304      	movcc	r3, #4
 8009e34:	9301      	str	r3, [sp, #4]
 8009e36:	9b02      	ldr	r3, [sp, #8]
 8009e38:	9103      	str	r1, [sp, #12]
 8009e3a:	428b      	cmp	r3, r1
 8009e3c:	d80c      	bhi.n	8009e58 <__multiply+0x9c>
 8009e3e:	2e00      	cmp	r6, #0
 8009e40:	dd03      	ble.n	8009e4a <__multiply+0x8e>
 8009e42:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d05a      	beq.n	8009f00 <__multiply+0x144>
 8009e4a:	6106      	str	r6, [r0, #16]
 8009e4c:	b005      	add	sp, #20
 8009e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e52:	f843 2b04 	str.w	r2, [r3], #4
 8009e56:	e7d8      	b.n	8009e0a <__multiply+0x4e>
 8009e58:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e5c:	f1ba 0f00 	cmp.w	sl, #0
 8009e60:	d023      	beq.n	8009eaa <__multiply+0xee>
 8009e62:	46a9      	mov	r9, r5
 8009e64:	f04f 0c00 	mov.w	ip, #0
 8009e68:	f104 0e14 	add.w	lr, r4, #20
 8009e6c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009e70:	f8d9 3000 	ldr.w	r3, [r9]
 8009e74:	fa1f fb87 	uxth.w	fp, r7
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e7e:	4463      	add	r3, ip
 8009e80:	f8d9 c000 	ldr.w	ip, [r9]
 8009e84:	0c3f      	lsrs	r7, r7, #16
 8009e86:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009e8a:	fb0a c707 	mla	r7, sl, r7, ip
 8009e8e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009e98:	4572      	cmp	r2, lr
 8009e9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009e9e:	f849 3b04 	str.w	r3, [r9], #4
 8009ea2:	d8e3      	bhi.n	8009e6c <__multiply+0xb0>
 8009ea4:	9b01      	ldr	r3, [sp, #4]
 8009ea6:	f845 c003 	str.w	ip, [r5, r3]
 8009eaa:	9b03      	ldr	r3, [sp, #12]
 8009eac:	3104      	adds	r1, #4
 8009eae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009eb2:	f1b9 0f00 	cmp.w	r9, #0
 8009eb6:	d021      	beq.n	8009efc <__multiply+0x140>
 8009eb8:	46ae      	mov	lr, r5
 8009eba:	f04f 0a00 	mov.w	sl, #0
 8009ebe:	682b      	ldr	r3, [r5, #0]
 8009ec0:	f104 0c14 	add.w	ip, r4, #20
 8009ec4:	f8bc b000 	ldrh.w	fp, [ip]
 8009ec8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	fb09 770b 	mla	r7, r9, fp, r7
 8009ed2:	4457      	add	r7, sl
 8009ed4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009ed8:	f84e 3b04 	str.w	r3, [lr], #4
 8009edc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ee0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ee4:	f8be 3000 	ldrh.w	r3, [lr]
 8009ee8:	4562      	cmp	r2, ip
 8009eea:	fb09 330a 	mla	r3, r9, sl, r3
 8009eee:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ef2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ef6:	d8e5      	bhi.n	8009ec4 <__multiply+0x108>
 8009ef8:	9f01      	ldr	r7, [sp, #4]
 8009efa:	51eb      	str	r3, [r5, r7]
 8009efc:	3504      	adds	r5, #4
 8009efe:	e79a      	b.n	8009e36 <__multiply+0x7a>
 8009f00:	3e01      	subs	r6, #1
 8009f02:	e79c      	b.n	8009e3e <__multiply+0x82>
 8009f04:	0800d6f7 	.word	0x0800d6f7
 8009f08:	0800d708 	.word	0x0800d708

08009f0c <__pow5mult>:
 8009f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f10:	4615      	mov	r5, r2
 8009f12:	f012 0203 	ands.w	r2, r2, #3
 8009f16:	4607      	mov	r7, r0
 8009f18:	460e      	mov	r6, r1
 8009f1a:	d007      	beq.n	8009f2c <__pow5mult+0x20>
 8009f1c:	4c25      	ldr	r4, [pc, #148]	@ (8009fb4 <__pow5mult+0xa8>)
 8009f1e:	3a01      	subs	r2, #1
 8009f20:	2300      	movs	r3, #0
 8009f22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f26:	f7ff fe57 	bl	8009bd8 <__multadd>
 8009f2a:	4606      	mov	r6, r0
 8009f2c:	10ad      	asrs	r5, r5, #2
 8009f2e:	d03d      	beq.n	8009fac <__pow5mult+0xa0>
 8009f30:	69fc      	ldr	r4, [r7, #28]
 8009f32:	b97c      	cbnz	r4, 8009f54 <__pow5mult+0x48>
 8009f34:	2010      	movs	r0, #16
 8009f36:	f7ff fd37 	bl	80099a8 <malloc>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	61f8      	str	r0, [r7, #28]
 8009f3e:	b928      	cbnz	r0, 8009f4c <__pow5mult+0x40>
 8009f40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f44:	4b1c      	ldr	r3, [pc, #112]	@ (8009fb8 <__pow5mult+0xac>)
 8009f46:	481d      	ldr	r0, [pc, #116]	@ (8009fbc <__pow5mult+0xb0>)
 8009f48:	f001 fb58 	bl	800b5fc <__assert_func>
 8009f4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f50:	6004      	str	r4, [r0, #0]
 8009f52:	60c4      	str	r4, [r0, #12]
 8009f54:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f5c:	b94c      	cbnz	r4, 8009f72 <__pow5mult+0x66>
 8009f5e:	f240 2171 	movw	r1, #625	@ 0x271
 8009f62:	4638      	mov	r0, r7
 8009f64:	f7ff ff14 	bl	8009d90 <__i2b>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f70:	6003      	str	r3, [r0, #0]
 8009f72:	f04f 0900 	mov.w	r9, #0
 8009f76:	07eb      	lsls	r3, r5, #31
 8009f78:	d50a      	bpl.n	8009f90 <__pow5mult+0x84>
 8009f7a:	4631      	mov	r1, r6
 8009f7c:	4622      	mov	r2, r4
 8009f7e:	4638      	mov	r0, r7
 8009f80:	f7ff ff1c 	bl	8009dbc <__multiply>
 8009f84:	4680      	mov	r8, r0
 8009f86:	4631      	mov	r1, r6
 8009f88:	4638      	mov	r0, r7
 8009f8a:	f7ff fe03 	bl	8009b94 <_Bfree>
 8009f8e:	4646      	mov	r6, r8
 8009f90:	106d      	asrs	r5, r5, #1
 8009f92:	d00b      	beq.n	8009fac <__pow5mult+0xa0>
 8009f94:	6820      	ldr	r0, [r4, #0]
 8009f96:	b938      	cbnz	r0, 8009fa8 <__pow5mult+0x9c>
 8009f98:	4622      	mov	r2, r4
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4638      	mov	r0, r7
 8009f9e:	f7ff ff0d 	bl	8009dbc <__multiply>
 8009fa2:	6020      	str	r0, [r4, #0]
 8009fa4:	f8c0 9000 	str.w	r9, [r0]
 8009fa8:	4604      	mov	r4, r0
 8009faa:	e7e4      	b.n	8009f76 <__pow5mult+0x6a>
 8009fac:	4630      	mov	r0, r6
 8009fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fb2:	bf00      	nop
 8009fb4:	0800d764 	.word	0x0800d764
 8009fb8:	0800d688 	.word	0x0800d688
 8009fbc:	0800d708 	.word	0x0800d708

08009fc0 <__lshift>:
 8009fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc4:	460c      	mov	r4, r1
 8009fc6:	4607      	mov	r7, r0
 8009fc8:	4691      	mov	r9, r2
 8009fca:	6923      	ldr	r3, [r4, #16]
 8009fcc:	6849      	ldr	r1, [r1, #4]
 8009fce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009fd2:	68a3      	ldr	r3, [r4, #8]
 8009fd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fd8:	f108 0601 	add.w	r6, r8, #1
 8009fdc:	42b3      	cmp	r3, r6
 8009fde:	db0b      	blt.n	8009ff8 <__lshift+0x38>
 8009fe0:	4638      	mov	r0, r7
 8009fe2:	f7ff fd97 	bl	8009b14 <_Balloc>
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	b948      	cbnz	r0, 8009ffe <__lshift+0x3e>
 8009fea:	4602      	mov	r2, r0
 8009fec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009ff0:	4b27      	ldr	r3, [pc, #156]	@ (800a090 <__lshift+0xd0>)
 8009ff2:	4828      	ldr	r0, [pc, #160]	@ (800a094 <__lshift+0xd4>)
 8009ff4:	f001 fb02 	bl	800b5fc <__assert_func>
 8009ff8:	3101      	adds	r1, #1
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	e7ee      	b.n	8009fdc <__lshift+0x1c>
 8009ffe:	2300      	movs	r3, #0
 800a000:	f100 0114 	add.w	r1, r0, #20
 800a004:	f100 0210 	add.w	r2, r0, #16
 800a008:	4618      	mov	r0, r3
 800a00a:	4553      	cmp	r3, sl
 800a00c:	db33      	blt.n	800a076 <__lshift+0xb6>
 800a00e:	6920      	ldr	r0, [r4, #16]
 800a010:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a014:	f104 0314 	add.w	r3, r4, #20
 800a018:	f019 091f 	ands.w	r9, r9, #31
 800a01c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a020:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a024:	d02b      	beq.n	800a07e <__lshift+0xbe>
 800a026:	468a      	mov	sl, r1
 800a028:	2200      	movs	r2, #0
 800a02a:	f1c9 0e20 	rsb	lr, r9, #32
 800a02e:	6818      	ldr	r0, [r3, #0]
 800a030:	fa00 f009 	lsl.w	r0, r0, r9
 800a034:	4310      	orrs	r0, r2
 800a036:	f84a 0b04 	str.w	r0, [sl], #4
 800a03a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a03e:	459c      	cmp	ip, r3
 800a040:	fa22 f20e 	lsr.w	r2, r2, lr
 800a044:	d8f3      	bhi.n	800a02e <__lshift+0x6e>
 800a046:	ebac 0304 	sub.w	r3, ip, r4
 800a04a:	3b15      	subs	r3, #21
 800a04c:	f023 0303 	bic.w	r3, r3, #3
 800a050:	3304      	adds	r3, #4
 800a052:	f104 0015 	add.w	r0, r4, #21
 800a056:	4584      	cmp	ip, r0
 800a058:	bf38      	it	cc
 800a05a:	2304      	movcc	r3, #4
 800a05c:	50ca      	str	r2, [r1, r3]
 800a05e:	b10a      	cbz	r2, 800a064 <__lshift+0xa4>
 800a060:	f108 0602 	add.w	r6, r8, #2
 800a064:	3e01      	subs	r6, #1
 800a066:	4638      	mov	r0, r7
 800a068:	4621      	mov	r1, r4
 800a06a:	612e      	str	r6, [r5, #16]
 800a06c:	f7ff fd92 	bl	8009b94 <_Bfree>
 800a070:	4628      	mov	r0, r5
 800a072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a076:	f842 0f04 	str.w	r0, [r2, #4]!
 800a07a:	3301      	adds	r3, #1
 800a07c:	e7c5      	b.n	800a00a <__lshift+0x4a>
 800a07e:	3904      	subs	r1, #4
 800a080:	f853 2b04 	ldr.w	r2, [r3], #4
 800a084:	459c      	cmp	ip, r3
 800a086:	f841 2f04 	str.w	r2, [r1, #4]!
 800a08a:	d8f9      	bhi.n	800a080 <__lshift+0xc0>
 800a08c:	e7ea      	b.n	800a064 <__lshift+0xa4>
 800a08e:	bf00      	nop
 800a090:	0800d6f7 	.word	0x0800d6f7
 800a094:	0800d708 	.word	0x0800d708

0800a098 <__mcmp>:
 800a098:	4603      	mov	r3, r0
 800a09a:	690a      	ldr	r2, [r1, #16]
 800a09c:	6900      	ldr	r0, [r0, #16]
 800a09e:	b530      	push	{r4, r5, lr}
 800a0a0:	1a80      	subs	r0, r0, r2
 800a0a2:	d10e      	bne.n	800a0c2 <__mcmp+0x2a>
 800a0a4:	3314      	adds	r3, #20
 800a0a6:	3114      	adds	r1, #20
 800a0a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0b8:	4295      	cmp	r5, r2
 800a0ba:	d003      	beq.n	800a0c4 <__mcmp+0x2c>
 800a0bc:	d205      	bcs.n	800a0ca <__mcmp+0x32>
 800a0be:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c2:	bd30      	pop	{r4, r5, pc}
 800a0c4:	42a3      	cmp	r3, r4
 800a0c6:	d3f3      	bcc.n	800a0b0 <__mcmp+0x18>
 800a0c8:	e7fb      	b.n	800a0c2 <__mcmp+0x2a>
 800a0ca:	2001      	movs	r0, #1
 800a0cc:	e7f9      	b.n	800a0c2 <__mcmp+0x2a>
	...

0800a0d0 <__mdiff>:
 800a0d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	4689      	mov	r9, r1
 800a0d6:	4606      	mov	r6, r0
 800a0d8:	4611      	mov	r1, r2
 800a0da:	4648      	mov	r0, r9
 800a0dc:	4614      	mov	r4, r2
 800a0de:	f7ff ffdb 	bl	800a098 <__mcmp>
 800a0e2:	1e05      	subs	r5, r0, #0
 800a0e4:	d112      	bne.n	800a10c <__mdiff+0x3c>
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	f7ff fd13 	bl	8009b14 <_Balloc>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	b928      	cbnz	r0, 800a0fe <__mdiff+0x2e>
 800a0f2:	f240 2137 	movw	r1, #567	@ 0x237
 800a0f6:	4b3e      	ldr	r3, [pc, #248]	@ (800a1f0 <__mdiff+0x120>)
 800a0f8:	483e      	ldr	r0, [pc, #248]	@ (800a1f4 <__mdiff+0x124>)
 800a0fa:	f001 fa7f 	bl	800b5fc <__assert_func>
 800a0fe:	2301      	movs	r3, #1
 800a100:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a104:	4610      	mov	r0, r2
 800a106:	b003      	add	sp, #12
 800a108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a10c:	bfbc      	itt	lt
 800a10e:	464b      	movlt	r3, r9
 800a110:	46a1      	movlt	r9, r4
 800a112:	4630      	mov	r0, r6
 800a114:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a118:	bfba      	itte	lt
 800a11a:	461c      	movlt	r4, r3
 800a11c:	2501      	movlt	r5, #1
 800a11e:	2500      	movge	r5, #0
 800a120:	f7ff fcf8 	bl	8009b14 <_Balloc>
 800a124:	4602      	mov	r2, r0
 800a126:	b918      	cbnz	r0, 800a130 <__mdiff+0x60>
 800a128:	f240 2145 	movw	r1, #581	@ 0x245
 800a12c:	4b30      	ldr	r3, [pc, #192]	@ (800a1f0 <__mdiff+0x120>)
 800a12e:	e7e3      	b.n	800a0f8 <__mdiff+0x28>
 800a130:	f100 0b14 	add.w	fp, r0, #20
 800a134:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a138:	f109 0310 	add.w	r3, r9, #16
 800a13c:	60c5      	str	r5, [r0, #12]
 800a13e:	f04f 0c00 	mov.w	ip, #0
 800a142:	f109 0514 	add.w	r5, r9, #20
 800a146:	46d9      	mov	r9, fp
 800a148:	6926      	ldr	r6, [r4, #16]
 800a14a:	f104 0e14 	add.w	lr, r4, #20
 800a14e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a152:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a156:	9301      	str	r3, [sp, #4]
 800a158:	9b01      	ldr	r3, [sp, #4]
 800a15a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a15e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a162:	b281      	uxth	r1, r0
 800a164:	9301      	str	r3, [sp, #4]
 800a166:	fa1f f38a 	uxth.w	r3, sl
 800a16a:	1a5b      	subs	r3, r3, r1
 800a16c:	0c00      	lsrs	r0, r0, #16
 800a16e:	4463      	add	r3, ip
 800a170:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a174:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a178:	b29b      	uxth	r3, r3
 800a17a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a17e:	4576      	cmp	r6, lr
 800a180:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a184:	f849 3b04 	str.w	r3, [r9], #4
 800a188:	d8e6      	bhi.n	800a158 <__mdiff+0x88>
 800a18a:	1b33      	subs	r3, r6, r4
 800a18c:	3b15      	subs	r3, #21
 800a18e:	f023 0303 	bic.w	r3, r3, #3
 800a192:	3415      	adds	r4, #21
 800a194:	3304      	adds	r3, #4
 800a196:	42a6      	cmp	r6, r4
 800a198:	bf38      	it	cc
 800a19a:	2304      	movcc	r3, #4
 800a19c:	441d      	add	r5, r3
 800a19e:	445b      	add	r3, fp
 800a1a0:	461e      	mov	r6, r3
 800a1a2:	462c      	mov	r4, r5
 800a1a4:	4544      	cmp	r4, r8
 800a1a6:	d30e      	bcc.n	800a1c6 <__mdiff+0xf6>
 800a1a8:	f108 0103 	add.w	r1, r8, #3
 800a1ac:	1b49      	subs	r1, r1, r5
 800a1ae:	f021 0103 	bic.w	r1, r1, #3
 800a1b2:	3d03      	subs	r5, #3
 800a1b4:	45a8      	cmp	r8, r5
 800a1b6:	bf38      	it	cc
 800a1b8:	2100      	movcc	r1, #0
 800a1ba:	440b      	add	r3, r1
 800a1bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1c0:	b199      	cbz	r1, 800a1ea <__mdiff+0x11a>
 800a1c2:	6117      	str	r7, [r2, #16]
 800a1c4:	e79e      	b.n	800a104 <__mdiff+0x34>
 800a1c6:	46e6      	mov	lr, ip
 800a1c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a1cc:	fa1f fc81 	uxth.w	ip, r1
 800a1d0:	44f4      	add	ip, lr
 800a1d2:	0c08      	lsrs	r0, r1, #16
 800a1d4:	4471      	add	r1, lr
 800a1d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a1da:	b289      	uxth	r1, r1
 800a1dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1e4:	f846 1b04 	str.w	r1, [r6], #4
 800a1e8:	e7dc      	b.n	800a1a4 <__mdiff+0xd4>
 800a1ea:	3f01      	subs	r7, #1
 800a1ec:	e7e6      	b.n	800a1bc <__mdiff+0xec>
 800a1ee:	bf00      	nop
 800a1f0:	0800d6f7 	.word	0x0800d6f7
 800a1f4:	0800d708 	.word	0x0800d708

0800a1f8 <__ulp>:
 800a1f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a234 <__ulp+0x3c>)
 800a1fa:	400b      	ands	r3, r1
 800a1fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a200:	2b00      	cmp	r3, #0
 800a202:	dc08      	bgt.n	800a216 <__ulp+0x1e>
 800a204:	425b      	negs	r3, r3
 800a206:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a20a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a20e:	da04      	bge.n	800a21a <__ulp+0x22>
 800a210:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a214:	4113      	asrs	r3, r2
 800a216:	2200      	movs	r2, #0
 800a218:	e008      	b.n	800a22c <__ulp+0x34>
 800a21a:	f1a2 0314 	sub.w	r3, r2, #20
 800a21e:	2b1e      	cmp	r3, #30
 800a220:	bfd6      	itet	le
 800a222:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a226:	2201      	movgt	r2, #1
 800a228:	40da      	lsrle	r2, r3
 800a22a:	2300      	movs	r3, #0
 800a22c:	4619      	mov	r1, r3
 800a22e:	4610      	mov	r0, r2
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop
 800a234:	7ff00000 	.word	0x7ff00000

0800a238 <__b2d>:
 800a238:	6902      	ldr	r2, [r0, #16]
 800a23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23c:	f100 0614 	add.w	r6, r0, #20
 800a240:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800a244:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800a248:	4f1e      	ldr	r7, [pc, #120]	@ (800a2c4 <__b2d+0x8c>)
 800a24a:	4620      	mov	r0, r4
 800a24c:	f7ff fd54 	bl	8009cf8 <__hi0bits>
 800a250:	4603      	mov	r3, r0
 800a252:	f1c0 0020 	rsb	r0, r0, #32
 800a256:	2b0a      	cmp	r3, #10
 800a258:	f1a2 0504 	sub.w	r5, r2, #4
 800a25c:	6008      	str	r0, [r1, #0]
 800a25e:	dc12      	bgt.n	800a286 <__b2d+0x4e>
 800a260:	42ae      	cmp	r6, r5
 800a262:	bf2c      	ite	cs
 800a264:	2200      	movcs	r2, #0
 800a266:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a26a:	f1c3 0c0b 	rsb	ip, r3, #11
 800a26e:	3315      	adds	r3, #21
 800a270:	fa24 fe0c 	lsr.w	lr, r4, ip
 800a274:	fa04 f303 	lsl.w	r3, r4, r3
 800a278:	fa22 f20c 	lsr.w	r2, r2, ip
 800a27c:	ea4e 0107 	orr.w	r1, lr, r7
 800a280:	431a      	orrs	r2, r3
 800a282:	4610      	mov	r0, r2
 800a284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a286:	42ae      	cmp	r6, r5
 800a288:	bf36      	itet	cc
 800a28a:	f1a2 0508 	subcc.w	r5, r2, #8
 800a28e:	2200      	movcs	r2, #0
 800a290:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a294:	3b0b      	subs	r3, #11
 800a296:	d012      	beq.n	800a2be <__b2d+0x86>
 800a298:	f1c3 0720 	rsb	r7, r3, #32
 800a29c:	fa22 f107 	lsr.w	r1, r2, r7
 800a2a0:	409c      	lsls	r4, r3
 800a2a2:	430c      	orrs	r4, r1
 800a2a4:	42b5      	cmp	r5, r6
 800a2a6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800a2aa:	bf94      	ite	ls
 800a2ac:	2400      	movls	r4, #0
 800a2ae:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800a2b2:	409a      	lsls	r2, r3
 800a2b4:	40fc      	lsrs	r4, r7
 800a2b6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a2ba:	4322      	orrs	r2, r4
 800a2bc:	e7e1      	b.n	800a282 <__b2d+0x4a>
 800a2be:	ea44 0107 	orr.w	r1, r4, r7
 800a2c2:	e7de      	b.n	800a282 <__b2d+0x4a>
 800a2c4:	3ff00000 	.word	0x3ff00000

0800a2c8 <__d2b>:
 800a2c8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a2cc:	2101      	movs	r1, #1
 800a2ce:	4690      	mov	r8, r2
 800a2d0:	4699      	mov	r9, r3
 800a2d2:	9e08      	ldr	r6, [sp, #32]
 800a2d4:	f7ff fc1e 	bl	8009b14 <_Balloc>
 800a2d8:	4604      	mov	r4, r0
 800a2da:	b930      	cbnz	r0, 800a2ea <__d2b+0x22>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	f240 310f 	movw	r1, #783	@ 0x30f
 800a2e2:	4b23      	ldr	r3, [pc, #140]	@ (800a370 <__d2b+0xa8>)
 800a2e4:	4823      	ldr	r0, [pc, #140]	@ (800a374 <__d2b+0xac>)
 800a2e6:	f001 f989 	bl	800b5fc <__assert_func>
 800a2ea:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a2ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a2f2:	b10d      	cbz	r5, 800a2f8 <__d2b+0x30>
 800a2f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2f8:	9301      	str	r3, [sp, #4]
 800a2fa:	f1b8 0300 	subs.w	r3, r8, #0
 800a2fe:	d024      	beq.n	800a34a <__d2b+0x82>
 800a300:	4668      	mov	r0, sp
 800a302:	9300      	str	r3, [sp, #0]
 800a304:	f7ff fd17 	bl	8009d36 <__lo0bits>
 800a308:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a30c:	b1d8      	cbz	r0, 800a346 <__d2b+0x7e>
 800a30e:	f1c0 0320 	rsb	r3, r0, #32
 800a312:	fa02 f303 	lsl.w	r3, r2, r3
 800a316:	430b      	orrs	r3, r1
 800a318:	40c2      	lsrs	r2, r0
 800a31a:	6163      	str	r3, [r4, #20]
 800a31c:	9201      	str	r2, [sp, #4]
 800a31e:	9b01      	ldr	r3, [sp, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	bf0c      	ite	eq
 800a324:	2201      	moveq	r2, #1
 800a326:	2202      	movne	r2, #2
 800a328:	61a3      	str	r3, [r4, #24]
 800a32a:	6122      	str	r2, [r4, #16]
 800a32c:	b1ad      	cbz	r5, 800a35a <__d2b+0x92>
 800a32e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a332:	4405      	add	r5, r0
 800a334:	6035      	str	r5, [r6, #0]
 800a336:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a33a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a33c:	6018      	str	r0, [r3, #0]
 800a33e:	4620      	mov	r0, r4
 800a340:	b002      	add	sp, #8
 800a342:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a346:	6161      	str	r1, [r4, #20]
 800a348:	e7e9      	b.n	800a31e <__d2b+0x56>
 800a34a:	a801      	add	r0, sp, #4
 800a34c:	f7ff fcf3 	bl	8009d36 <__lo0bits>
 800a350:	9b01      	ldr	r3, [sp, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	6163      	str	r3, [r4, #20]
 800a356:	3020      	adds	r0, #32
 800a358:	e7e7      	b.n	800a32a <__d2b+0x62>
 800a35a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a35e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a362:	6030      	str	r0, [r6, #0]
 800a364:	6918      	ldr	r0, [r3, #16]
 800a366:	f7ff fcc7 	bl	8009cf8 <__hi0bits>
 800a36a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a36e:	e7e4      	b.n	800a33a <__d2b+0x72>
 800a370:	0800d6f7 	.word	0x0800d6f7
 800a374:	0800d708 	.word	0x0800d708

0800a378 <__ratio>:
 800a378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a37c:	b085      	sub	sp, #20
 800a37e:	e9cd 1000 	strd	r1, r0, [sp]
 800a382:	a902      	add	r1, sp, #8
 800a384:	f7ff ff58 	bl	800a238 <__b2d>
 800a388:	468b      	mov	fp, r1
 800a38a:	4606      	mov	r6, r0
 800a38c:	460f      	mov	r7, r1
 800a38e:	9800      	ldr	r0, [sp, #0]
 800a390:	a903      	add	r1, sp, #12
 800a392:	f7ff ff51 	bl	800a238 <__b2d>
 800a396:	460d      	mov	r5, r1
 800a398:	9b01      	ldr	r3, [sp, #4]
 800a39a:	4689      	mov	r9, r1
 800a39c:	6919      	ldr	r1, [r3, #16]
 800a39e:	9b00      	ldr	r3, [sp, #0]
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	691b      	ldr	r3, [r3, #16]
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	1ac9      	subs	r1, r1, r3
 800a3a8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a3ac:	1a9b      	subs	r3, r3, r2
 800a3ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	bfcd      	iteet	gt
 800a3b6:	463a      	movgt	r2, r7
 800a3b8:	462a      	movle	r2, r5
 800a3ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a3be:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a3c2:	bfd8      	it	le
 800a3c4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a3c8:	464b      	mov	r3, r9
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4659      	mov	r1, fp
 800a3ce:	f7f6 f9ad 	bl	800072c <__aeabi_ddiv>
 800a3d2:	b005      	add	sp, #20
 800a3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3d8 <__copybits>:
 800a3d8:	3901      	subs	r1, #1
 800a3da:	b570      	push	{r4, r5, r6, lr}
 800a3dc:	1149      	asrs	r1, r1, #5
 800a3de:	6914      	ldr	r4, [r2, #16]
 800a3e0:	3101      	adds	r1, #1
 800a3e2:	f102 0314 	add.w	r3, r2, #20
 800a3e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a3ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a3ee:	1f05      	subs	r5, r0, #4
 800a3f0:	42a3      	cmp	r3, r4
 800a3f2:	d30c      	bcc.n	800a40e <__copybits+0x36>
 800a3f4:	1aa3      	subs	r3, r4, r2
 800a3f6:	3b11      	subs	r3, #17
 800a3f8:	f023 0303 	bic.w	r3, r3, #3
 800a3fc:	3211      	adds	r2, #17
 800a3fe:	42a2      	cmp	r2, r4
 800a400:	bf88      	it	hi
 800a402:	2300      	movhi	r3, #0
 800a404:	4418      	add	r0, r3
 800a406:	2300      	movs	r3, #0
 800a408:	4288      	cmp	r0, r1
 800a40a:	d305      	bcc.n	800a418 <__copybits+0x40>
 800a40c:	bd70      	pop	{r4, r5, r6, pc}
 800a40e:	f853 6b04 	ldr.w	r6, [r3], #4
 800a412:	f845 6f04 	str.w	r6, [r5, #4]!
 800a416:	e7eb      	b.n	800a3f0 <__copybits+0x18>
 800a418:	f840 3b04 	str.w	r3, [r0], #4
 800a41c:	e7f4      	b.n	800a408 <__copybits+0x30>

0800a41e <__any_on>:
 800a41e:	f100 0214 	add.w	r2, r0, #20
 800a422:	6900      	ldr	r0, [r0, #16]
 800a424:	114b      	asrs	r3, r1, #5
 800a426:	4298      	cmp	r0, r3
 800a428:	b510      	push	{r4, lr}
 800a42a:	db11      	blt.n	800a450 <__any_on+0x32>
 800a42c:	dd0a      	ble.n	800a444 <__any_on+0x26>
 800a42e:	f011 011f 	ands.w	r1, r1, #31
 800a432:	d007      	beq.n	800a444 <__any_on+0x26>
 800a434:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a438:	fa24 f001 	lsr.w	r0, r4, r1
 800a43c:	fa00 f101 	lsl.w	r1, r0, r1
 800a440:	428c      	cmp	r4, r1
 800a442:	d10b      	bne.n	800a45c <__any_on+0x3e>
 800a444:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a448:	4293      	cmp	r3, r2
 800a44a:	d803      	bhi.n	800a454 <__any_on+0x36>
 800a44c:	2000      	movs	r0, #0
 800a44e:	bd10      	pop	{r4, pc}
 800a450:	4603      	mov	r3, r0
 800a452:	e7f7      	b.n	800a444 <__any_on+0x26>
 800a454:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a458:	2900      	cmp	r1, #0
 800a45a:	d0f5      	beq.n	800a448 <__any_on+0x2a>
 800a45c:	2001      	movs	r0, #1
 800a45e:	e7f6      	b.n	800a44e <__any_on+0x30>

0800a460 <sulp>:
 800a460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a464:	460f      	mov	r7, r1
 800a466:	4690      	mov	r8, r2
 800a468:	f7ff fec6 	bl	800a1f8 <__ulp>
 800a46c:	4604      	mov	r4, r0
 800a46e:	460d      	mov	r5, r1
 800a470:	f1b8 0f00 	cmp.w	r8, #0
 800a474:	d011      	beq.n	800a49a <sulp+0x3a>
 800a476:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a47a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a47e:	2b00      	cmp	r3, #0
 800a480:	dd0b      	ble.n	800a49a <sulp+0x3a>
 800a482:	2400      	movs	r4, #0
 800a484:	051b      	lsls	r3, r3, #20
 800a486:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a48a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a48e:	4622      	mov	r2, r4
 800a490:	462b      	mov	r3, r5
 800a492:	f7f6 f821 	bl	80004d8 <__aeabi_dmul>
 800a496:	4604      	mov	r4, r0
 800a498:	460d      	mov	r5, r1
 800a49a:	4620      	mov	r0, r4
 800a49c:	4629      	mov	r1, r5
 800a49e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4a2:	0000      	movs	r0, r0
 800a4a4:	0000      	movs	r0, r0
	...

0800a4a8 <_strtod_l>:
 800a4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ac:	b09f      	sub	sp, #124	@ 0x7c
 800a4ae:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a4b6:	f04f 0a00 	mov.w	sl, #0
 800a4ba:	f04f 0b00 	mov.w	fp, #0
 800a4be:	460a      	mov	r2, r1
 800a4c0:	9005      	str	r0, [sp, #20]
 800a4c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4c4:	7811      	ldrb	r1, [r2, #0]
 800a4c6:	292b      	cmp	r1, #43	@ 0x2b
 800a4c8:	d048      	beq.n	800a55c <_strtod_l+0xb4>
 800a4ca:	d836      	bhi.n	800a53a <_strtod_l+0x92>
 800a4cc:	290d      	cmp	r1, #13
 800a4ce:	d830      	bhi.n	800a532 <_strtod_l+0x8a>
 800a4d0:	2908      	cmp	r1, #8
 800a4d2:	d830      	bhi.n	800a536 <_strtod_l+0x8e>
 800a4d4:	2900      	cmp	r1, #0
 800a4d6:	d039      	beq.n	800a54c <_strtod_l+0xa4>
 800a4d8:	2200      	movs	r2, #0
 800a4da:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a4dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a4de:	782a      	ldrb	r2, [r5, #0]
 800a4e0:	2a30      	cmp	r2, #48	@ 0x30
 800a4e2:	f040 80b1 	bne.w	800a648 <_strtod_l+0x1a0>
 800a4e6:	786a      	ldrb	r2, [r5, #1]
 800a4e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4ec:	2a58      	cmp	r2, #88	@ 0x58
 800a4ee:	d16c      	bne.n	800a5ca <_strtod_l+0x122>
 800a4f0:	9302      	str	r3, [sp, #8]
 800a4f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4f4:	4a8e      	ldr	r2, [pc, #568]	@ (800a730 <_strtod_l+0x288>)
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	ab1a      	add	r3, sp, #104	@ 0x68
 800a4fa:	9300      	str	r3, [sp, #0]
 800a4fc:	9805      	ldr	r0, [sp, #20]
 800a4fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a500:	a919      	add	r1, sp, #100	@ 0x64
 800a502:	f001 f915 	bl	800b730 <__gethex>
 800a506:	f010 060f 	ands.w	r6, r0, #15
 800a50a:	4604      	mov	r4, r0
 800a50c:	d005      	beq.n	800a51a <_strtod_l+0x72>
 800a50e:	2e06      	cmp	r6, #6
 800a510:	d126      	bne.n	800a560 <_strtod_l+0xb8>
 800a512:	2300      	movs	r3, #0
 800a514:	3501      	adds	r5, #1
 800a516:	9519      	str	r5, [sp, #100]	@ 0x64
 800a518:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a51a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f040 8584 	bne.w	800b02a <_strtod_l+0xb82>
 800a522:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a524:	b1bb      	cbz	r3, 800a556 <_strtod_l+0xae>
 800a526:	4650      	mov	r0, sl
 800a528:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800a52c:	b01f      	add	sp, #124	@ 0x7c
 800a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a532:	2920      	cmp	r1, #32
 800a534:	d1d0      	bne.n	800a4d8 <_strtod_l+0x30>
 800a536:	3201      	adds	r2, #1
 800a538:	e7c3      	b.n	800a4c2 <_strtod_l+0x1a>
 800a53a:	292d      	cmp	r1, #45	@ 0x2d
 800a53c:	d1cc      	bne.n	800a4d8 <_strtod_l+0x30>
 800a53e:	2101      	movs	r1, #1
 800a540:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a542:	1c51      	adds	r1, r2, #1
 800a544:	9119      	str	r1, [sp, #100]	@ 0x64
 800a546:	7852      	ldrb	r2, [r2, #1]
 800a548:	2a00      	cmp	r2, #0
 800a54a:	d1c7      	bne.n	800a4dc <_strtod_l+0x34>
 800a54c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a54e:	9419      	str	r4, [sp, #100]	@ 0x64
 800a550:	2b00      	cmp	r3, #0
 800a552:	f040 8568 	bne.w	800b026 <_strtod_l+0xb7e>
 800a556:	4650      	mov	r0, sl
 800a558:	4659      	mov	r1, fp
 800a55a:	e7e7      	b.n	800a52c <_strtod_l+0x84>
 800a55c:	2100      	movs	r1, #0
 800a55e:	e7ef      	b.n	800a540 <_strtod_l+0x98>
 800a560:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a562:	b13a      	cbz	r2, 800a574 <_strtod_l+0xcc>
 800a564:	2135      	movs	r1, #53	@ 0x35
 800a566:	a81c      	add	r0, sp, #112	@ 0x70
 800a568:	f7ff ff36 	bl	800a3d8 <__copybits>
 800a56c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a56e:	9805      	ldr	r0, [sp, #20]
 800a570:	f7ff fb10 	bl	8009b94 <_Bfree>
 800a574:	3e01      	subs	r6, #1
 800a576:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a578:	2e04      	cmp	r6, #4
 800a57a:	d806      	bhi.n	800a58a <_strtod_l+0xe2>
 800a57c:	e8df f006 	tbb	[pc, r6]
 800a580:	201d0314 	.word	0x201d0314
 800a584:	14          	.byte	0x14
 800a585:	00          	.byte	0x00
 800a586:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a58a:	05e1      	lsls	r1, r4, #23
 800a58c:	bf48      	it	mi
 800a58e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a592:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a596:	0d1b      	lsrs	r3, r3, #20
 800a598:	051b      	lsls	r3, r3, #20
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1bd      	bne.n	800a51a <_strtod_l+0x72>
 800a59e:	f7fe fb2b 	bl	8008bf8 <__errno>
 800a5a2:	2322      	movs	r3, #34	@ 0x22
 800a5a4:	6003      	str	r3, [r0, #0]
 800a5a6:	e7b8      	b.n	800a51a <_strtod_l+0x72>
 800a5a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a5ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a5b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a5b4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a5b8:	e7e7      	b.n	800a58a <_strtod_l+0xe2>
 800a5ba:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800a734 <_strtod_l+0x28c>
 800a5be:	e7e4      	b.n	800a58a <_strtod_l+0xe2>
 800a5c0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a5c4:	f04f 3aff 	mov.w	sl, #4294967295
 800a5c8:	e7df      	b.n	800a58a <_strtod_l+0xe2>
 800a5ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5cc:	1c5a      	adds	r2, r3, #1
 800a5ce:	9219      	str	r2, [sp, #100]	@ 0x64
 800a5d0:	785b      	ldrb	r3, [r3, #1]
 800a5d2:	2b30      	cmp	r3, #48	@ 0x30
 800a5d4:	d0f9      	beq.n	800a5ca <_strtod_l+0x122>
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d09f      	beq.n	800a51a <_strtod_l+0x72>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5e0:	220a      	movs	r2, #10
 800a5e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	461f      	mov	r7, r3
 800a5e8:	9308      	str	r3, [sp, #32]
 800a5ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5ec:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a5ee:	7805      	ldrb	r5, [r0, #0]
 800a5f0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a5f4:	b2d9      	uxtb	r1, r3
 800a5f6:	2909      	cmp	r1, #9
 800a5f8:	d928      	bls.n	800a64c <_strtod_l+0x1a4>
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	494e      	ldr	r1, [pc, #312]	@ (800a738 <_strtod_l+0x290>)
 800a5fe:	f000 ffc7 	bl	800b590 <strncmp>
 800a602:	2800      	cmp	r0, #0
 800a604:	d032      	beq.n	800a66c <_strtod_l+0x1c4>
 800a606:	2000      	movs	r0, #0
 800a608:	462a      	mov	r2, r5
 800a60a:	4681      	mov	r9, r0
 800a60c:	463d      	mov	r5, r7
 800a60e:	4603      	mov	r3, r0
 800a610:	2a65      	cmp	r2, #101	@ 0x65
 800a612:	d001      	beq.n	800a618 <_strtod_l+0x170>
 800a614:	2a45      	cmp	r2, #69	@ 0x45
 800a616:	d114      	bne.n	800a642 <_strtod_l+0x19a>
 800a618:	b91d      	cbnz	r5, 800a622 <_strtod_l+0x17a>
 800a61a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a61c:	4302      	orrs	r2, r0
 800a61e:	d095      	beq.n	800a54c <_strtod_l+0xa4>
 800a620:	2500      	movs	r5, #0
 800a622:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a624:	1c62      	adds	r2, r4, #1
 800a626:	9219      	str	r2, [sp, #100]	@ 0x64
 800a628:	7862      	ldrb	r2, [r4, #1]
 800a62a:	2a2b      	cmp	r2, #43	@ 0x2b
 800a62c:	d077      	beq.n	800a71e <_strtod_l+0x276>
 800a62e:	2a2d      	cmp	r2, #45	@ 0x2d
 800a630:	d07b      	beq.n	800a72a <_strtod_l+0x282>
 800a632:	f04f 0c00 	mov.w	ip, #0
 800a636:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a63a:	2909      	cmp	r1, #9
 800a63c:	f240 8082 	bls.w	800a744 <_strtod_l+0x29c>
 800a640:	9419      	str	r4, [sp, #100]	@ 0x64
 800a642:	f04f 0800 	mov.w	r8, #0
 800a646:	e0a2      	b.n	800a78e <_strtod_l+0x2e6>
 800a648:	2300      	movs	r3, #0
 800a64a:	e7c7      	b.n	800a5dc <_strtod_l+0x134>
 800a64c:	2f08      	cmp	r7, #8
 800a64e:	bfd5      	itete	le
 800a650:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a652:	9908      	ldrgt	r1, [sp, #32]
 800a654:	fb02 3301 	mlale	r3, r2, r1, r3
 800a658:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a65c:	f100 0001 	add.w	r0, r0, #1
 800a660:	bfd4      	ite	le
 800a662:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a664:	9308      	strgt	r3, [sp, #32]
 800a666:	3701      	adds	r7, #1
 800a668:	9019      	str	r0, [sp, #100]	@ 0x64
 800a66a:	e7bf      	b.n	800a5ec <_strtod_l+0x144>
 800a66c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a66e:	1c5a      	adds	r2, r3, #1
 800a670:	9219      	str	r2, [sp, #100]	@ 0x64
 800a672:	785a      	ldrb	r2, [r3, #1]
 800a674:	b37f      	cbz	r7, 800a6d6 <_strtod_l+0x22e>
 800a676:	4681      	mov	r9, r0
 800a678:	463d      	mov	r5, r7
 800a67a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a67e:	2b09      	cmp	r3, #9
 800a680:	d912      	bls.n	800a6a8 <_strtod_l+0x200>
 800a682:	2301      	movs	r3, #1
 800a684:	e7c4      	b.n	800a610 <_strtod_l+0x168>
 800a686:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a688:	3001      	adds	r0, #1
 800a68a:	1c5a      	adds	r2, r3, #1
 800a68c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a68e:	785a      	ldrb	r2, [r3, #1]
 800a690:	2a30      	cmp	r2, #48	@ 0x30
 800a692:	d0f8      	beq.n	800a686 <_strtod_l+0x1de>
 800a694:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a698:	2b08      	cmp	r3, #8
 800a69a:	f200 84cb 	bhi.w	800b034 <_strtod_l+0xb8c>
 800a69e:	4681      	mov	r9, r0
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6a6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6a8:	3a30      	subs	r2, #48	@ 0x30
 800a6aa:	f100 0301 	add.w	r3, r0, #1
 800a6ae:	d02a      	beq.n	800a706 <_strtod_l+0x25e>
 800a6b0:	4499      	add	r9, r3
 800a6b2:	210a      	movs	r1, #10
 800a6b4:	462b      	mov	r3, r5
 800a6b6:	eb00 0c05 	add.w	ip, r0, r5
 800a6ba:	4563      	cmp	r3, ip
 800a6bc:	d10d      	bne.n	800a6da <_strtod_l+0x232>
 800a6be:	1c69      	adds	r1, r5, #1
 800a6c0:	4401      	add	r1, r0
 800a6c2:	4428      	add	r0, r5
 800a6c4:	2808      	cmp	r0, #8
 800a6c6:	dc16      	bgt.n	800a6f6 <_strtod_l+0x24e>
 800a6c8:	230a      	movs	r3, #10
 800a6ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6cc:	fb03 2300 	mla	r3, r3, r0, r2
 800a6d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e018      	b.n	800a708 <_strtod_l+0x260>
 800a6d6:	4638      	mov	r0, r7
 800a6d8:	e7da      	b.n	800a690 <_strtod_l+0x1e8>
 800a6da:	2b08      	cmp	r3, #8
 800a6dc:	f103 0301 	add.w	r3, r3, #1
 800a6e0:	dc03      	bgt.n	800a6ea <_strtod_l+0x242>
 800a6e2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a6e4:	434e      	muls	r6, r1
 800a6e6:	960a      	str	r6, [sp, #40]	@ 0x28
 800a6e8:	e7e7      	b.n	800a6ba <_strtod_l+0x212>
 800a6ea:	2b10      	cmp	r3, #16
 800a6ec:	bfde      	ittt	le
 800a6ee:	9e08      	ldrle	r6, [sp, #32]
 800a6f0:	434e      	mulle	r6, r1
 800a6f2:	9608      	strle	r6, [sp, #32]
 800a6f4:	e7e1      	b.n	800a6ba <_strtod_l+0x212>
 800a6f6:	280f      	cmp	r0, #15
 800a6f8:	dceb      	bgt.n	800a6d2 <_strtod_l+0x22a>
 800a6fa:	230a      	movs	r3, #10
 800a6fc:	9808      	ldr	r0, [sp, #32]
 800a6fe:	fb03 2300 	mla	r3, r3, r0, r2
 800a702:	9308      	str	r3, [sp, #32]
 800a704:	e7e5      	b.n	800a6d2 <_strtod_l+0x22a>
 800a706:	4629      	mov	r1, r5
 800a708:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a70a:	460d      	mov	r5, r1
 800a70c:	1c50      	adds	r0, r2, #1
 800a70e:	9019      	str	r0, [sp, #100]	@ 0x64
 800a710:	7852      	ldrb	r2, [r2, #1]
 800a712:	4618      	mov	r0, r3
 800a714:	e7b1      	b.n	800a67a <_strtod_l+0x1d2>
 800a716:	f04f 0900 	mov.w	r9, #0
 800a71a:	2301      	movs	r3, #1
 800a71c:	e77d      	b.n	800a61a <_strtod_l+0x172>
 800a71e:	f04f 0c00 	mov.w	ip, #0
 800a722:	1ca2      	adds	r2, r4, #2
 800a724:	9219      	str	r2, [sp, #100]	@ 0x64
 800a726:	78a2      	ldrb	r2, [r4, #2]
 800a728:	e785      	b.n	800a636 <_strtod_l+0x18e>
 800a72a:	f04f 0c01 	mov.w	ip, #1
 800a72e:	e7f8      	b.n	800a722 <_strtod_l+0x27a>
 800a730:	0800d878 	.word	0x0800d878
 800a734:	7ff00000 	.word	0x7ff00000
 800a738:	0800d860 	.word	0x0800d860
 800a73c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a73e:	1c51      	adds	r1, r2, #1
 800a740:	9119      	str	r1, [sp, #100]	@ 0x64
 800a742:	7852      	ldrb	r2, [r2, #1]
 800a744:	2a30      	cmp	r2, #48	@ 0x30
 800a746:	d0f9      	beq.n	800a73c <_strtod_l+0x294>
 800a748:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a74c:	2908      	cmp	r1, #8
 800a74e:	f63f af78 	bhi.w	800a642 <_strtod_l+0x19a>
 800a752:	f04f 080a 	mov.w	r8, #10
 800a756:	3a30      	subs	r2, #48	@ 0x30
 800a758:	920e      	str	r2, [sp, #56]	@ 0x38
 800a75a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a75c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a75e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a760:	1c56      	adds	r6, r2, #1
 800a762:	9619      	str	r6, [sp, #100]	@ 0x64
 800a764:	7852      	ldrb	r2, [r2, #1]
 800a766:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a76a:	f1be 0f09 	cmp.w	lr, #9
 800a76e:	d939      	bls.n	800a7e4 <_strtod_l+0x33c>
 800a770:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a772:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a776:	1a76      	subs	r6, r6, r1
 800a778:	2e08      	cmp	r6, #8
 800a77a:	dc03      	bgt.n	800a784 <_strtod_l+0x2dc>
 800a77c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a77e:	4588      	cmp	r8, r1
 800a780:	bfa8      	it	ge
 800a782:	4688      	movge	r8, r1
 800a784:	f1bc 0f00 	cmp.w	ip, #0
 800a788:	d001      	beq.n	800a78e <_strtod_l+0x2e6>
 800a78a:	f1c8 0800 	rsb	r8, r8, #0
 800a78e:	2d00      	cmp	r5, #0
 800a790:	d14e      	bne.n	800a830 <_strtod_l+0x388>
 800a792:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a794:	4308      	orrs	r0, r1
 800a796:	f47f aec0 	bne.w	800a51a <_strtod_l+0x72>
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f47f aed6 	bne.w	800a54c <_strtod_l+0xa4>
 800a7a0:	2a69      	cmp	r2, #105	@ 0x69
 800a7a2:	d028      	beq.n	800a7f6 <_strtod_l+0x34e>
 800a7a4:	dc25      	bgt.n	800a7f2 <_strtod_l+0x34a>
 800a7a6:	2a49      	cmp	r2, #73	@ 0x49
 800a7a8:	d025      	beq.n	800a7f6 <_strtod_l+0x34e>
 800a7aa:	2a4e      	cmp	r2, #78	@ 0x4e
 800a7ac:	f47f aece 	bne.w	800a54c <_strtod_l+0xa4>
 800a7b0:	499a      	ldr	r1, [pc, #616]	@ (800aa1c <_strtod_l+0x574>)
 800a7b2:	a819      	add	r0, sp, #100	@ 0x64
 800a7b4:	f001 f9de 	bl	800bb74 <__match>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	f43f aec7 	beq.w	800a54c <_strtod_l+0xa4>
 800a7be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	2b28      	cmp	r3, #40	@ 0x28
 800a7c4:	d12e      	bne.n	800a824 <_strtod_l+0x37c>
 800a7c6:	4996      	ldr	r1, [pc, #600]	@ (800aa20 <_strtod_l+0x578>)
 800a7c8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a7ca:	a819      	add	r0, sp, #100	@ 0x64
 800a7cc:	f001 f9e6 	bl	800bb9c <__hexnan>
 800a7d0:	2805      	cmp	r0, #5
 800a7d2:	d127      	bne.n	800a824 <_strtod_l+0x37c>
 800a7d4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a7d6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a7da:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a7de:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a7e2:	e69a      	b.n	800a51a <_strtod_l+0x72>
 800a7e4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a7e6:	fb08 2101 	mla	r1, r8, r1, r2
 800a7ea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a7ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800a7f0:	e7b5      	b.n	800a75e <_strtod_l+0x2b6>
 800a7f2:	2a6e      	cmp	r2, #110	@ 0x6e
 800a7f4:	e7da      	b.n	800a7ac <_strtod_l+0x304>
 800a7f6:	498b      	ldr	r1, [pc, #556]	@ (800aa24 <_strtod_l+0x57c>)
 800a7f8:	a819      	add	r0, sp, #100	@ 0x64
 800a7fa:	f001 f9bb 	bl	800bb74 <__match>
 800a7fe:	2800      	cmp	r0, #0
 800a800:	f43f aea4 	beq.w	800a54c <_strtod_l+0xa4>
 800a804:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a806:	4988      	ldr	r1, [pc, #544]	@ (800aa28 <_strtod_l+0x580>)
 800a808:	3b01      	subs	r3, #1
 800a80a:	a819      	add	r0, sp, #100	@ 0x64
 800a80c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a80e:	f001 f9b1 	bl	800bb74 <__match>
 800a812:	b910      	cbnz	r0, 800a81a <_strtod_l+0x372>
 800a814:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a816:	3301      	adds	r3, #1
 800a818:	9319      	str	r3, [sp, #100]	@ 0x64
 800a81a:	f04f 0a00 	mov.w	sl, #0
 800a81e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800aa2c <_strtod_l+0x584>
 800a822:	e67a      	b.n	800a51a <_strtod_l+0x72>
 800a824:	4882      	ldr	r0, [pc, #520]	@ (800aa30 <_strtod_l+0x588>)
 800a826:	f000 fee3 	bl	800b5f0 <nan>
 800a82a:	4682      	mov	sl, r0
 800a82c:	468b      	mov	fp, r1
 800a82e:	e674      	b.n	800a51a <_strtod_l+0x72>
 800a830:	eba8 0309 	sub.w	r3, r8, r9
 800a834:	2f00      	cmp	r7, #0
 800a836:	bf08      	it	eq
 800a838:	462f      	moveq	r7, r5
 800a83a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a83c:	2d10      	cmp	r5, #16
 800a83e:	462c      	mov	r4, r5
 800a840:	9309      	str	r3, [sp, #36]	@ 0x24
 800a842:	bfa8      	it	ge
 800a844:	2410      	movge	r4, #16
 800a846:	f7f5 fdcd 	bl	80003e4 <__aeabi_ui2d>
 800a84a:	2d09      	cmp	r5, #9
 800a84c:	4682      	mov	sl, r0
 800a84e:	468b      	mov	fp, r1
 800a850:	dc11      	bgt.n	800a876 <_strtod_l+0x3ce>
 800a852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a854:	2b00      	cmp	r3, #0
 800a856:	f43f ae60 	beq.w	800a51a <_strtod_l+0x72>
 800a85a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a85c:	dd76      	ble.n	800a94c <_strtod_l+0x4a4>
 800a85e:	2b16      	cmp	r3, #22
 800a860:	dc5d      	bgt.n	800a91e <_strtod_l+0x476>
 800a862:	4974      	ldr	r1, [pc, #464]	@ (800aa34 <_strtod_l+0x58c>)
 800a864:	4652      	mov	r2, sl
 800a866:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a86a:	465b      	mov	r3, fp
 800a86c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a870:	f7f5 fe32 	bl	80004d8 <__aeabi_dmul>
 800a874:	e7d9      	b.n	800a82a <_strtod_l+0x382>
 800a876:	4b6f      	ldr	r3, [pc, #444]	@ (800aa34 <_strtod_l+0x58c>)
 800a878:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a87c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a880:	f7f5 fe2a 	bl	80004d8 <__aeabi_dmul>
 800a884:	4682      	mov	sl, r0
 800a886:	9808      	ldr	r0, [sp, #32]
 800a888:	468b      	mov	fp, r1
 800a88a:	f7f5 fdab 	bl	80003e4 <__aeabi_ui2d>
 800a88e:	4602      	mov	r2, r0
 800a890:	460b      	mov	r3, r1
 800a892:	4650      	mov	r0, sl
 800a894:	4659      	mov	r1, fp
 800a896:	f7f5 fc69 	bl	800016c <__adddf3>
 800a89a:	2d0f      	cmp	r5, #15
 800a89c:	4682      	mov	sl, r0
 800a89e:	468b      	mov	fp, r1
 800a8a0:	ddd7      	ble.n	800a852 <_strtod_l+0x3aa>
 800a8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a4:	1b2c      	subs	r4, r5, r4
 800a8a6:	441c      	add	r4, r3
 800a8a8:	2c00      	cmp	r4, #0
 800a8aa:	f340 8096 	ble.w	800a9da <_strtod_l+0x532>
 800a8ae:	f014 030f 	ands.w	r3, r4, #15
 800a8b2:	d00a      	beq.n	800a8ca <_strtod_l+0x422>
 800a8b4:	495f      	ldr	r1, [pc, #380]	@ (800aa34 <_strtod_l+0x58c>)
 800a8b6:	4652      	mov	r2, sl
 800a8b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8c0:	465b      	mov	r3, fp
 800a8c2:	f7f5 fe09 	bl	80004d8 <__aeabi_dmul>
 800a8c6:	4682      	mov	sl, r0
 800a8c8:	468b      	mov	fp, r1
 800a8ca:	f034 040f 	bics.w	r4, r4, #15
 800a8ce:	d073      	beq.n	800a9b8 <_strtod_l+0x510>
 800a8d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a8d4:	dd48      	ble.n	800a968 <_strtod_l+0x4c0>
 800a8d6:	2400      	movs	r4, #0
 800a8d8:	46a0      	mov	r8, r4
 800a8da:	46a1      	mov	r9, r4
 800a8dc:	940a      	str	r4, [sp, #40]	@ 0x28
 800a8de:	2322      	movs	r3, #34	@ 0x22
 800a8e0:	f04f 0a00 	mov.w	sl, #0
 800a8e4:	9a05      	ldr	r2, [sp, #20]
 800a8e6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800aa2c <_strtod_l+0x584>
 800a8ea:	6013      	str	r3, [r2, #0]
 800a8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f43f ae13 	beq.w	800a51a <_strtod_l+0x72>
 800a8f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a8f6:	9805      	ldr	r0, [sp, #20]
 800a8f8:	f7ff f94c 	bl	8009b94 <_Bfree>
 800a8fc:	4649      	mov	r1, r9
 800a8fe:	9805      	ldr	r0, [sp, #20]
 800a900:	f7ff f948 	bl	8009b94 <_Bfree>
 800a904:	4641      	mov	r1, r8
 800a906:	9805      	ldr	r0, [sp, #20]
 800a908:	f7ff f944 	bl	8009b94 <_Bfree>
 800a90c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a90e:	9805      	ldr	r0, [sp, #20]
 800a910:	f7ff f940 	bl	8009b94 <_Bfree>
 800a914:	4621      	mov	r1, r4
 800a916:	9805      	ldr	r0, [sp, #20]
 800a918:	f7ff f93c 	bl	8009b94 <_Bfree>
 800a91c:	e5fd      	b.n	800a51a <_strtod_l+0x72>
 800a91e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a920:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a924:	4293      	cmp	r3, r2
 800a926:	dbbc      	blt.n	800a8a2 <_strtod_l+0x3fa>
 800a928:	4c42      	ldr	r4, [pc, #264]	@ (800aa34 <_strtod_l+0x58c>)
 800a92a:	f1c5 050f 	rsb	r5, r5, #15
 800a92e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a932:	4652      	mov	r2, sl
 800a934:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a938:	465b      	mov	r3, fp
 800a93a:	f7f5 fdcd 	bl	80004d8 <__aeabi_dmul>
 800a93e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a940:	1b5d      	subs	r5, r3, r5
 800a942:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a946:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a94a:	e791      	b.n	800a870 <_strtod_l+0x3c8>
 800a94c:	3316      	adds	r3, #22
 800a94e:	dba8      	blt.n	800a8a2 <_strtod_l+0x3fa>
 800a950:	4b38      	ldr	r3, [pc, #224]	@ (800aa34 <_strtod_l+0x58c>)
 800a952:	eba9 0808 	sub.w	r8, r9, r8
 800a956:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a95a:	4650      	mov	r0, sl
 800a95c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a960:	4659      	mov	r1, fp
 800a962:	f7f5 fee3 	bl	800072c <__aeabi_ddiv>
 800a966:	e760      	b.n	800a82a <_strtod_l+0x382>
 800a968:	4b33      	ldr	r3, [pc, #204]	@ (800aa38 <_strtod_l+0x590>)
 800a96a:	4650      	mov	r0, sl
 800a96c:	9308      	str	r3, [sp, #32]
 800a96e:	2300      	movs	r3, #0
 800a970:	4659      	mov	r1, fp
 800a972:	461e      	mov	r6, r3
 800a974:	1124      	asrs	r4, r4, #4
 800a976:	2c01      	cmp	r4, #1
 800a978:	dc21      	bgt.n	800a9be <_strtod_l+0x516>
 800a97a:	b10b      	cbz	r3, 800a980 <_strtod_l+0x4d8>
 800a97c:	4682      	mov	sl, r0
 800a97e:	468b      	mov	fp, r1
 800a980:	492d      	ldr	r1, [pc, #180]	@ (800aa38 <_strtod_l+0x590>)
 800a982:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a986:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a98a:	4652      	mov	r2, sl
 800a98c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a990:	465b      	mov	r3, fp
 800a992:	f7f5 fda1 	bl	80004d8 <__aeabi_dmul>
 800a996:	4b25      	ldr	r3, [pc, #148]	@ (800aa2c <_strtod_l+0x584>)
 800a998:	460a      	mov	r2, r1
 800a99a:	400b      	ands	r3, r1
 800a99c:	4927      	ldr	r1, [pc, #156]	@ (800aa3c <_strtod_l+0x594>)
 800a99e:	4682      	mov	sl, r0
 800a9a0:	428b      	cmp	r3, r1
 800a9a2:	d898      	bhi.n	800a8d6 <_strtod_l+0x42e>
 800a9a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a9a8:	428b      	cmp	r3, r1
 800a9aa:	bf86      	itte	hi
 800a9ac:	f04f 3aff 	movhi.w	sl, #4294967295
 800a9b0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800aa40 <_strtod_l+0x598>
 800a9b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	9308      	str	r3, [sp, #32]
 800a9bc:	e07a      	b.n	800aab4 <_strtod_l+0x60c>
 800a9be:	07e2      	lsls	r2, r4, #31
 800a9c0:	d505      	bpl.n	800a9ce <_strtod_l+0x526>
 800a9c2:	9b08      	ldr	r3, [sp, #32]
 800a9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c8:	f7f5 fd86 	bl	80004d8 <__aeabi_dmul>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	9a08      	ldr	r2, [sp, #32]
 800a9d0:	3601      	adds	r6, #1
 800a9d2:	3208      	adds	r2, #8
 800a9d4:	1064      	asrs	r4, r4, #1
 800a9d6:	9208      	str	r2, [sp, #32]
 800a9d8:	e7cd      	b.n	800a976 <_strtod_l+0x4ce>
 800a9da:	d0ed      	beq.n	800a9b8 <_strtod_l+0x510>
 800a9dc:	4264      	negs	r4, r4
 800a9de:	f014 020f 	ands.w	r2, r4, #15
 800a9e2:	d00a      	beq.n	800a9fa <_strtod_l+0x552>
 800a9e4:	4b13      	ldr	r3, [pc, #76]	@ (800aa34 <_strtod_l+0x58c>)
 800a9e6:	4650      	mov	r0, sl
 800a9e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9ec:	4659      	mov	r1, fp
 800a9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f2:	f7f5 fe9b 	bl	800072c <__aeabi_ddiv>
 800a9f6:	4682      	mov	sl, r0
 800a9f8:	468b      	mov	fp, r1
 800a9fa:	1124      	asrs	r4, r4, #4
 800a9fc:	d0dc      	beq.n	800a9b8 <_strtod_l+0x510>
 800a9fe:	2c1f      	cmp	r4, #31
 800aa00:	dd20      	ble.n	800aa44 <_strtod_l+0x59c>
 800aa02:	2400      	movs	r4, #0
 800aa04:	46a0      	mov	r8, r4
 800aa06:	46a1      	mov	r9, r4
 800aa08:	940a      	str	r4, [sp, #40]	@ 0x28
 800aa0a:	2322      	movs	r3, #34	@ 0x22
 800aa0c:	9a05      	ldr	r2, [sp, #20]
 800aa0e:	f04f 0a00 	mov.w	sl, #0
 800aa12:	f04f 0b00 	mov.w	fp, #0
 800aa16:	6013      	str	r3, [r2, #0]
 800aa18:	e768      	b.n	800a8ec <_strtod_l+0x444>
 800aa1a:	bf00      	nop
 800aa1c:	0800d64f 	.word	0x0800d64f
 800aa20:	0800d864 	.word	0x0800d864
 800aa24:	0800d647 	.word	0x0800d647
 800aa28:	0800d67e 	.word	0x0800d67e
 800aa2c:	7ff00000 	.word	0x7ff00000
 800aa30:	0800da0d 	.word	0x0800da0d
 800aa34:	0800d798 	.word	0x0800d798
 800aa38:	0800d770 	.word	0x0800d770
 800aa3c:	7ca00000 	.word	0x7ca00000
 800aa40:	7fefffff 	.word	0x7fefffff
 800aa44:	f014 0310 	ands.w	r3, r4, #16
 800aa48:	bf18      	it	ne
 800aa4a:	236a      	movne	r3, #106	@ 0x6a
 800aa4c:	4650      	mov	r0, sl
 800aa4e:	9308      	str	r3, [sp, #32]
 800aa50:	4659      	mov	r1, fp
 800aa52:	2300      	movs	r3, #0
 800aa54:	4ea9      	ldr	r6, [pc, #676]	@ (800acfc <_strtod_l+0x854>)
 800aa56:	07e2      	lsls	r2, r4, #31
 800aa58:	d504      	bpl.n	800aa64 <_strtod_l+0x5bc>
 800aa5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa5e:	f7f5 fd3b 	bl	80004d8 <__aeabi_dmul>
 800aa62:	2301      	movs	r3, #1
 800aa64:	1064      	asrs	r4, r4, #1
 800aa66:	f106 0608 	add.w	r6, r6, #8
 800aa6a:	d1f4      	bne.n	800aa56 <_strtod_l+0x5ae>
 800aa6c:	b10b      	cbz	r3, 800aa72 <_strtod_l+0x5ca>
 800aa6e:	4682      	mov	sl, r0
 800aa70:	468b      	mov	fp, r1
 800aa72:	9b08      	ldr	r3, [sp, #32]
 800aa74:	b1b3      	cbz	r3, 800aaa4 <_strtod_l+0x5fc>
 800aa76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800aa7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	4659      	mov	r1, fp
 800aa82:	dd0f      	ble.n	800aaa4 <_strtod_l+0x5fc>
 800aa84:	2b1f      	cmp	r3, #31
 800aa86:	dd57      	ble.n	800ab38 <_strtod_l+0x690>
 800aa88:	2b34      	cmp	r3, #52	@ 0x34
 800aa8a:	bfd8      	it	le
 800aa8c:	f04f 33ff 	movle.w	r3, #4294967295
 800aa90:	f04f 0a00 	mov.w	sl, #0
 800aa94:	bfcf      	iteee	gt
 800aa96:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aa9a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800aa9e:	4093      	lslle	r3, r2
 800aaa0:	ea03 0b01 	andle.w	fp, r3, r1
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	4650      	mov	r0, sl
 800aaaa:	4659      	mov	r1, fp
 800aaac:	f7f5 ff7c 	bl	80009a8 <__aeabi_dcmpeq>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	d1a6      	bne.n	800aa02 <_strtod_l+0x55a>
 800aab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aab6:	463a      	mov	r2, r7
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aabc:	462b      	mov	r3, r5
 800aabe:	9805      	ldr	r0, [sp, #20]
 800aac0:	f7ff f8d0 	bl	8009c64 <__s2b>
 800aac4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aac6:	2800      	cmp	r0, #0
 800aac8:	f43f af05 	beq.w	800a8d6 <_strtod_l+0x42e>
 800aacc:	2400      	movs	r4, #0
 800aace:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aad0:	eba9 0308 	sub.w	r3, r9, r8
 800aad4:	2a00      	cmp	r2, #0
 800aad6:	bfa8      	it	ge
 800aad8:	2300      	movge	r3, #0
 800aada:	46a0      	mov	r8, r4
 800aadc:	9312      	str	r3, [sp, #72]	@ 0x48
 800aade:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800aae2:	9316      	str	r3, [sp, #88]	@ 0x58
 800aae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aae6:	9805      	ldr	r0, [sp, #20]
 800aae8:	6859      	ldr	r1, [r3, #4]
 800aaea:	f7ff f813 	bl	8009b14 <_Balloc>
 800aaee:	4681      	mov	r9, r0
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	f43f aef4 	beq.w	800a8de <_strtod_l+0x436>
 800aaf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aaf8:	300c      	adds	r0, #12
 800aafa:	691a      	ldr	r2, [r3, #16]
 800aafc:	f103 010c 	add.w	r1, r3, #12
 800ab00:	3202      	adds	r2, #2
 800ab02:	0092      	lsls	r2, r2, #2
 800ab04:	f000 fd66 	bl	800b5d4 <memcpy>
 800ab08:	ab1c      	add	r3, sp, #112	@ 0x70
 800ab0a:	9301      	str	r3, [sp, #4]
 800ab0c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	4652      	mov	r2, sl
 800ab12:	465b      	mov	r3, fp
 800ab14:	9805      	ldr	r0, [sp, #20]
 800ab16:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ab1a:	f7ff fbd5 	bl	800a2c8 <__d2b>
 800ab1e:	901a      	str	r0, [sp, #104]	@ 0x68
 800ab20:	2800      	cmp	r0, #0
 800ab22:	f43f aedc 	beq.w	800a8de <_strtod_l+0x436>
 800ab26:	2101      	movs	r1, #1
 800ab28:	9805      	ldr	r0, [sp, #20]
 800ab2a:	f7ff f931 	bl	8009d90 <__i2b>
 800ab2e:	4680      	mov	r8, r0
 800ab30:	b948      	cbnz	r0, 800ab46 <_strtod_l+0x69e>
 800ab32:	f04f 0800 	mov.w	r8, #0
 800ab36:	e6d2      	b.n	800a8de <_strtod_l+0x436>
 800ab38:	f04f 32ff 	mov.w	r2, #4294967295
 800ab3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab40:	ea03 0a0a 	and.w	sl, r3, sl
 800ab44:	e7ae      	b.n	800aaa4 <_strtod_l+0x5fc>
 800ab46:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ab48:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ab4a:	2d00      	cmp	r5, #0
 800ab4c:	bfab      	itete	ge
 800ab4e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ab50:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ab52:	18ef      	addge	r7, r5, r3
 800ab54:	1b5e      	sublt	r6, r3, r5
 800ab56:	9b08      	ldr	r3, [sp, #32]
 800ab58:	bfa8      	it	ge
 800ab5a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ab5c:	eba5 0503 	sub.w	r5, r5, r3
 800ab60:	4415      	add	r5, r2
 800ab62:	4b67      	ldr	r3, [pc, #412]	@ (800ad00 <_strtod_l+0x858>)
 800ab64:	f105 35ff 	add.w	r5, r5, #4294967295
 800ab68:	bfb8      	it	lt
 800ab6a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ab6c:	429d      	cmp	r5, r3
 800ab6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ab72:	da50      	bge.n	800ac16 <_strtod_l+0x76e>
 800ab74:	1b5b      	subs	r3, r3, r5
 800ab76:	2b1f      	cmp	r3, #31
 800ab78:	f04f 0101 	mov.w	r1, #1
 800ab7c:	eba2 0203 	sub.w	r2, r2, r3
 800ab80:	dc3d      	bgt.n	800abfe <_strtod_l+0x756>
 800ab82:	fa01 f303 	lsl.w	r3, r1, r3
 800ab86:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab88:	2300      	movs	r3, #0
 800ab8a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab8c:	18bd      	adds	r5, r7, r2
 800ab8e:	9b08      	ldr	r3, [sp, #32]
 800ab90:	42af      	cmp	r7, r5
 800ab92:	4416      	add	r6, r2
 800ab94:	441e      	add	r6, r3
 800ab96:	463b      	mov	r3, r7
 800ab98:	bfa8      	it	ge
 800ab9a:	462b      	movge	r3, r5
 800ab9c:	42b3      	cmp	r3, r6
 800ab9e:	bfa8      	it	ge
 800aba0:	4633      	movge	r3, r6
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	bfc2      	ittt	gt
 800aba6:	1aed      	subgt	r5, r5, r3
 800aba8:	1af6      	subgt	r6, r6, r3
 800abaa:	1aff      	subgt	r7, r7, r3
 800abac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800abae:	2b00      	cmp	r3, #0
 800abb0:	dd16      	ble.n	800abe0 <_strtod_l+0x738>
 800abb2:	4641      	mov	r1, r8
 800abb4:	461a      	mov	r2, r3
 800abb6:	9805      	ldr	r0, [sp, #20]
 800abb8:	f7ff f9a8 	bl	8009f0c <__pow5mult>
 800abbc:	4680      	mov	r8, r0
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d0b7      	beq.n	800ab32 <_strtod_l+0x68a>
 800abc2:	4601      	mov	r1, r0
 800abc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800abc6:	9805      	ldr	r0, [sp, #20]
 800abc8:	f7ff f8f8 	bl	8009dbc <__multiply>
 800abcc:	900e      	str	r0, [sp, #56]	@ 0x38
 800abce:	2800      	cmp	r0, #0
 800abd0:	f43f ae85 	beq.w	800a8de <_strtod_l+0x436>
 800abd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800abd6:	9805      	ldr	r0, [sp, #20]
 800abd8:	f7fe ffdc 	bl	8009b94 <_Bfree>
 800abdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abde:	931a      	str	r3, [sp, #104]	@ 0x68
 800abe0:	2d00      	cmp	r5, #0
 800abe2:	dc1d      	bgt.n	800ac20 <_strtod_l+0x778>
 800abe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	dd23      	ble.n	800ac32 <_strtod_l+0x78a>
 800abea:	4649      	mov	r1, r9
 800abec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800abee:	9805      	ldr	r0, [sp, #20]
 800abf0:	f7ff f98c 	bl	8009f0c <__pow5mult>
 800abf4:	4681      	mov	r9, r0
 800abf6:	b9e0      	cbnz	r0, 800ac32 <_strtod_l+0x78a>
 800abf8:	f04f 0900 	mov.w	r9, #0
 800abfc:	e66f      	b.n	800a8de <_strtod_l+0x436>
 800abfe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ac02:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ac06:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ac0a:	35e2      	adds	r5, #226	@ 0xe2
 800ac0c:	fa01 f305 	lsl.w	r3, r1, r5
 800ac10:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac12:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ac14:	e7ba      	b.n	800ab8c <_strtod_l+0x6e4>
 800ac16:	2300      	movs	r3, #0
 800ac18:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac1e:	e7b5      	b.n	800ab8c <_strtod_l+0x6e4>
 800ac20:	462a      	mov	r2, r5
 800ac22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac24:	9805      	ldr	r0, [sp, #20]
 800ac26:	f7ff f9cb 	bl	8009fc0 <__lshift>
 800ac2a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	d1d9      	bne.n	800abe4 <_strtod_l+0x73c>
 800ac30:	e655      	b.n	800a8de <_strtod_l+0x436>
 800ac32:	2e00      	cmp	r6, #0
 800ac34:	dd07      	ble.n	800ac46 <_strtod_l+0x79e>
 800ac36:	4649      	mov	r1, r9
 800ac38:	4632      	mov	r2, r6
 800ac3a:	9805      	ldr	r0, [sp, #20]
 800ac3c:	f7ff f9c0 	bl	8009fc0 <__lshift>
 800ac40:	4681      	mov	r9, r0
 800ac42:	2800      	cmp	r0, #0
 800ac44:	d0d8      	beq.n	800abf8 <_strtod_l+0x750>
 800ac46:	2f00      	cmp	r7, #0
 800ac48:	dd08      	ble.n	800ac5c <_strtod_l+0x7b4>
 800ac4a:	4641      	mov	r1, r8
 800ac4c:	463a      	mov	r2, r7
 800ac4e:	9805      	ldr	r0, [sp, #20]
 800ac50:	f7ff f9b6 	bl	8009fc0 <__lshift>
 800ac54:	4680      	mov	r8, r0
 800ac56:	2800      	cmp	r0, #0
 800ac58:	f43f ae41 	beq.w	800a8de <_strtod_l+0x436>
 800ac5c:	464a      	mov	r2, r9
 800ac5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac60:	9805      	ldr	r0, [sp, #20]
 800ac62:	f7ff fa35 	bl	800a0d0 <__mdiff>
 800ac66:	4604      	mov	r4, r0
 800ac68:	2800      	cmp	r0, #0
 800ac6a:	f43f ae38 	beq.w	800a8de <_strtod_l+0x436>
 800ac6e:	68c3      	ldr	r3, [r0, #12]
 800ac70:	4641      	mov	r1, r8
 800ac72:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac74:	2300      	movs	r3, #0
 800ac76:	60c3      	str	r3, [r0, #12]
 800ac78:	f7ff fa0e 	bl	800a098 <__mcmp>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	da45      	bge.n	800ad0c <_strtod_l+0x864>
 800ac80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac82:	ea53 030a 	orrs.w	r3, r3, sl
 800ac86:	d16b      	bne.n	800ad60 <_strtod_l+0x8b8>
 800ac88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d167      	bne.n	800ad60 <_strtod_l+0x8b8>
 800ac90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac94:	0d1b      	lsrs	r3, r3, #20
 800ac96:	051b      	lsls	r3, r3, #20
 800ac98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac9c:	d960      	bls.n	800ad60 <_strtod_l+0x8b8>
 800ac9e:	6963      	ldr	r3, [r4, #20]
 800aca0:	b913      	cbnz	r3, 800aca8 <_strtod_l+0x800>
 800aca2:	6923      	ldr	r3, [r4, #16]
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	dd5b      	ble.n	800ad60 <_strtod_l+0x8b8>
 800aca8:	4621      	mov	r1, r4
 800acaa:	2201      	movs	r2, #1
 800acac:	9805      	ldr	r0, [sp, #20]
 800acae:	f7ff f987 	bl	8009fc0 <__lshift>
 800acb2:	4641      	mov	r1, r8
 800acb4:	4604      	mov	r4, r0
 800acb6:	f7ff f9ef 	bl	800a098 <__mcmp>
 800acba:	2800      	cmp	r0, #0
 800acbc:	dd50      	ble.n	800ad60 <_strtod_l+0x8b8>
 800acbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800acc2:	9a08      	ldr	r2, [sp, #32]
 800acc4:	0d1b      	lsrs	r3, r3, #20
 800acc6:	051b      	lsls	r3, r3, #20
 800acc8:	2a00      	cmp	r2, #0
 800acca:	d06a      	beq.n	800ada2 <_strtod_l+0x8fa>
 800accc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800acd0:	d867      	bhi.n	800ada2 <_strtod_l+0x8fa>
 800acd2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800acd6:	f67f ae98 	bls.w	800aa0a <_strtod_l+0x562>
 800acda:	4650      	mov	r0, sl
 800acdc:	4659      	mov	r1, fp
 800acde:	4b09      	ldr	r3, [pc, #36]	@ (800ad04 <_strtod_l+0x85c>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	f7f5 fbf9 	bl	80004d8 <__aeabi_dmul>
 800ace6:	4b08      	ldr	r3, [pc, #32]	@ (800ad08 <_strtod_l+0x860>)
 800ace8:	4682      	mov	sl, r0
 800acea:	400b      	ands	r3, r1
 800acec:	468b      	mov	fp, r1
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f47f ae00 	bne.w	800a8f4 <_strtod_l+0x44c>
 800acf4:	2322      	movs	r3, #34	@ 0x22
 800acf6:	9a05      	ldr	r2, [sp, #20]
 800acf8:	6013      	str	r3, [r2, #0]
 800acfa:	e5fb      	b.n	800a8f4 <_strtod_l+0x44c>
 800acfc:	0800d890 	.word	0x0800d890
 800ad00:	fffffc02 	.word	0xfffffc02
 800ad04:	39500000 	.word	0x39500000
 800ad08:	7ff00000 	.word	0x7ff00000
 800ad0c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ad10:	d165      	bne.n	800adde <_strtod_l+0x936>
 800ad12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ad14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad18:	b35a      	cbz	r2, 800ad72 <_strtod_l+0x8ca>
 800ad1a:	4a99      	ldr	r2, [pc, #612]	@ (800af80 <_strtod_l+0xad8>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d12b      	bne.n	800ad78 <_strtod_l+0x8d0>
 800ad20:	9b08      	ldr	r3, [sp, #32]
 800ad22:	4651      	mov	r1, sl
 800ad24:	b303      	cbz	r3, 800ad68 <_strtod_l+0x8c0>
 800ad26:	465a      	mov	r2, fp
 800ad28:	4b96      	ldr	r3, [pc, #600]	@ (800af84 <_strtod_l+0xadc>)
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ad30:	f04f 32ff 	mov.w	r2, #4294967295
 800ad34:	d81b      	bhi.n	800ad6e <_strtod_l+0x8c6>
 800ad36:	0d1b      	lsrs	r3, r3, #20
 800ad38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ad3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad40:	4299      	cmp	r1, r3
 800ad42:	d119      	bne.n	800ad78 <_strtod_l+0x8d0>
 800ad44:	4b90      	ldr	r3, [pc, #576]	@ (800af88 <_strtod_l+0xae0>)
 800ad46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d102      	bne.n	800ad52 <_strtod_l+0x8aa>
 800ad4c:	3101      	adds	r1, #1
 800ad4e:	f43f adc6 	beq.w	800a8de <_strtod_l+0x436>
 800ad52:	f04f 0a00 	mov.w	sl, #0
 800ad56:	4b8b      	ldr	r3, [pc, #556]	@ (800af84 <_strtod_l+0xadc>)
 800ad58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad5a:	401a      	ands	r2, r3
 800ad5c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ad60:	9b08      	ldr	r3, [sp, #32]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d1b9      	bne.n	800acda <_strtod_l+0x832>
 800ad66:	e5c5      	b.n	800a8f4 <_strtod_l+0x44c>
 800ad68:	f04f 33ff 	mov.w	r3, #4294967295
 800ad6c:	e7e8      	b.n	800ad40 <_strtod_l+0x898>
 800ad6e:	4613      	mov	r3, r2
 800ad70:	e7e6      	b.n	800ad40 <_strtod_l+0x898>
 800ad72:	ea53 030a 	orrs.w	r3, r3, sl
 800ad76:	d0a2      	beq.n	800acbe <_strtod_l+0x816>
 800ad78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad7a:	b1db      	cbz	r3, 800adb4 <_strtod_l+0x90c>
 800ad7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad7e:	4213      	tst	r3, r2
 800ad80:	d0ee      	beq.n	800ad60 <_strtod_l+0x8b8>
 800ad82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad84:	4650      	mov	r0, sl
 800ad86:	4659      	mov	r1, fp
 800ad88:	9a08      	ldr	r2, [sp, #32]
 800ad8a:	b1bb      	cbz	r3, 800adbc <_strtod_l+0x914>
 800ad8c:	f7ff fb68 	bl	800a460 <sulp>
 800ad90:	4602      	mov	r2, r0
 800ad92:	460b      	mov	r3, r1
 800ad94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad98:	f7f5 f9e8 	bl	800016c <__adddf3>
 800ad9c:	4682      	mov	sl, r0
 800ad9e:	468b      	mov	fp, r1
 800ada0:	e7de      	b.n	800ad60 <_strtod_l+0x8b8>
 800ada2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ada6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800adaa:	f04f 3aff 	mov.w	sl, #4294967295
 800adae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800adb2:	e7d5      	b.n	800ad60 <_strtod_l+0x8b8>
 800adb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800adb6:	ea13 0f0a 	tst.w	r3, sl
 800adba:	e7e1      	b.n	800ad80 <_strtod_l+0x8d8>
 800adbc:	f7ff fb50 	bl	800a460 <sulp>
 800adc0:	4602      	mov	r2, r0
 800adc2:	460b      	mov	r3, r1
 800adc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800adc8:	f7f5 f9ce 	bl	8000168 <__aeabi_dsub>
 800adcc:	2200      	movs	r2, #0
 800adce:	2300      	movs	r3, #0
 800add0:	4682      	mov	sl, r0
 800add2:	468b      	mov	fp, r1
 800add4:	f7f5 fde8 	bl	80009a8 <__aeabi_dcmpeq>
 800add8:	2800      	cmp	r0, #0
 800adda:	d0c1      	beq.n	800ad60 <_strtod_l+0x8b8>
 800addc:	e615      	b.n	800aa0a <_strtod_l+0x562>
 800adde:	4641      	mov	r1, r8
 800ade0:	4620      	mov	r0, r4
 800ade2:	f7ff fac9 	bl	800a378 <__ratio>
 800ade6:	2200      	movs	r2, #0
 800ade8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800adec:	4606      	mov	r6, r0
 800adee:	460f      	mov	r7, r1
 800adf0:	f7f5 fdee 	bl	80009d0 <__aeabi_dcmple>
 800adf4:	2800      	cmp	r0, #0
 800adf6:	d06d      	beq.n	800aed4 <_strtod_l+0xa2c>
 800adf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d178      	bne.n	800aef0 <_strtod_l+0xa48>
 800adfe:	f1ba 0f00 	cmp.w	sl, #0
 800ae02:	d156      	bne.n	800aeb2 <_strtod_l+0xa0a>
 800ae04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d158      	bne.n	800aec0 <_strtod_l+0xa18>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	4630      	mov	r0, r6
 800ae12:	4639      	mov	r1, r7
 800ae14:	4b5d      	ldr	r3, [pc, #372]	@ (800af8c <_strtod_l+0xae4>)
 800ae16:	f7f5 fdd1 	bl	80009bc <__aeabi_dcmplt>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d157      	bne.n	800aece <_strtod_l+0xa26>
 800ae1e:	4630      	mov	r0, r6
 800ae20:	4639      	mov	r1, r7
 800ae22:	2200      	movs	r2, #0
 800ae24:	4b5a      	ldr	r3, [pc, #360]	@ (800af90 <_strtod_l+0xae8>)
 800ae26:	f7f5 fb57 	bl	80004d8 <__aeabi_dmul>
 800ae2a:	4606      	mov	r6, r0
 800ae2c:	460f      	mov	r7, r1
 800ae2e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ae32:	9606      	str	r6, [sp, #24]
 800ae34:	9307      	str	r3, [sp, #28]
 800ae36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae3a:	4d52      	ldr	r5, [pc, #328]	@ (800af84 <_strtod_l+0xadc>)
 800ae3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ae40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae42:	401d      	ands	r5, r3
 800ae44:	4b53      	ldr	r3, [pc, #332]	@ (800af94 <_strtod_l+0xaec>)
 800ae46:	429d      	cmp	r5, r3
 800ae48:	f040 80aa 	bne.w	800afa0 <_strtod_l+0xaf8>
 800ae4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae4e:	4650      	mov	r0, sl
 800ae50:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ae54:	4659      	mov	r1, fp
 800ae56:	f7ff f9cf 	bl	800a1f8 <__ulp>
 800ae5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae5e:	f7f5 fb3b 	bl	80004d8 <__aeabi_dmul>
 800ae62:	4652      	mov	r2, sl
 800ae64:	465b      	mov	r3, fp
 800ae66:	f7f5 f981 	bl	800016c <__adddf3>
 800ae6a:	460b      	mov	r3, r1
 800ae6c:	4945      	ldr	r1, [pc, #276]	@ (800af84 <_strtod_l+0xadc>)
 800ae6e:	4a4a      	ldr	r2, [pc, #296]	@ (800af98 <_strtod_l+0xaf0>)
 800ae70:	4019      	ands	r1, r3
 800ae72:	4291      	cmp	r1, r2
 800ae74:	4682      	mov	sl, r0
 800ae76:	d942      	bls.n	800aefe <_strtod_l+0xa56>
 800ae78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ae7a:	4b43      	ldr	r3, [pc, #268]	@ (800af88 <_strtod_l+0xae0>)
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d103      	bne.n	800ae88 <_strtod_l+0x9e0>
 800ae80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae82:	3301      	adds	r3, #1
 800ae84:	f43f ad2b 	beq.w	800a8de <_strtod_l+0x436>
 800ae88:	f04f 3aff 	mov.w	sl, #4294967295
 800ae8c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800af88 <_strtod_l+0xae0>
 800ae90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ae92:	9805      	ldr	r0, [sp, #20]
 800ae94:	f7fe fe7e 	bl	8009b94 <_Bfree>
 800ae98:	4649      	mov	r1, r9
 800ae9a:	9805      	ldr	r0, [sp, #20]
 800ae9c:	f7fe fe7a 	bl	8009b94 <_Bfree>
 800aea0:	4641      	mov	r1, r8
 800aea2:	9805      	ldr	r0, [sp, #20]
 800aea4:	f7fe fe76 	bl	8009b94 <_Bfree>
 800aea8:	4621      	mov	r1, r4
 800aeaa:	9805      	ldr	r0, [sp, #20]
 800aeac:	f7fe fe72 	bl	8009b94 <_Bfree>
 800aeb0:	e618      	b.n	800aae4 <_strtod_l+0x63c>
 800aeb2:	f1ba 0f01 	cmp.w	sl, #1
 800aeb6:	d103      	bne.n	800aec0 <_strtod_l+0xa18>
 800aeb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f43f ada5 	beq.w	800aa0a <_strtod_l+0x562>
 800aec0:	2200      	movs	r2, #0
 800aec2:	4b36      	ldr	r3, [pc, #216]	@ (800af9c <_strtod_l+0xaf4>)
 800aec4:	2600      	movs	r6, #0
 800aec6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aeca:	4f30      	ldr	r7, [pc, #192]	@ (800af8c <_strtod_l+0xae4>)
 800aecc:	e7b3      	b.n	800ae36 <_strtod_l+0x98e>
 800aece:	2600      	movs	r6, #0
 800aed0:	4f2f      	ldr	r7, [pc, #188]	@ (800af90 <_strtod_l+0xae8>)
 800aed2:	e7ac      	b.n	800ae2e <_strtod_l+0x986>
 800aed4:	4630      	mov	r0, r6
 800aed6:	4639      	mov	r1, r7
 800aed8:	4b2d      	ldr	r3, [pc, #180]	@ (800af90 <_strtod_l+0xae8>)
 800aeda:	2200      	movs	r2, #0
 800aedc:	f7f5 fafc 	bl	80004d8 <__aeabi_dmul>
 800aee0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aee2:	4606      	mov	r6, r0
 800aee4:	460f      	mov	r7, r1
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d0a1      	beq.n	800ae2e <_strtod_l+0x986>
 800aeea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aeee:	e7a2      	b.n	800ae36 <_strtod_l+0x98e>
 800aef0:	2200      	movs	r2, #0
 800aef2:	4b26      	ldr	r3, [pc, #152]	@ (800af8c <_strtod_l+0xae4>)
 800aef4:	4616      	mov	r6, r2
 800aef6:	461f      	mov	r7, r3
 800aef8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aefc:	e79b      	b.n	800ae36 <_strtod_l+0x98e>
 800aefe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800af02:	9b08      	ldr	r3, [sp, #32]
 800af04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d1c1      	bne.n	800ae90 <_strtod_l+0x9e8>
 800af0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af10:	0d1b      	lsrs	r3, r3, #20
 800af12:	051b      	lsls	r3, r3, #20
 800af14:	429d      	cmp	r5, r3
 800af16:	d1bb      	bne.n	800ae90 <_strtod_l+0x9e8>
 800af18:	4630      	mov	r0, r6
 800af1a:	4639      	mov	r1, r7
 800af1c:	f7f6 f91e 	bl	800115c <__aeabi_d2lz>
 800af20:	f7f5 faac 	bl	800047c <__aeabi_l2d>
 800af24:	4602      	mov	r2, r0
 800af26:	460b      	mov	r3, r1
 800af28:	4630      	mov	r0, r6
 800af2a:	4639      	mov	r1, r7
 800af2c:	f7f5 f91c 	bl	8000168 <__aeabi_dsub>
 800af30:	460b      	mov	r3, r1
 800af32:	4602      	mov	r2, r0
 800af34:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800af38:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800af3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af3e:	ea46 060a 	orr.w	r6, r6, sl
 800af42:	431e      	orrs	r6, r3
 800af44:	d069      	beq.n	800b01a <_strtod_l+0xb72>
 800af46:	a30a      	add	r3, pc, #40	@ (adr r3, 800af70 <_strtod_l+0xac8>)
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	f7f5 fd36 	bl	80009bc <__aeabi_dcmplt>
 800af50:	2800      	cmp	r0, #0
 800af52:	f47f accf 	bne.w	800a8f4 <_strtod_l+0x44c>
 800af56:	a308      	add	r3, pc, #32	@ (adr r3, 800af78 <_strtod_l+0xad0>)
 800af58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af60:	f7f5 fd4a 	bl	80009f8 <__aeabi_dcmpgt>
 800af64:	2800      	cmp	r0, #0
 800af66:	d093      	beq.n	800ae90 <_strtod_l+0x9e8>
 800af68:	e4c4      	b.n	800a8f4 <_strtod_l+0x44c>
 800af6a:	bf00      	nop
 800af6c:	f3af 8000 	nop.w
 800af70:	94a03595 	.word	0x94a03595
 800af74:	3fdfffff 	.word	0x3fdfffff
 800af78:	35afe535 	.word	0x35afe535
 800af7c:	3fe00000 	.word	0x3fe00000
 800af80:	000fffff 	.word	0x000fffff
 800af84:	7ff00000 	.word	0x7ff00000
 800af88:	7fefffff 	.word	0x7fefffff
 800af8c:	3ff00000 	.word	0x3ff00000
 800af90:	3fe00000 	.word	0x3fe00000
 800af94:	7fe00000 	.word	0x7fe00000
 800af98:	7c9fffff 	.word	0x7c9fffff
 800af9c:	bff00000 	.word	0xbff00000
 800afa0:	9b08      	ldr	r3, [sp, #32]
 800afa2:	b323      	cbz	r3, 800afee <_strtod_l+0xb46>
 800afa4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800afa8:	d821      	bhi.n	800afee <_strtod_l+0xb46>
 800afaa:	a327      	add	r3, pc, #156	@ (adr r3, 800b048 <_strtod_l+0xba0>)
 800afac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb0:	4630      	mov	r0, r6
 800afb2:	4639      	mov	r1, r7
 800afb4:	f7f5 fd0c 	bl	80009d0 <__aeabi_dcmple>
 800afb8:	b1a0      	cbz	r0, 800afe4 <_strtod_l+0xb3c>
 800afba:	4639      	mov	r1, r7
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7f5 fd63 	bl	8000a88 <__aeabi_d2uiz>
 800afc2:	2801      	cmp	r0, #1
 800afc4:	bf38      	it	cc
 800afc6:	2001      	movcc	r0, #1
 800afc8:	f7f5 fa0c 	bl	80003e4 <__aeabi_ui2d>
 800afcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afce:	4606      	mov	r6, r0
 800afd0:	460f      	mov	r7, r1
 800afd2:	b9fb      	cbnz	r3, 800b014 <_strtod_l+0xb6c>
 800afd4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800afd8:	9014      	str	r0, [sp, #80]	@ 0x50
 800afda:	9315      	str	r3, [sp, #84]	@ 0x54
 800afdc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800afe0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800afe4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800afe6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800afea:	1b5b      	subs	r3, r3, r5
 800afec:	9311      	str	r3, [sp, #68]	@ 0x44
 800afee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aff2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800aff6:	f7ff f8ff 	bl	800a1f8 <__ulp>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4650      	mov	r0, sl
 800b000:	4659      	mov	r1, fp
 800b002:	f7f5 fa69 	bl	80004d8 <__aeabi_dmul>
 800b006:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b00a:	f7f5 f8af 	bl	800016c <__adddf3>
 800b00e:	4682      	mov	sl, r0
 800b010:	468b      	mov	fp, r1
 800b012:	e776      	b.n	800af02 <_strtod_l+0xa5a>
 800b014:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b018:	e7e0      	b.n	800afdc <_strtod_l+0xb34>
 800b01a:	a30d      	add	r3, pc, #52	@ (adr r3, 800b050 <_strtod_l+0xba8>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 fccc 	bl	80009bc <__aeabi_dcmplt>
 800b024:	e79e      	b.n	800af64 <_strtod_l+0xabc>
 800b026:	2300      	movs	r3, #0
 800b028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b02a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b02c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b02e:	6013      	str	r3, [r2, #0]
 800b030:	f7ff ba77 	b.w	800a522 <_strtod_l+0x7a>
 800b034:	2a65      	cmp	r2, #101	@ 0x65
 800b036:	f43f ab6e 	beq.w	800a716 <_strtod_l+0x26e>
 800b03a:	2a45      	cmp	r2, #69	@ 0x45
 800b03c:	f43f ab6b 	beq.w	800a716 <_strtod_l+0x26e>
 800b040:	2301      	movs	r3, #1
 800b042:	f7ff bba6 	b.w	800a792 <_strtod_l+0x2ea>
 800b046:	bf00      	nop
 800b048:	ffc00000 	.word	0xffc00000
 800b04c:	41dfffff 	.word	0x41dfffff
 800b050:	94a03595 	.word	0x94a03595
 800b054:	3fcfffff 	.word	0x3fcfffff

0800b058 <_strtod_r>:
 800b058:	4b01      	ldr	r3, [pc, #4]	@ (800b060 <_strtod_r+0x8>)
 800b05a:	f7ff ba25 	b.w	800a4a8 <_strtod_l>
 800b05e:	bf00      	nop
 800b060:	20000090 	.word	0x20000090

0800b064 <_strtol_l.constprop.0>:
 800b064:	2b24      	cmp	r3, #36	@ 0x24
 800b066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b06a:	4686      	mov	lr, r0
 800b06c:	4690      	mov	r8, r2
 800b06e:	d801      	bhi.n	800b074 <_strtol_l.constprop.0+0x10>
 800b070:	2b01      	cmp	r3, #1
 800b072:	d106      	bne.n	800b082 <_strtol_l.constprop.0+0x1e>
 800b074:	f7fd fdc0 	bl	8008bf8 <__errno>
 800b078:	2316      	movs	r3, #22
 800b07a:	6003      	str	r3, [r0, #0]
 800b07c:	2000      	movs	r0, #0
 800b07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b082:	460d      	mov	r5, r1
 800b084:	4833      	ldr	r0, [pc, #204]	@ (800b154 <_strtol_l.constprop.0+0xf0>)
 800b086:	462a      	mov	r2, r5
 800b088:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b08c:	5d06      	ldrb	r6, [r0, r4]
 800b08e:	f016 0608 	ands.w	r6, r6, #8
 800b092:	d1f8      	bne.n	800b086 <_strtol_l.constprop.0+0x22>
 800b094:	2c2d      	cmp	r4, #45	@ 0x2d
 800b096:	d12d      	bne.n	800b0f4 <_strtol_l.constprop.0+0x90>
 800b098:	2601      	movs	r6, #1
 800b09a:	782c      	ldrb	r4, [r5, #0]
 800b09c:	1c95      	adds	r5, r2, #2
 800b09e:	f033 0210 	bics.w	r2, r3, #16
 800b0a2:	d109      	bne.n	800b0b8 <_strtol_l.constprop.0+0x54>
 800b0a4:	2c30      	cmp	r4, #48	@ 0x30
 800b0a6:	d12a      	bne.n	800b0fe <_strtol_l.constprop.0+0x9a>
 800b0a8:	782a      	ldrb	r2, [r5, #0]
 800b0aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b0ae:	2a58      	cmp	r2, #88	@ 0x58
 800b0b0:	d125      	bne.n	800b0fe <_strtol_l.constprop.0+0x9a>
 800b0b2:	2310      	movs	r3, #16
 800b0b4:	786c      	ldrb	r4, [r5, #1]
 800b0b6:	3502      	adds	r5, #2
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b0be:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b0c2:	fbbc f9f3 	udiv	r9, ip, r3
 800b0c6:	4610      	mov	r0, r2
 800b0c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800b0cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b0d0:	2f09      	cmp	r7, #9
 800b0d2:	d81b      	bhi.n	800b10c <_strtol_l.constprop.0+0xa8>
 800b0d4:	463c      	mov	r4, r7
 800b0d6:	42a3      	cmp	r3, r4
 800b0d8:	dd27      	ble.n	800b12a <_strtol_l.constprop.0+0xc6>
 800b0da:	1c57      	adds	r7, r2, #1
 800b0dc:	d007      	beq.n	800b0ee <_strtol_l.constprop.0+0x8a>
 800b0de:	4581      	cmp	r9, r0
 800b0e0:	d320      	bcc.n	800b124 <_strtol_l.constprop.0+0xc0>
 800b0e2:	d101      	bne.n	800b0e8 <_strtol_l.constprop.0+0x84>
 800b0e4:	45a2      	cmp	sl, r4
 800b0e6:	db1d      	blt.n	800b124 <_strtol_l.constprop.0+0xc0>
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	fb00 4003 	mla	r0, r0, r3, r4
 800b0ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0f2:	e7eb      	b.n	800b0cc <_strtol_l.constprop.0+0x68>
 800b0f4:	2c2b      	cmp	r4, #43	@ 0x2b
 800b0f6:	bf04      	itt	eq
 800b0f8:	782c      	ldrbeq	r4, [r5, #0]
 800b0fa:	1c95      	addeq	r5, r2, #2
 800b0fc:	e7cf      	b.n	800b09e <_strtol_l.constprop.0+0x3a>
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d1da      	bne.n	800b0b8 <_strtol_l.constprop.0+0x54>
 800b102:	2c30      	cmp	r4, #48	@ 0x30
 800b104:	bf0c      	ite	eq
 800b106:	2308      	moveq	r3, #8
 800b108:	230a      	movne	r3, #10
 800b10a:	e7d5      	b.n	800b0b8 <_strtol_l.constprop.0+0x54>
 800b10c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b110:	2f19      	cmp	r7, #25
 800b112:	d801      	bhi.n	800b118 <_strtol_l.constprop.0+0xb4>
 800b114:	3c37      	subs	r4, #55	@ 0x37
 800b116:	e7de      	b.n	800b0d6 <_strtol_l.constprop.0+0x72>
 800b118:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b11c:	2f19      	cmp	r7, #25
 800b11e:	d804      	bhi.n	800b12a <_strtol_l.constprop.0+0xc6>
 800b120:	3c57      	subs	r4, #87	@ 0x57
 800b122:	e7d8      	b.n	800b0d6 <_strtol_l.constprop.0+0x72>
 800b124:	f04f 32ff 	mov.w	r2, #4294967295
 800b128:	e7e1      	b.n	800b0ee <_strtol_l.constprop.0+0x8a>
 800b12a:	1c53      	adds	r3, r2, #1
 800b12c:	d108      	bne.n	800b140 <_strtol_l.constprop.0+0xdc>
 800b12e:	2322      	movs	r3, #34	@ 0x22
 800b130:	4660      	mov	r0, ip
 800b132:	f8ce 3000 	str.w	r3, [lr]
 800b136:	f1b8 0f00 	cmp.w	r8, #0
 800b13a:	d0a0      	beq.n	800b07e <_strtol_l.constprop.0+0x1a>
 800b13c:	1e69      	subs	r1, r5, #1
 800b13e:	e006      	b.n	800b14e <_strtol_l.constprop.0+0xea>
 800b140:	b106      	cbz	r6, 800b144 <_strtol_l.constprop.0+0xe0>
 800b142:	4240      	negs	r0, r0
 800b144:	f1b8 0f00 	cmp.w	r8, #0
 800b148:	d099      	beq.n	800b07e <_strtol_l.constprop.0+0x1a>
 800b14a:	2a00      	cmp	r2, #0
 800b14c:	d1f6      	bne.n	800b13c <_strtol_l.constprop.0+0xd8>
 800b14e:	f8c8 1000 	str.w	r1, [r8]
 800b152:	e794      	b.n	800b07e <_strtol_l.constprop.0+0x1a>
 800b154:	0800d8b9 	.word	0x0800d8b9

0800b158 <_strtol_r>:
 800b158:	f7ff bf84 	b.w	800b064 <_strtol_l.constprop.0>

0800b15c <__ssputs_r>:
 800b15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b160:	461f      	mov	r7, r3
 800b162:	688e      	ldr	r6, [r1, #8]
 800b164:	4682      	mov	sl, r0
 800b166:	42be      	cmp	r6, r7
 800b168:	460c      	mov	r4, r1
 800b16a:	4690      	mov	r8, r2
 800b16c:	680b      	ldr	r3, [r1, #0]
 800b16e:	d82d      	bhi.n	800b1cc <__ssputs_r+0x70>
 800b170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b174:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b178:	d026      	beq.n	800b1c8 <__ssputs_r+0x6c>
 800b17a:	6965      	ldr	r5, [r4, #20]
 800b17c:	6909      	ldr	r1, [r1, #16]
 800b17e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b182:	eba3 0901 	sub.w	r9, r3, r1
 800b186:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b18a:	1c7b      	adds	r3, r7, #1
 800b18c:	444b      	add	r3, r9
 800b18e:	106d      	asrs	r5, r5, #1
 800b190:	429d      	cmp	r5, r3
 800b192:	bf38      	it	cc
 800b194:	461d      	movcc	r5, r3
 800b196:	0553      	lsls	r3, r2, #21
 800b198:	d527      	bpl.n	800b1ea <__ssputs_r+0x8e>
 800b19a:	4629      	mov	r1, r5
 800b19c:	f7fe fc2e 	bl	80099fc <_malloc_r>
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	b360      	cbz	r0, 800b1fe <__ssputs_r+0xa2>
 800b1a4:	464a      	mov	r2, r9
 800b1a6:	6921      	ldr	r1, [r4, #16]
 800b1a8:	f000 fa14 	bl	800b5d4 <memcpy>
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1b6:	81a3      	strh	r3, [r4, #12]
 800b1b8:	6126      	str	r6, [r4, #16]
 800b1ba:	444e      	add	r6, r9
 800b1bc:	6026      	str	r6, [r4, #0]
 800b1be:	463e      	mov	r6, r7
 800b1c0:	6165      	str	r5, [r4, #20]
 800b1c2:	eba5 0509 	sub.w	r5, r5, r9
 800b1c6:	60a5      	str	r5, [r4, #8]
 800b1c8:	42be      	cmp	r6, r7
 800b1ca:	d900      	bls.n	800b1ce <__ssputs_r+0x72>
 800b1cc:	463e      	mov	r6, r7
 800b1ce:	4632      	mov	r2, r6
 800b1d0:	4641      	mov	r1, r8
 800b1d2:	6820      	ldr	r0, [r4, #0]
 800b1d4:	f000 f9c2 	bl	800b55c <memmove>
 800b1d8:	2000      	movs	r0, #0
 800b1da:	68a3      	ldr	r3, [r4, #8]
 800b1dc:	1b9b      	subs	r3, r3, r6
 800b1de:	60a3      	str	r3, [r4, #8]
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	4433      	add	r3, r6
 800b1e4:	6023      	str	r3, [r4, #0]
 800b1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1ea:	462a      	mov	r2, r5
 800b1ec:	f000 fd83 	bl	800bcf6 <_realloc_r>
 800b1f0:	4606      	mov	r6, r0
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	d1e0      	bne.n	800b1b8 <__ssputs_r+0x5c>
 800b1f6:	4650      	mov	r0, sl
 800b1f8:	6921      	ldr	r1, [r4, #16]
 800b1fa:	f7fe fb8d 	bl	8009918 <_free_r>
 800b1fe:	230c      	movs	r3, #12
 800b200:	f8ca 3000 	str.w	r3, [sl]
 800b204:	89a3      	ldrh	r3, [r4, #12]
 800b206:	f04f 30ff 	mov.w	r0, #4294967295
 800b20a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b20e:	81a3      	strh	r3, [r4, #12]
 800b210:	e7e9      	b.n	800b1e6 <__ssputs_r+0x8a>
	...

0800b214 <_svfiprintf_r>:
 800b214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b218:	4698      	mov	r8, r3
 800b21a:	898b      	ldrh	r3, [r1, #12]
 800b21c:	4607      	mov	r7, r0
 800b21e:	061b      	lsls	r3, r3, #24
 800b220:	460d      	mov	r5, r1
 800b222:	4614      	mov	r4, r2
 800b224:	b09d      	sub	sp, #116	@ 0x74
 800b226:	d510      	bpl.n	800b24a <_svfiprintf_r+0x36>
 800b228:	690b      	ldr	r3, [r1, #16]
 800b22a:	b973      	cbnz	r3, 800b24a <_svfiprintf_r+0x36>
 800b22c:	2140      	movs	r1, #64	@ 0x40
 800b22e:	f7fe fbe5 	bl	80099fc <_malloc_r>
 800b232:	6028      	str	r0, [r5, #0]
 800b234:	6128      	str	r0, [r5, #16]
 800b236:	b930      	cbnz	r0, 800b246 <_svfiprintf_r+0x32>
 800b238:	230c      	movs	r3, #12
 800b23a:	603b      	str	r3, [r7, #0]
 800b23c:	f04f 30ff 	mov.w	r0, #4294967295
 800b240:	b01d      	add	sp, #116	@ 0x74
 800b242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b246:	2340      	movs	r3, #64	@ 0x40
 800b248:	616b      	str	r3, [r5, #20]
 800b24a:	2300      	movs	r3, #0
 800b24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b24e:	2320      	movs	r3, #32
 800b250:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b254:	2330      	movs	r3, #48	@ 0x30
 800b256:	f04f 0901 	mov.w	r9, #1
 800b25a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b25e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b3f8 <_svfiprintf_r+0x1e4>
 800b262:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b266:	4623      	mov	r3, r4
 800b268:	469a      	mov	sl, r3
 800b26a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b26e:	b10a      	cbz	r2, 800b274 <_svfiprintf_r+0x60>
 800b270:	2a25      	cmp	r2, #37	@ 0x25
 800b272:	d1f9      	bne.n	800b268 <_svfiprintf_r+0x54>
 800b274:	ebba 0b04 	subs.w	fp, sl, r4
 800b278:	d00b      	beq.n	800b292 <_svfiprintf_r+0x7e>
 800b27a:	465b      	mov	r3, fp
 800b27c:	4622      	mov	r2, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	4638      	mov	r0, r7
 800b282:	f7ff ff6b 	bl	800b15c <__ssputs_r>
 800b286:	3001      	adds	r0, #1
 800b288:	f000 80a7 	beq.w	800b3da <_svfiprintf_r+0x1c6>
 800b28c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b28e:	445a      	add	r2, fp
 800b290:	9209      	str	r2, [sp, #36]	@ 0x24
 800b292:	f89a 3000 	ldrb.w	r3, [sl]
 800b296:	2b00      	cmp	r3, #0
 800b298:	f000 809f 	beq.w	800b3da <_svfiprintf_r+0x1c6>
 800b29c:	2300      	movs	r3, #0
 800b29e:	f04f 32ff 	mov.w	r2, #4294967295
 800b2a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2a6:	f10a 0a01 	add.w	sl, sl, #1
 800b2aa:	9304      	str	r3, [sp, #16]
 800b2ac:	9307      	str	r3, [sp, #28]
 800b2ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2b4:	4654      	mov	r4, sl
 800b2b6:	2205      	movs	r2, #5
 800b2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2bc:	484e      	ldr	r0, [pc, #312]	@ (800b3f8 <_svfiprintf_r+0x1e4>)
 800b2be:	f7fd fcc8 	bl	8008c52 <memchr>
 800b2c2:	9a04      	ldr	r2, [sp, #16]
 800b2c4:	b9d8      	cbnz	r0, 800b2fe <_svfiprintf_r+0xea>
 800b2c6:	06d0      	lsls	r0, r2, #27
 800b2c8:	bf44      	itt	mi
 800b2ca:	2320      	movmi	r3, #32
 800b2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2d0:	0711      	lsls	r1, r2, #28
 800b2d2:	bf44      	itt	mi
 800b2d4:	232b      	movmi	r3, #43	@ 0x2b
 800b2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2da:	f89a 3000 	ldrb.w	r3, [sl]
 800b2de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2e0:	d015      	beq.n	800b30e <_svfiprintf_r+0xfa>
 800b2e2:	4654      	mov	r4, sl
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	f04f 0c0a 	mov.w	ip, #10
 800b2ea:	9a07      	ldr	r2, [sp, #28]
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2f2:	3b30      	subs	r3, #48	@ 0x30
 800b2f4:	2b09      	cmp	r3, #9
 800b2f6:	d94b      	bls.n	800b390 <_svfiprintf_r+0x17c>
 800b2f8:	b1b0      	cbz	r0, 800b328 <_svfiprintf_r+0x114>
 800b2fa:	9207      	str	r2, [sp, #28]
 800b2fc:	e014      	b.n	800b328 <_svfiprintf_r+0x114>
 800b2fe:	eba0 0308 	sub.w	r3, r0, r8
 800b302:	fa09 f303 	lsl.w	r3, r9, r3
 800b306:	4313      	orrs	r3, r2
 800b308:	46a2      	mov	sl, r4
 800b30a:	9304      	str	r3, [sp, #16]
 800b30c:	e7d2      	b.n	800b2b4 <_svfiprintf_r+0xa0>
 800b30e:	9b03      	ldr	r3, [sp, #12]
 800b310:	1d19      	adds	r1, r3, #4
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	9103      	str	r1, [sp, #12]
 800b316:	2b00      	cmp	r3, #0
 800b318:	bfbb      	ittet	lt
 800b31a:	425b      	neglt	r3, r3
 800b31c:	f042 0202 	orrlt.w	r2, r2, #2
 800b320:	9307      	strge	r3, [sp, #28]
 800b322:	9307      	strlt	r3, [sp, #28]
 800b324:	bfb8      	it	lt
 800b326:	9204      	strlt	r2, [sp, #16]
 800b328:	7823      	ldrb	r3, [r4, #0]
 800b32a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b32c:	d10a      	bne.n	800b344 <_svfiprintf_r+0x130>
 800b32e:	7863      	ldrb	r3, [r4, #1]
 800b330:	2b2a      	cmp	r3, #42	@ 0x2a
 800b332:	d132      	bne.n	800b39a <_svfiprintf_r+0x186>
 800b334:	9b03      	ldr	r3, [sp, #12]
 800b336:	3402      	adds	r4, #2
 800b338:	1d1a      	adds	r2, r3, #4
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	9203      	str	r2, [sp, #12]
 800b33e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b342:	9305      	str	r3, [sp, #20]
 800b344:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b3fc <_svfiprintf_r+0x1e8>
 800b348:	2203      	movs	r2, #3
 800b34a:	4650      	mov	r0, sl
 800b34c:	7821      	ldrb	r1, [r4, #0]
 800b34e:	f7fd fc80 	bl	8008c52 <memchr>
 800b352:	b138      	cbz	r0, 800b364 <_svfiprintf_r+0x150>
 800b354:	2240      	movs	r2, #64	@ 0x40
 800b356:	9b04      	ldr	r3, [sp, #16]
 800b358:	eba0 000a 	sub.w	r0, r0, sl
 800b35c:	4082      	lsls	r2, r0
 800b35e:	4313      	orrs	r3, r2
 800b360:	3401      	adds	r4, #1
 800b362:	9304      	str	r3, [sp, #16]
 800b364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b368:	2206      	movs	r2, #6
 800b36a:	4825      	ldr	r0, [pc, #148]	@ (800b400 <_svfiprintf_r+0x1ec>)
 800b36c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b370:	f7fd fc6f 	bl	8008c52 <memchr>
 800b374:	2800      	cmp	r0, #0
 800b376:	d036      	beq.n	800b3e6 <_svfiprintf_r+0x1d2>
 800b378:	4b22      	ldr	r3, [pc, #136]	@ (800b404 <_svfiprintf_r+0x1f0>)
 800b37a:	bb1b      	cbnz	r3, 800b3c4 <_svfiprintf_r+0x1b0>
 800b37c:	9b03      	ldr	r3, [sp, #12]
 800b37e:	3307      	adds	r3, #7
 800b380:	f023 0307 	bic.w	r3, r3, #7
 800b384:	3308      	adds	r3, #8
 800b386:	9303      	str	r3, [sp, #12]
 800b388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b38a:	4433      	add	r3, r6
 800b38c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b38e:	e76a      	b.n	800b266 <_svfiprintf_r+0x52>
 800b390:	460c      	mov	r4, r1
 800b392:	2001      	movs	r0, #1
 800b394:	fb0c 3202 	mla	r2, ip, r2, r3
 800b398:	e7a8      	b.n	800b2ec <_svfiprintf_r+0xd8>
 800b39a:	2300      	movs	r3, #0
 800b39c:	f04f 0c0a 	mov.w	ip, #10
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	3401      	adds	r4, #1
 800b3a4:	9305      	str	r3, [sp, #20]
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ac:	3a30      	subs	r2, #48	@ 0x30
 800b3ae:	2a09      	cmp	r2, #9
 800b3b0:	d903      	bls.n	800b3ba <_svfiprintf_r+0x1a6>
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d0c6      	beq.n	800b344 <_svfiprintf_r+0x130>
 800b3b6:	9105      	str	r1, [sp, #20]
 800b3b8:	e7c4      	b.n	800b344 <_svfiprintf_r+0x130>
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	2301      	movs	r3, #1
 800b3be:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3c2:	e7f0      	b.n	800b3a6 <_svfiprintf_r+0x192>
 800b3c4:	ab03      	add	r3, sp, #12
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	462a      	mov	r2, r5
 800b3ca:	4638      	mov	r0, r7
 800b3cc:	4b0e      	ldr	r3, [pc, #56]	@ (800b408 <_svfiprintf_r+0x1f4>)
 800b3ce:	a904      	add	r1, sp, #16
 800b3d0:	f7fc fccc 	bl	8007d6c <_printf_float>
 800b3d4:	1c42      	adds	r2, r0, #1
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	d1d6      	bne.n	800b388 <_svfiprintf_r+0x174>
 800b3da:	89ab      	ldrh	r3, [r5, #12]
 800b3dc:	065b      	lsls	r3, r3, #25
 800b3de:	f53f af2d 	bmi.w	800b23c <_svfiprintf_r+0x28>
 800b3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3e4:	e72c      	b.n	800b240 <_svfiprintf_r+0x2c>
 800b3e6:	ab03      	add	r3, sp, #12
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	462a      	mov	r2, r5
 800b3ec:	4638      	mov	r0, r7
 800b3ee:	4b06      	ldr	r3, [pc, #24]	@ (800b408 <_svfiprintf_r+0x1f4>)
 800b3f0:	a904      	add	r1, sp, #16
 800b3f2:	f7fc ff59 	bl	80082a8 <_printf_i>
 800b3f6:	e7ed      	b.n	800b3d4 <_svfiprintf_r+0x1c0>
 800b3f8:	0800d9b9 	.word	0x0800d9b9
 800b3fc:	0800d9bf 	.word	0x0800d9bf
 800b400:	0800d9c3 	.word	0x0800d9c3
 800b404:	08007d6d 	.word	0x08007d6d
 800b408:	0800b15d 	.word	0x0800b15d

0800b40c <__sflush_r>:
 800b40c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b412:	0716      	lsls	r6, r2, #28
 800b414:	4605      	mov	r5, r0
 800b416:	460c      	mov	r4, r1
 800b418:	d454      	bmi.n	800b4c4 <__sflush_r+0xb8>
 800b41a:	684b      	ldr	r3, [r1, #4]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	dc02      	bgt.n	800b426 <__sflush_r+0x1a>
 800b420:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b422:	2b00      	cmp	r3, #0
 800b424:	dd48      	ble.n	800b4b8 <__sflush_r+0xac>
 800b426:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b428:	2e00      	cmp	r6, #0
 800b42a:	d045      	beq.n	800b4b8 <__sflush_r+0xac>
 800b42c:	2300      	movs	r3, #0
 800b42e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b432:	682f      	ldr	r7, [r5, #0]
 800b434:	6a21      	ldr	r1, [r4, #32]
 800b436:	602b      	str	r3, [r5, #0]
 800b438:	d030      	beq.n	800b49c <__sflush_r+0x90>
 800b43a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b43c:	89a3      	ldrh	r3, [r4, #12]
 800b43e:	0759      	lsls	r1, r3, #29
 800b440:	d505      	bpl.n	800b44e <__sflush_r+0x42>
 800b442:	6863      	ldr	r3, [r4, #4]
 800b444:	1ad2      	subs	r2, r2, r3
 800b446:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b448:	b10b      	cbz	r3, 800b44e <__sflush_r+0x42>
 800b44a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b44c:	1ad2      	subs	r2, r2, r3
 800b44e:	2300      	movs	r3, #0
 800b450:	4628      	mov	r0, r5
 800b452:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b454:	6a21      	ldr	r1, [r4, #32]
 800b456:	47b0      	blx	r6
 800b458:	1c43      	adds	r3, r0, #1
 800b45a:	89a3      	ldrh	r3, [r4, #12]
 800b45c:	d106      	bne.n	800b46c <__sflush_r+0x60>
 800b45e:	6829      	ldr	r1, [r5, #0]
 800b460:	291d      	cmp	r1, #29
 800b462:	d82b      	bhi.n	800b4bc <__sflush_r+0xb0>
 800b464:	4a28      	ldr	r2, [pc, #160]	@ (800b508 <__sflush_r+0xfc>)
 800b466:	410a      	asrs	r2, r1
 800b468:	07d6      	lsls	r6, r2, #31
 800b46a:	d427      	bmi.n	800b4bc <__sflush_r+0xb0>
 800b46c:	2200      	movs	r2, #0
 800b46e:	6062      	str	r2, [r4, #4]
 800b470:	6922      	ldr	r2, [r4, #16]
 800b472:	04d9      	lsls	r1, r3, #19
 800b474:	6022      	str	r2, [r4, #0]
 800b476:	d504      	bpl.n	800b482 <__sflush_r+0x76>
 800b478:	1c42      	adds	r2, r0, #1
 800b47a:	d101      	bne.n	800b480 <__sflush_r+0x74>
 800b47c:	682b      	ldr	r3, [r5, #0]
 800b47e:	b903      	cbnz	r3, 800b482 <__sflush_r+0x76>
 800b480:	6560      	str	r0, [r4, #84]	@ 0x54
 800b482:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b484:	602f      	str	r7, [r5, #0]
 800b486:	b1b9      	cbz	r1, 800b4b8 <__sflush_r+0xac>
 800b488:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b48c:	4299      	cmp	r1, r3
 800b48e:	d002      	beq.n	800b496 <__sflush_r+0x8a>
 800b490:	4628      	mov	r0, r5
 800b492:	f7fe fa41 	bl	8009918 <_free_r>
 800b496:	2300      	movs	r3, #0
 800b498:	6363      	str	r3, [r4, #52]	@ 0x34
 800b49a:	e00d      	b.n	800b4b8 <__sflush_r+0xac>
 800b49c:	2301      	movs	r3, #1
 800b49e:	4628      	mov	r0, r5
 800b4a0:	47b0      	blx	r6
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	1c50      	adds	r0, r2, #1
 800b4a6:	d1c9      	bne.n	800b43c <__sflush_r+0x30>
 800b4a8:	682b      	ldr	r3, [r5, #0]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d0c6      	beq.n	800b43c <__sflush_r+0x30>
 800b4ae:	2b1d      	cmp	r3, #29
 800b4b0:	d001      	beq.n	800b4b6 <__sflush_r+0xaa>
 800b4b2:	2b16      	cmp	r3, #22
 800b4b4:	d11d      	bne.n	800b4f2 <__sflush_r+0xe6>
 800b4b6:	602f      	str	r7, [r5, #0]
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	e021      	b.n	800b500 <__sflush_r+0xf4>
 800b4bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4c0:	b21b      	sxth	r3, r3
 800b4c2:	e01a      	b.n	800b4fa <__sflush_r+0xee>
 800b4c4:	690f      	ldr	r7, [r1, #16]
 800b4c6:	2f00      	cmp	r7, #0
 800b4c8:	d0f6      	beq.n	800b4b8 <__sflush_r+0xac>
 800b4ca:	0793      	lsls	r3, r2, #30
 800b4cc:	bf18      	it	ne
 800b4ce:	2300      	movne	r3, #0
 800b4d0:	680e      	ldr	r6, [r1, #0]
 800b4d2:	bf08      	it	eq
 800b4d4:	694b      	ldreq	r3, [r1, #20]
 800b4d6:	1bf6      	subs	r6, r6, r7
 800b4d8:	600f      	str	r7, [r1, #0]
 800b4da:	608b      	str	r3, [r1, #8]
 800b4dc:	2e00      	cmp	r6, #0
 800b4de:	ddeb      	ble.n	800b4b8 <__sflush_r+0xac>
 800b4e0:	4633      	mov	r3, r6
 800b4e2:	463a      	mov	r2, r7
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	6a21      	ldr	r1, [r4, #32]
 800b4e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b4ec:	47e0      	blx	ip
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	dc07      	bgt.n	800b502 <__sflush_r+0xf6>
 800b4f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fe:	81a3      	strh	r3, [r4, #12]
 800b500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b502:	4407      	add	r7, r0
 800b504:	1a36      	subs	r6, r6, r0
 800b506:	e7e9      	b.n	800b4dc <__sflush_r+0xd0>
 800b508:	dfbffffe 	.word	0xdfbffffe

0800b50c <_fflush_r>:
 800b50c:	b538      	push	{r3, r4, r5, lr}
 800b50e:	690b      	ldr	r3, [r1, #16]
 800b510:	4605      	mov	r5, r0
 800b512:	460c      	mov	r4, r1
 800b514:	b913      	cbnz	r3, 800b51c <_fflush_r+0x10>
 800b516:	2500      	movs	r5, #0
 800b518:	4628      	mov	r0, r5
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	b118      	cbz	r0, 800b526 <_fflush_r+0x1a>
 800b51e:	6a03      	ldr	r3, [r0, #32]
 800b520:	b90b      	cbnz	r3, 800b526 <_fflush_r+0x1a>
 800b522:	f7fd fa7d 	bl	8008a20 <__sinit>
 800b526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d0f3      	beq.n	800b516 <_fflush_r+0xa>
 800b52e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b530:	07d0      	lsls	r0, r2, #31
 800b532:	d404      	bmi.n	800b53e <_fflush_r+0x32>
 800b534:	0599      	lsls	r1, r3, #22
 800b536:	d402      	bmi.n	800b53e <_fflush_r+0x32>
 800b538:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b53a:	f7fd fb88 	bl	8008c4e <__retarget_lock_acquire_recursive>
 800b53e:	4628      	mov	r0, r5
 800b540:	4621      	mov	r1, r4
 800b542:	f7ff ff63 	bl	800b40c <__sflush_r>
 800b546:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b548:	4605      	mov	r5, r0
 800b54a:	07da      	lsls	r2, r3, #31
 800b54c:	d4e4      	bmi.n	800b518 <_fflush_r+0xc>
 800b54e:	89a3      	ldrh	r3, [r4, #12]
 800b550:	059b      	lsls	r3, r3, #22
 800b552:	d4e1      	bmi.n	800b518 <_fflush_r+0xc>
 800b554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b556:	f7fd fb7b 	bl	8008c50 <__retarget_lock_release_recursive>
 800b55a:	e7dd      	b.n	800b518 <_fflush_r+0xc>

0800b55c <memmove>:
 800b55c:	4288      	cmp	r0, r1
 800b55e:	b510      	push	{r4, lr}
 800b560:	eb01 0402 	add.w	r4, r1, r2
 800b564:	d902      	bls.n	800b56c <memmove+0x10>
 800b566:	4284      	cmp	r4, r0
 800b568:	4623      	mov	r3, r4
 800b56a:	d807      	bhi.n	800b57c <memmove+0x20>
 800b56c:	1e43      	subs	r3, r0, #1
 800b56e:	42a1      	cmp	r1, r4
 800b570:	d008      	beq.n	800b584 <memmove+0x28>
 800b572:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b576:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b57a:	e7f8      	b.n	800b56e <memmove+0x12>
 800b57c:	4601      	mov	r1, r0
 800b57e:	4402      	add	r2, r0
 800b580:	428a      	cmp	r2, r1
 800b582:	d100      	bne.n	800b586 <memmove+0x2a>
 800b584:	bd10      	pop	{r4, pc}
 800b586:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b58a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b58e:	e7f7      	b.n	800b580 <memmove+0x24>

0800b590 <strncmp>:
 800b590:	b510      	push	{r4, lr}
 800b592:	b16a      	cbz	r2, 800b5b0 <strncmp+0x20>
 800b594:	3901      	subs	r1, #1
 800b596:	1884      	adds	r4, r0, r2
 800b598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b59c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d103      	bne.n	800b5ac <strncmp+0x1c>
 800b5a4:	42a0      	cmp	r0, r4
 800b5a6:	d001      	beq.n	800b5ac <strncmp+0x1c>
 800b5a8:	2a00      	cmp	r2, #0
 800b5aa:	d1f5      	bne.n	800b598 <strncmp+0x8>
 800b5ac:	1ad0      	subs	r0, r2, r3
 800b5ae:	bd10      	pop	{r4, pc}
 800b5b0:	4610      	mov	r0, r2
 800b5b2:	e7fc      	b.n	800b5ae <strncmp+0x1e>

0800b5b4 <_sbrk_r>:
 800b5b4:	b538      	push	{r3, r4, r5, lr}
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	4d05      	ldr	r5, [pc, #20]	@ (800b5d0 <_sbrk_r+0x1c>)
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	4608      	mov	r0, r1
 800b5be:	602b      	str	r3, [r5, #0]
 800b5c0:	f7f7 fbfc 	bl	8002dbc <_sbrk>
 800b5c4:	1c43      	adds	r3, r0, #1
 800b5c6:	d102      	bne.n	800b5ce <_sbrk_r+0x1a>
 800b5c8:	682b      	ldr	r3, [r5, #0]
 800b5ca:	b103      	cbz	r3, 800b5ce <_sbrk_r+0x1a>
 800b5cc:	6023      	str	r3, [r4, #0]
 800b5ce:	bd38      	pop	{r3, r4, r5, pc}
 800b5d0:	20000974 	.word	0x20000974

0800b5d4 <memcpy>:
 800b5d4:	440a      	add	r2, r1
 800b5d6:	4291      	cmp	r1, r2
 800b5d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5dc:	d100      	bne.n	800b5e0 <memcpy+0xc>
 800b5de:	4770      	bx	lr
 800b5e0:	b510      	push	{r4, lr}
 800b5e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5e6:	4291      	cmp	r1, r2
 800b5e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5ec:	d1f9      	bne.n	800b5e2 <memcpy+0xe>
 800b5ee:	bd10      	pop	{r4, pc}

0800b5f0 <nan>:
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	4901      	ldr	r1, [pc, #4]	@ (800b5f8 <nan+0x8>)
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	7ff80000 	.word	0x7ff80000

0800b5fc <__assert_func>:
 800b5fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5fe:	4614      	mov	r4, r2
 800b600:	461a      	mov	r2, r3
 800b602:	4b09      	ldr	r3, [pc, #36]	@ (800b628 <__assert_func+0x2c>)
 800b604:	4605      	mov	r5, r0
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	68d8      	ldr	r0, [r3, #12]
 800b60a:	b954      	cbnz	r4, 800b622 <__assert_func+0x26>
 800b60c:	4b07      	ldr	r3, [pc, #28]	@ (800b62c <__assert_func+0x30>)
 800b60e:	461c      	mov	r4, r3
 800b610:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b614:	9100      	str	r1, [sp, #0]
 800b616:	462b      	mov	r3, r5
 800b618:	4905      	ldr	r1, [pc, #20]	@ (800b630 <__assert_func+0x34>)
 800b61a:	f000 fba7 	bl	800bd6c <fiprintf>
 800b61e:	f000 fbb7 	bl	800bd90 <abort>
 800b622:	4b04      	ldr	r3, [pc, #16]	@ (800b634 <__assert_func+0x38>)
 800b624:	e7f4      	b.n	800b610 <__assert_func+0x14>
 800b626:	bf00      	nop
 800b628:	20000040 	.word	0x20000040
 800b62c:	0800da0d 	.word	0x0800da0d
 800b630:	0800d9df 	.word	0x0800d9df
 800b634:	0800d9d2 	.word	0x0800d9d2

0800b638 <_calloc_r>:
 800b638:	b570      	push	{r4, r5, r6, lr}
 800b63a:	fba1 5402 	umull	r5, r4, r1, r2
 800b63e:	b93c      	cbnz	r4, 800b650 <_calloc_r+0x18>
 800b640:	4629      	mov	r1, r5
 800b642:	f7fe f9db 	bl	80099fc <_malloc_r>
 800b646:	4606      	mov	r6, r0
 800b648:	b928      	cbnz	r0, 800b656 <_calloc_r+0x1e>
 800b64a:	2600      	movs	r6, #0
 800b64c:	4630      	mov	r0, r6
 800b64e:	bd70      	pop	{r4, r5, r6, pc}
 800b650:	220c      	movs	r2, #12
 800b652:	6002      	str	r2, [r0, #0]
 800b654:	e7f9      	b.n	800b64a <_calloc_r+0x12>
 800b656:	462a      	mov	r2, r5
 800b658:	4621      	mov	r1, r4
 800b65a:	f7fd fa7a 	bl	8008b52 <memset>
 800b65e:	e7f5      	b.n	800b64c <_calloc_r+0x14>

0800b660 <rshift>:
 800b660:	6903      	ldr	r3, [r0, #16]
 800b662:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b666:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b66a:	f100 0414 	add.w	r4, r0, #20
 800b66e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b672:	dd46      	ble.n	800b702 <rshift+0xa2>
 800b674:	f011 011f 	ands.w	r1, r1, #31
 800b678:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b67c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b680:	d10c      	bne.n	800b69c <rshift+0x3c>
 800b682:	4629      	mov	r1, r5
 800b684:	f100 0710 	add.w	r7, r0, #16
 800b688:	42b1      	cmp	r1, r6
 800b68a:	d335      	bcc.n	800b6f8 <rshift+0x98>
 800b68c:	1a9b      	subs	r3, r3, r2
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	1eea      	subs	r2, r5, #3
 800b692:	4296      	cmp	r6, r2
 800b694:	bf38      	it	cc
 800b696:	2300      	movcc	r3, #0
 800b698:	4423      	add	r3, r4
 800b69a:	e015      	b.n	800b6c8 <rshift+0x68>
 800b69c:	46a1      	mov	r9, r4
 800b69e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b6a2:	f1c1 0820 	rsb	r8, r1, #32
 800b6a6:	40cf      	lsrs	r7, r1
 800b6a8:	f105 0e04 	add.w	lr, r5, #4
 800b6ac:	4576      	cmp	r6, lr
 800b6ae:	46f4      	mov	ip, lr
 800b6b0:	d816      	bhi.n	800b6e0 <rshift+0x80>
 800b6b2:	1a9a      	subs	r2, r3, r2
 800b6b4:	0092      	lsls	r2, r2, #2
 800b6b6:	3a04      	subs	r2, #4
 800b6b8:	3501      	adds	r5, #1
 800b6ba:	42ae      	cmp	r6, r5
 800b6bc:	bf38      	it	cc
 800b6be:	2200      	movcc	r2, #0
 800b6c0:	18a3      	adds	r3, r4, r2
 800b6c2:	50a7      	str	r7, [r4, r2]
 800b6c4:	b107      	cbz	r7, 800b6c8 <rshift+0x68>
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	42a3      	cmp	r3, r4
 800b6ca:	eba3 0204 	sub.w	r2, r3, r4
 800b6ce:	bf08      	it	eq
 800b6d0:	2300      	moveq	r3, #0
 800b6d2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b6d6:	6102      	str	r2, [r0, #16]
 800b6d8:	bf08      	it	eq
 800b6da:	6143      	streq	r3, [r0, #20]
 800b6dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6e0:	f8dc c000 	ldr.w	ip, [ip]
 800b6e4:	fa0c fc08 	lsl.w	ip, ip, r8
 800b6e8:	ea4c 0707 	orr.w	r7, ip, r7
 800b6ec:	f849 7b04 	str.w	r7, [r9], #4
 800b6f0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b6f4:	40cf      	lsrs	r7, r1
 800b6f6:	e7d9      	b.n	800b6ac <rshift+0x4c>
 800b6f8:	f851 cb04 	ldr.w	ip, [r1], #4
 800b6fc:	f847 cf04 	str.w	ip, [r7, #4]!
 800b700:	e7c2      	b.n	800b688 <rshift+0x28>
 800b702:	4623      	mov	r3, r4
 800b704:	e7e0      	b.n	800b6c8 <rshift+0x68>

0800b706 <__hexdig_fun>:
 800b706:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b70a:	2b09      	cmp	r3, #9
 800b70c:	d802      	bhi.n	800b714 <__hexdig_fun+0xe>
 800b70e:	3820      	subs	r0, #32
 800b710:	b2c0      	uxtb	r0, r0
 800b712:	4770      	bx	lr
 800b714:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b718:	2b05      	cmp	r3, #5
 800b71a:	d801      	bhi.n	800b720 <__hexdig_fun+0x1a>
 800b71c:	3847      	subs	r0, #71	@ 0x47
 800b71e:	e7f7      	b.n	800b710 <__hexdig_fun+0xa>
 800b720:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b724:	2b05      	cmp	r3, #5
 800b726:	d801      	bhi.n	800b72c <__hexdig_fun+0x26>
 800b728:	3827      	subs	r0, #39	@ 0x27
 800b72a:	e7f1      	b.n	800b710 <__hexdig_fun+0xa>
 800b72c:	2000      	movs	r0, #0
 800b72e:	4770      	bx	lr

0800b730 <__gethex>:
 800b730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	468a      	mov	sl, r1
 800b736:	4690      	mov	r8, r2
 800b738:	b085      	sub	sp, #20
 800b73a:	9302      	str	r3, [sp, #8]
 800b73c:	680b      	ldr	r3, [r1, #0]
 800b73e:	9001      	str	r0, [sp, #4]
 800b740:	1c9c      	adds	r4, r3, #2
 800b742:	46a1      	mov	r9, r4
 800b744:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b748:	2830      	cmp	r0, #48	@ 0x30
 800b74a:	d0fa      	beq.n	800b742 <__gethex+0x12>
 800b74c:	eba9 0303 	sub.w	r3, r9, r3
 800b750:	f1a3 0b02 	sub.w	fp, r3, #2
 800b754:	f7ff ffd7 	bl	800b706 <__hexdig_fun>
 800b758:	4605      	mov	r5, r0
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d168      	bne.n	800b830 <__gethex+0x100>
 800b75e:	2201      	movs	r2, #1
 800b760:	4648      	mov	r0, r9
 800b762:	499f      	ldr	r1, [pc, #636]	@ (800b9e0 <__gethex+0x2b0>)
 800b764:	f7ff ff14 	bl	800b590 <strncmp>
 800b768:	4607      	mov	r7, r0
 800b76a:	2800      	cmp	r0, #0
 800b76c:	d167      	bne.n	800b83e <__gethex+0x10e>
 800b76e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b772:	4626      	mov	r6, r4
 800b774:	f7ff ffc7 	bl	800b706 <__hexdig_fun>
 800b778:	2800      	cmp	r0, #0
 800b77a:	d062      	beq.n	800b842 <__gethex+0x112>
 800b77c:	4623      	mov	r3, r4
 800b77e:	7818      	ldrb	r0, [r3, #0]
 800b780:	4699      	mov	r9, r3
 800b782:	2830      	cmp	r0, #48	@ 0x30
 800b784:	f103 0301 	add.w	r3, r3, #1
 800b788:	d0f9      	beq.n	800b77e <__gethex+0x4e>
 800b78a:	f7ff ffbc 	bl	800b706 <__hexdig_fun>
 800b78e:	fab0 f580 	clz	r5, r0
 800b792:	f04f 0b01 	mov.w	fp, #1
 800b796:	096d      	lsrs	r5, r5, #5
 800b798:	464a      	mov	r2, r9
 800b79a:	4616      	mov	r6, r2
 800b79c:	7830      	ldrb	r0, [r6, #0]
 800b79e:	3201      	adds	r2, #1
 800b7a0:	f7ff ffb1 	bl	800b706 <__hexdig_fun>
 800b7a4:	2800      	cmp	r0, #0
 800b7a6:	d1f8      	bne.n	800b79a <__gethex+0x6a>
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	4630      	mov	r0, r6
 800b7ac:	498c      	ldr	r1, [pc, #560]	@ (800b9e0 <__gethex+0x2b0>)
 800b7ae:	f7ff feef 	bl	800b590 <strncmp>
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d13f      	bne.n	800b836 <__gethex+0x106>
 800b7b6:	b944      	cbnz	r4, 800b7ca <__gethex+0x9a>
 800b7b8:	1c74      	adds	r4, r6, #1
 800b7ba:	4622      	mov	r2, r4
 800b7bc:	4616      	mov	r6, r2
 800b7be:	7830      	ldrb	r0, [r6, #0]
 800b7c0:	3201      	adds	r2, #1
 800b7c2:	f7ff ffa0 	bl	800b706 <__hexdig_fun>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	d1f8      	bne.n	800b7bc <__gethex+0x8c>
 800b7ca:	1ba4      	subs	r4, r4, r6
 800b7cc:	00a7      	lsls	r7, r4, #2
 800b7ce:	7833      	ldrb	r3, [r6, #0]
 800b7d0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b7d4:	2b50      	cmp	r3, #80	@ 0x50
 800b7d6:	d13e      	bne.n	800b856 <__gethex+0x126>
 800b7d8:	7873      	ldrb	r3, [r6, #1]
 800b7da:	2b2b      	cmp	r3, #43	@ 0x2b
 800b7dc:	d033      	beq.n	800b846 <__gethex+0x116>
 800b7de:	2b2d      	cmp	r3, #45	@ 0x2d
 800b7e0:	d034      	beq.n	800b84c <__gethex+0x11c>
 800b7e2:	2400      	movs	r4, #0
 800b7e4:	1c71      	adds	r1, r6, #1
 800b7e6:	7808      	ldrb	r0, [r1, #0]
 800b7e8:	f7ff ff8d 	bl	800b706 <__hexdig_fun>
 800b7ec:	1e43      	subs	r3, r0, #1
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	2b18      	cmp	r3, #24
 800b7f2:	d830      	bhi.n	800b856 <__gethex+0x126>
 800b7f4:	f1a0 0210 	sub.w	r2, r0, #16
 800b7f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b7fc:	f7ff ff83 	bl	800b706 <__hexdig_fun>
 800b800:	f100 3cff 	add.w	ip, r0, #4294967295
 800b804:	fa5f fc8c 	uxtb.w	ip, ip
 800b808:	f1bc 0f18 	cmp.w	ip, #24
 800b80c:	f04f 030a 	mov.w	r3, #10
 800b810:	d91e      	bls.n	800b850 <__gethex+0x120>
 800b812:	b104      	cbz	r4, 800b816 <__gethex+0xe6>
 800b814:	4252      	negs	r2, r2
 800b816:	4417      	add	r7, r2
 800b818:	f8ca 1000 	str.w	r1, [sl]
 800b81c:	b1ed      	cbz	r5, 800b85a <__gethex+0x12a>
 800b81e:	f1bb 0f00 	cmp.w	fp, #0
 800b822:	bf0c      	ite	eq
 800b824:	2506      	moveq	r5, #6
 800b826:	2500      	movne	r5, #0
 800b828:	4628      	mov	r0, r5
 800b82a:	b005      	add	sp, #20
 800b82c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b830:	2500      	movs	r5, #0
 800b832:	462c      	mov	r4, r5
 800b834:	e7b0      	b.n	800b798 <__gethex+0x68>
 800b836:	2c00      	cmp	r4, #0
 800b838:	d1c7      	bne.n	800b7ca <__gethex+0x9a>
 800b83a:	4627      	mov	r7, r4
 800b83c:	e7c7      	b.n	800b7ce <__gethex+0x9e>
 800b83e:	464e      	mov	r6, r9
 800b840:	462f      	mov	r7, r5
 800b842:	2501      	movs	r5, #1
 800b844:	e7c3      	b.n	800b7ce <__gethex+0x9e>
 800b846:	2400      	movs	r4, #0
 800b848:	1cb1      	adds	r1, r6, #2
 800b84a:	e7cc      	b.n	800b7e6 <__gethex+0xb6>
 800b84c:	2401      	movs	r4, #1
 800b84e:	e7fb      	b.n	800b848 <__gethex+0x118>
 800b850:	fb03 0002 	mla	r0, r3, r2, r0
 800b854:	e7ce      	b.n	800b7f4 <__gethex+0xc4>
 800b856:	4631      	mov	r1, r6
 800b858:	e7de      	b.n	800b818 <__gethex+0xe8>
 800b85a:	4629      	mov	r1, r5
 800b85c:	eba6 0309 	sub.w	r3, r6, r9
 800b860:	3b01      	subs	r3, #1
 800b862:	2b07      	cmp	r3, #7
 800b864:	dc0a      	bgt.n	800b87c <__gethex+0x14c>
 800b866:	9801      	ldr	r0, [sp, #4]
 800b868:	f7fe f954 	bl	8009b14 <_Balloc>
 800b86c:	4604      	mov	r4, r0
 800b86e:	b940      	cbnz	r0, 800b882 <__gethex+0x152>
 800b870:	4602      	mov	r2, r0
 800b872:	21e4      	movs	r1, #228	@ 0xe4
 800b874:	4b5b      	ldr	r3, [pc, #364]	@ (800b9e4 <__gethex+0x2b4>)
 800b876:	485c      	ldr	r0, [pc, #368]	@ (800b9e8 <__gethex+0x2b8>)
 800b878:	f7ff fec0 	bl	800b5fc <__assert_func>
 800b87c:	3101      	adds	r1, #1
 800b87e:	105b      	asrs	r3, r3, #1
 800b880:	e7ef      	b.n	800b862 <__gethex+0x132>
 800b882:	2300      	movs	r3, #0
 800b884:	f100 0a14 	add.w	sl, r0, #20
 800b888:	4655      	mov	r5, sl
 800b88a:	469b      	mov	fp, r3
 800b88c:	45b1      	cmp	r9, r6
 800b88e:	d337      	bcc.n	800b900 <__gethex+0x1d0>
 800b890:	f845 bb04 	str.w	fp, [r5], #4
 800b894:	eba5 050a 	sub.w	r5, r5, sl
 800b898:	10ad      	asrs	r5, r5, #2
 800b89a:	6125      	str	r5, [r4, #16]
 800b89c:	4658      	mov	r0, fp
 800b89e:	f7fe fa2b 	bl	8009cf8 <__hi0bits>
 800b8a2:	016d      	lsls	r5, r5, #5
 800b8a4:	f8d8 6000 	ldr.w	r6, [r8]
 800b8a8:	1a2d      	subs	r5, r5, r0
 800b8aa:	42b5      	cmp	r5, r6
 800b8ac:	dd54      	ble.n	800b958 <__gethex+0x228>
 800b8ae:	1bad      	subs	r5, r5, r6
 800b8b0:	4629      	mov	r1, r5
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f7fe fdb3 	bl	800a41e <__any_on>
 800b8b8:	4681      	mov	r9, r0
 800b8ba:	b178      	cbz	r0, 800b8dc <__gethex+0x1ac>
 800b8bc:	f04f 0901 	mov.w	r9, #1
 800b8c0:	1e6b      	subs	r3, r5, #1
 800b8c2:	1159      	asrs	r1, r3, #5
 800b8c4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b8c8:	f003 021f 	and.w	r2, r3, #31
 800b8cc:	fa09 f202 	lsl.w	r2, r9, r2
 800b8d0:	420a      	tst	r2, r1
 800b8d2:	d003      	beq.n	800b8dc <__gethex+0x1ac>
 800b8d4:	454b      	cmp	r3, r9
 800b8d6:	dc36      	bgt.n	800b946 <__gethex+0x216>
 800b8d8:	f04f 0902 	mov.w	r9, #2
 800b8dc:	4629      	mov	r1, r5
 800b8de:	4620      	mov	r0, r4
 800b8e0:	f7ff febe 	bl	800b660 <rshift>
 800b8e4:	442f      	add	r7, r5
 800b8e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b8ea:	42bb      	cmp	r3, r7
 800b8ec:	da42      	bge.n	800b974 <__gethex+0x244>
 800b8ee:	4621      	mov	r1, r4
 800b8f0:	9801      	ldr	r0, [sp, #4]
 800b8f2:	f7fe f94f 	bl	8009b94 <_Bfree>
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8fa:	25a3      	movs	r5, #163	@ 0xa3
 800b8fc:	6013      	str	r3, [r2, #0]
 800b8fe:	e793      	b.n	800b828 <__gethex+0xf8>
 800b900:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b904:	2a2e      	cmp	r2, #46	@ 0x2e
 800b906:	d012      	beq.n	800b92e <__gethex+0x1fe>
 800b908:	2b20      	cmp	r3, #32
 800b90a:	d104      	bne.n	800b916 <__gethex+0x1e6>
 800b90c:	f845 bb04 	str.w	fp, [r5], #4
 800b910:	f04f 0b00 	mov.w	fp, #0
 800b914:	465b      	mov	r3, fp
 800b916:	7830      	ldrb	r0, [r6, #0]
 800b918:	9303      	str	r3, [sp, #12]
 800b91a:	f7ff fef4 	bl	800b706 <__hexdig_fun>
 800b91e:	9b03      	ldr	r3, [sp, #12]
 800b920:	f000 000f 	and.w	r0, r0, #15
 800b924:	4098      	lsls	r0, r3
 800b926:	ea4b 0b00 	orr.w	fp, fp, r0
 800b92a:	3304      	adds	r3, #4
 800b92c:	e7ae      	b.n	800b88c <__gethex+0x15c>
 800b92e:	45b1      	cmp	r9, r6
 800b930:	d8ea      	bhi.n	800b908 <__gethex+0x1d8>
 800b932:	2201      	movs	r2, #1
 800b934:	4630      	mov	r0, r6
 800b936:	492a      	ldr	r1, [pc, #168]	@ (800b9e0 <__gethex+0x2b0>)
 800b938:	9303      	str	r3, [sp, #12]
 800b93a:	f7ff fe29 	bl	800b590 <strncmp>
 800b93e:	9b03      	ldr	r3, [sp, #12]
 800b940:	2800      	cmp	r0, #0
 800b942:	d1e1      	bne.n	800b908 <__gethex+0x1d8>
 800b944:	e7a2      	b.n	800b88c <__gethex+0x15c>
 800b946:	4620      	mov	r0, r4
 800b948:	1ea9      	subs	r1, r5, #2
 800b94a:	f7fe fd68 	bl	800a41e <__any_on>
 800b94e:	2800      	cmp	r0, #0
 800b950:	d0c2      	beq.n	800b8d8 <__gethex+0x1a8>
 800b952:	f04f 0903 	mov.w	r9, #3
 800b956:	e7c1      	b.n	800b8dc <__gethex+0x1ac>
 800b958:	da09      	bge.n	800b96e <__gethex+0x23e>
 800b95a:	1b75      	subs	r5, r6, r5
 800b95c:	4621      	mov	r1, r4
 800b95e:	462a      	mov	r2, r5
 800b960:	9801      	ldr	r0, [sp, #4]
 800b962:	f7fe fb2d 	bl	8009fc0 <__lshift>
 800b966:	4604      	mov	r4, r0
 800b968:	1b7f      	subs	r7, r7, r5
 800b96a:	f100 0a14 	add.w	sl, r0, #20
 800b96e:	f04f 0900 	mov.w	r9, #0
 800b972:	e7b8      	b.n	800b8e6 <__gethex+0x1b6>
 800b974:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b978:	42bd      	cmp	r5, r7
 800b97a:	dd6f      	ble.n	800ba5c <__gethex+0x32c>
 800b97c:	1bed      	subs	r5, r5, r7
 800b97e:	42ae      	cmp	r6, r5
 800b980:	dc34      	bgt.n	800b9ec <__gethex+0x2bc>
 800b982:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b986:	2b02      	cmp	r3, #2
 800b988:	d022      	beq.n	800b9d0 <__gethex+0x2a0>
 800b98a:	2b03      	cmp	r3, #3
 800b98c:	d024      	beq.n	800b9d8 <__gethex+0x2a8>
 800b98e:	2b01      	cmp	r3, #1
 800b990:	d115      	bne.n	800b9be <__gethex+0x28e>
 800b992:	42ae      	cmp	r6, r5
 800b994:	d113      	bne.n	800b9be <__gethex+0x28e>
 800b996:	2e01      	cmp	r6, #1
 800b998:	d10b      	bne.n	800b9b2 <__gethex+0x282>
 800b99a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b99e:	9a02      	ldr	r2, [sp, #8]
 800b9a0:	2562      	movs	r5, #98	@ 0x62
 800b9a2:	6013      	str	r3, [r2, #0]
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	6123      	str	r3, [r4, #16]
 800b9a8:	f8ca 3000 	str.w	r3, [sl]
 800b9ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9ae:	601c      	str	r4, [r3, #0]
 800b9b0:	e73a      	b.n	800b828 <__gethex+0xf8>
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	1e71      	subs	r1, r6, #1
 800b9b6:	f7fe fd32 	bl	800a41e <__any_on>
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	d1ed      	bne.n	800b99a <__gethex+0x26a>
 800b9be:	4621      	mov	r1, r4
 800b9c0:	9801      	ldr	r0, [sp, #4]
 800b9c2:	f7fe f8e7 	bl	8009b94 <_Bfree>
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9ca:	2550      	movs	r5, #80	@ 0x50
 800b9cc:	6013      	str	r3, [r2, #0]
 800b9ce:	e72b      	b.n	800b828 <__gethex+0xf8>
 800b9d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d1f3      	bne.n	800b9be <__gethex+0x28e>
 800b9d6:	e7e0      	b.n	800b99a <__gethex+0x26a>
 800b9d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1dd      	bne.n	800b99a <__gethex+0x26a>
 800b9de:	e7ee      	b.n	800b9be <__gethex+0x28e>
 800b9e0:	0800d860 	.word	0x0800d860
 800b9e4:	0800d6f7 	.word	0x0800d6f7
 800b9e8:	0800da0e 	.word	0x0800da0e
 800b9ec:	1e6f      	subs	r7, r5, #1
 800b9ee:	f1b9 0f00 	cmp.w	r9, #0
 800b9f2:	d130      	bne.n	800ba56 <__gethex+0x326>
 800b9f4:	b127      	cbz	r7, 800ba00 <__gethex+0x2d0>
 800b9f6:	4639      	mov	r1, r7
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	f7fe fd10 	bl	800a41e <__any_on>
 800b9fe:	4681      	mov	r9, r0
 800ba00:	2301      	movs	r3, #1
 800ba02:	4629      	mov	r1, r5
 800ba04:	1b76      	subs	r6, r6, r5
 800ba06:	2502      	movs	r5, #2
 800ba08:	117a      	asrs	r2, r7, #5
 800ba0a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ba0e:	f007 071f 	and.w	r7, r7, #31
 800ba12:	40bb      	lsls	r3, r7
 800ba14:	4213      	tst	r3, r2
 800ba16:	4620      	mov	r0, r4
 800ba18:	bf18      	it	ne
 800ba1a:	f049 0902 	orrne.w	r9, r9, #2
 800ba1e:	f7ff fe1f 	bl	800b660 <rshift>
 800ba22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ba26:	f1b9 0f00 	cmp.w	r9, #0
 800ba2a:	d047      	beq.n	800babc <__gethex+0x38c>
 800ba2c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba30:	2b02      	cmp	r3, #2
 800ba32:	d015      	beq.n	800ba60 <__gethex+0x330>
 800ba34:	2b03      	cmp	r3, #3
 800ba36:	d017      	beq.n	800ba68 <__gethex+0x338>
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d109      	bne.n	800ba50 <__gethex+0x320>
 800ba3c:	f019 0f02 	tst.w	r9, #2
 800ba40:	d006      	beq.n	800ba50 <__gethex+0x320>
 800ba42:	f8da 3000 	ldr.w	r3, [sl]
 800ba46:	ea49 0903 	orr.w	r9, r9, r3
 800ba4a:	f019 0f01 	tst.w	r9, #1
 800ba4e:	d10e      	bne.n	800ba6e <__gethex+0x33e>
 800ba50:	f045 0510 	orr.w	r5, r5, #16
 800ba54:	e032      	b.n	800babc <__gethex+0x38c>
 800ba56:	f04f 0901 	mov.w	r9, #1
 800ba5a:	e7d1      	b.n	800ba00 <__gethex+0x2d0>
 800ba5c:	2501      	movs	r5, #1
 800ba5e:	e7e2      	b.n	800ba26 <__gethex+0x2f6>
 800ba60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba62:	f1c3 0301 	rsb	r3, r3, #1
 800ba66:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d0f0      	beq.n	800ba50 <__gethex+0x320>
 800ba6e:	f04f 0c00 	mov.w	ip, #0
 800ba72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ba76:	f104 0314 	add.w	r3, r4, #20
 800ba7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ba7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ba82:	4618      	mov	r0, r3
 800ba84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba88:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ba8c:	d01b      	beq.n	800bac6 <__gethex+0x396>
 800ba8e:	3201      	adds	r2, #1
 800ba90:	6002      	str	r2, [r0, #0]
 800ba92:	2d02      	cmp	r5, #2
 800ba94:	f104 0314 	add.w	r3, r4, #20
 800ba98:	d13c      	bne.n	800bb14 <__gethex+0x3e4>
 800ba9a:	f8d8 2000 	ldr.w	r2, [r8]
 800ba9e:	3a01      	subs	r2, #1
 800baa0:	42b2      	cmp	r2, r6
 800baa2:	d109      	bne.n	800bab8 <__gethex+0x388>
 800baa4:	2201      	movs	r2, #1
 800baa6:	1171      	asrs	r1, r6, #5
 800baa8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800baac:	f006 061f 	and.w	r6, r6, #31
 800bab0:	fa02 f606 	lsl.w	r6, r2, r6
 800bab4:	421e      	tst	r6, r3
 800bab6:	d13a      	bne.n	800bb2e <__gethex+0x3fe>
 800bab8:	f045 0520 	orr.w	r5, r5, #32
 800babc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800babe:	601c      	str	r4, [r3, #0]
 800bac0:	9b02      	ldr	r3, [sp, #8]
 800bac2:	601f      	str	r7, [r3, #0]
 800bac4:	e6b0      	b.n	800b828 <__gethex+0xf8>
 800bac6:	4299      	cmp	r1, r3
 800bac8:	f843 cc04 	str.w	ip, [r3, #-4]
 800bacc:	d8d9      	bhi.n	800ba82 <__gethex+0x352>
 800bace:	68a3      	ldr	r3, [r4, #8]
 800bad0:	459b      	cmp	fp, r3
 800bad2:	db17      	blt.n	800bb04 <__gethex+0x3d4>
 800bad4:	6861      	ldr	r1, [r4, #4]
 800bad6:	9801      	ldr	r0, [sp, #4]
 800bad8:	3101      	adds	r1, #1
 800bada:	f7fe f81b 	bl	8009b14 <_Balloc>
 800bade:	4681      	mov	r9, r0
 800bae0:	b918      	cbnz	r0, 800baea <__gethex+0x3ba>
 800bae2:	4602      	mov	r2, r0
 800bae4:	2184      	movs	r1, #132	@ 0x84
 800bae6:	4b19      	ldr	r3, [pc, #100]	@ (800bb4c <__gethex+0x41c>)
 800bae8:	e6c5      	b.n	800b876 <__gethex+0x146>
 800baea:	6922      	ldr	r2, [r4, #16]
 800baec:	f104 010c 	add.w	r1, r4, #12
 800baf0:	3202      	adds	r2, #2
 800baf2:	0092      	lsls	r2, r2, #2
 800baf4:	300c      	adds	r0, #12
 800baf6:	f7ff fd6d 	bl	800b5d4 <memcpy>
 800bafa:	4621      	mov	r1, r4
 800bafc:	9801      	ldr	r0, [sp, #4]
 800bafe:	f7fe f849 	bl	8009b94 <_Bfree>
 800bb02:	464c      	mov	r4, r9
 800bb04:	6923      	ldr	r3, [r4, #16]
 800bb06:	1c5a      	adds	r2, r3, #1
 800bb08:	6122      	str	r2, [r4, #16]
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb10:	615a      	str	r2, [r3, #20]
 800bb12:	e7be      	b.n	800ba92 <__gethex+0x362>
 800bb14:	6922      	ldr	r2, [r4, #16]
 800bb16:	455a      	cmp	r2, fp
 800bb18:	dd0b      	ble.n	800bb32 <__gethex+0x402>
 800bb1a:	2101      	movs	r1, #1
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	f7ff fd9f 	bl	800b660 <rshift>
 800bb22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bb26:	3701      	adds	r7, #1
 800bb28:	42bb      	cmp	r3, r7
 800bb2a:	f6ff aee0 	blt.w	800b8ee <__gethex+0x1be>
 800bb2e:	2501      	movs	r5, #1
 800bb30:	e7c2      	b.n	800bab8 <__gethex+0x388>
 800bb32:	f016 061f 	ands.w	r6, r6, #31
 800bb36:	d0fa      	beq.n	800bb2e <__gethex+0x3fe>
 800bb38:	4453      	add	r3, sl
 800bb3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bb3e:	f7fe f8db 	bl	8009cf8 <__hi0bits>
 800bb42:	f1c6 0620 	rsb	r6, r6, #32
 800bb46:	42b0      	cmp	r0, r6
 800bb48:	dbe7      	blt.n	800bb1a <__gethex+0x3ea>
 800bb4a:	e7f0      	b.n	800bb2e <__gethex+0x3fe>
 800bb4c:	0800d6f7 	.word	0x0800d6f7

0800bb50 <L_shift>:
 800bb50:	f1c2 0208 	rsb	r2, r2, #8
 800bb54:	0092      	lsls	r2, r2, #2
 800bb56:	b570      	push	{r4, r5, r6, lr}
 800bb58:	f1c2 0620 	rsb	r6, r2, #32
 800bb5c:	6843      	ldr	r3, [r0, #4]
 800bb5e:	6804      	ldr	r4, [r0, #0]
 800bb60:	fa03 f506 	lsl.w	r5, r3, r6
 800bb64:	432c      	orrs	r4, r5
 800bb66:	40d3      	lsrs	r3, r2
 800bb68:	6004      	str	r4, [r0, #0]
 800bb6a:	f840 3f04 	str.w	r3, [r0, #4]!
 800bb6e:	4288      	cmp	r0, r1
 800bb70:	d3f4      	bcc.n	800bb5c <L_shift+0xc>
 800bb72:	bd70      	pop	{r4, r5, r6, pc}

0800bb74 <__match>:
 800bb74:	b530      	push	{r4, r5, lr}
 800bb76:	6803      	ldr	r3, [r0, #0]
 800bb78:	3301      	adds	r3, #1
 800bb7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb7e:	b914      	cbnz	r4, 800bb86 <__match+0x12>
 800bb80:	6003      	str	r3, [r0, #0]
 800bb82:	2001      	movs	r0, #1
 800bb84:	bd30      	pop	{r4, r5, pc}
 800bb86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb8a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bb8e:	2d19      	cmp	r5, #25
 800bb90:	bf98      	it	ls
 800bb92:	3220      	addls	r2, #32
 800bb94:	42a2      	cmp	r2, r4
 800bb96:	d0f0      	beq.n	800bb7a <__match+0x6>
 800bb98:	2000      	movs	r0, #0
 800bb9a:	e7f3      	b.n	800bb84 <__match+0x10>

0800bb9c <__hexnan>:
 800bb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba0:	2500      	movs	r5, #0
 800bba2:	680b      	ldr	r3, [r1, #0]
 800bba4:	4682      	mov	sl, r0
 800bba6:	115e      	asrs	r6, r3, #5
 800bba8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bbac:	f013 031f 	ands.w	r3, r3, #31
 800bbb0:	bf18      	it	ne
 800bbb2:	3604      	addne	r6, #4
 800bbb4:	1f37      	subs	r7, r6, #4
 800bbb6:	4690      	mov	r8, r2
 800bbb8:	46b9      	mov	r9, r7
 800bbba:	463c      	mov	r4, r7
 800bbbc:	46ab      	mov	fp, r5
 800bbbe:	b087      	sub	sp, #28
 800bbc0:	6801      	ldr	r1, [r0, #0]
 800bbc2:	9301      	str	r3, [sp, #4]
 800bbc4:	f846 5c04 	str.w	r5, [r6, #-4]
 800bbc8:	9502      	str	r5, [sp, #8]
 800bbca:	784a      	ldrb	r2, [r1, #1]
 800bbcc:	1c4b      	adds	r3, r1, #1
 800bbce:	9303      	str	r3, [sp, #12]
 800bbd0:	b342      	cbz	r2, 800bc24 <__hexnan+0x88>
 800bbd2:	4610      	mov	r0, r2
 800bbd4:	9105      	str	r1, [sp, #20]
 800bbd6:	9204      	str	r2, [sp, #16]
 800bbd8:	f7ff fd95 	bl	800b706 <__hexdig_fun>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d151      	bne.n	800bc84 <__hexnan+0xe8>
 800bbe0:	9a04      	ldr	r2, [sp, #16]
 800bbe2:	9905      	ldr	r1, [sp, #20]
 800bbe4:	2a20      	cmp	r2, #32
 800bbe6:	d818      	bhi.n	800bc1a <__hexnan+0x7e>
 800bbe8:	9b02      	ldr	r3, [sp, #8]
 800bbea:	459b      	cmp	fp, r3
 800bbec:	dd13      	ble.n	800bc16 <__hexnan+0x7a>
 800bbee:	454c      	cmp	r4, r9
 800bbf0:	d206      	bcs.n	800bc00 <__hexnan+0x64>
 800bbf2:	2d07      	cmp	r5, #7
 800bbf4:	dc04      	bgt.n	800bc00 <__hexnan+0x64>
 800bbf6:	462a      	mov	r2, r5
 800bbf8:	4649      	mov	r1, r9
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	f7ff ffa8 	bl	800bb50 <L_shift>
 800bc00:	4544      	cmp	r4, r8
 800bc02:	d952      	bls.n	800bcaa <__hexnan+0x10e>
 800bc04:	2300      	movs	r3, #0
 800bc06:	f1a4 0904 	sub.w	r9, r4, #4
 800bc0a:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc0e:	461d      	mov	r5, r3
 800bc10:	464c      	mov	r4, r9
 800bc12:	f8cd b008 	str.w	fp, [sp, #8]
 800bc16:	9903      	ldr	r1, [sp, #12]
 800bc18:	e7d7      	b.n	800bbca <__hexnan+0x2e>
 800bc1a:	2a29      	cmp	r2, #41	@ 0x29
 800bc1c:	d157      	bne.n	800bcce <__hexnan+0x132>
 800bc1e:	3102      	adds	r1, #2
 800bc20:	f8ca 1000 	str.w	r1, [sl]
 800bc24:	f1bb 0f00 	cmp.w	fp, #0
 800bc28:	d051      	beq.n	800bcce <__hexnan+0x132>
 800bc2a:	454c      	cmp	r4, r9
 800bc2c:	d206      	bcs.n	800bc3c <__hexnan+0xa0>
 800bc2e:	2d07      	cmp	r5, #7
 800bc30:	dc04      	bgt.n	800bc3c <__hexnan+0xa0>
 800bc32:	462a      	mov	r2, r5
 800bc34:	4649      	mov	r1, r9
 800bc36:	4620      	mov	r0, r4
 800bc38:	f7ff ff8a 	bl	800bb50 <L_shift>
 800bc3c:	4544      	cmp	r4, r8
 800bc3e:	d936      	bls.n	800bcae <__hexnan+0x112>
 800bc40:	4623      	mov	r3, r4
 800bc42:	f1a8 0204 	sub.w	r2, r8, #4
 800bc46:	f853 1b04 	ldr.w	r1, [r3], #4
 800bc4a:	429f      	cmp	r7, r3
 800bc4c:	f842 1f04 	str.w	r1, [r2, #4]!
 800bc50:	d2f9      	bcs.n	800bc46 <__hexnan+0xaa>
 800bc52:	1b3b      	subs	r3, r7, r4
 800bc54:	f023 0303 	bic.w	r3, r3, #3
 800bc58:	3304      	adds	r3, #4
 800bc5a:	3401      	adds	r4, #1
 800bc5c:	3e03      	subs	r6, #3
 800bc5e:	42b4      	cmp	r4, r6
 800bc60:	bf88      	it	hi
 800bc62:	2304      	movhi	r3, #4
 800bc64:	2200      	movs	r2, #0
 800bc66:	4443      	add	r3, r8
 800bc68:	f843 2b04 	str.w	r2, [r3], #4
 800bc6c:	429f      	cmp	r7, r3
 800bc6e:	d2fb      	bcs.n	800bc68 <__hexnan+0xcc>
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	b91b      	cbnz	r3, 800bc7c <__hexnan+0xe0>
 800bc74:	4547      	cmp	r7, r8
 800bc76:	d128      	bne.n	800bcca <__hexnan+0x12e>
 800bc78:	2301      	movs	r3, #1
 800bc7a:	603b      	str	r3, [r7, #0]
 800bc7c:	2005      	movs	r0, #5
 800bc7e:	b007      	add	sp, #28
 800bc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc84:	3501      	adds	r5, #1
 800bc86:	2d08      	cmp	r5, #8
 800bc88:	f10b 0b01 	add.w	fp, fp, #1
 800bc8c:	dd06      	ble.n	800bc9c <__hexnan+0x100>
 800bc8e:	4544      	cmp	r4, r8
 800bc90:	d9c1      	bls.n	800bc16 <__hexnan+0x7a>
 800bc92:	2300      	movs	r3, #0
 800bc94:	2501      	movs	r5, #1
 800bc96:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc9a:	3c04      	subs	r4, #4
 800bc9c:	6822      	ldr	r2, [r4, #0]
 800bc9e:	f000 000f 	and.w	r0, r0, #15
 800bca2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bca6:	6020      	str	r0, [r4, #0]
 800bca8:	e7b5      	b.n	800bc16 <__hexnan+0x7a>
 800bcaa:	2508      	movs	r5, #8
 800bcac:	e7b3      	b.n	800bc16 <__hexnan+0x7a>
 800bcae:	9b01      	ldr	r3, [sp, #4]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d0dd      	beq.n	800bc70 <__hexnan+0xd4>
 800bcb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb8:	f1c3 0320 	rsb	r3, r3, #32
 800bcbc:	40da      	lsrs	r2, r3
 800bcbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bcc2:	4013      	ands	r3, r2
 800bcc4:	f846 3c04 	str.w	r3, [r6, #-4]
 800bcc8:	e7d2      	b.n	800bc70 <__hexnan+0xd4>
 800bcca:	3f04      	subs	r7, #4
 800bccc:	e7d0      	b.n	800bc70 <__hexnan+0xd4>
 800bcce:	2004      	movs	r0, #4
 800bcd0:	e7d5      	b.n	800bc7e <__hexnan+0xe2>

0800bcd2 <__ascii_mbtowc>:
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	b901      	cbnz	r1, 800bcd8 <__ascii_mbtowc+0x6>
 800bcd6:	a901      	add	r1, sp, #4
 800bcd8:	b142      	cbz	r2, 800bcec <__ascii_mbtowc+0x1a>
 800bcda:	b14b      	cbz	r3, 800bcf0 <__ascii_mbtowc+0x1e>
 800bcdc:	7813      	ldrb	r3, [r2, #0]
 800bcde:	600b      	str	r3, [r1, #0]
 800bce0:	7812      	ldrb	r2, [r2, #0]
 800bce2:	1e10      	subs	r0, r2, #0
 800bce4:	bf18      	it	ne
 800bce6:	2001      	movne	r0, #1
 800bce8:	b002      	add	sp, #8
 800bcea:	4770      	bx	lr
 800bcec:	4610      	mov	r0, r2
 800bcee:	e7fb      	b.n	800bce8 <__ascii_mbtowc+0x16>
 800bcf0:	f06f 0001 	mvn.w	r0, #1
 800bcf4:	e7f8      	b.n	800bce8 <__ascii_mbtowc+0x16>

0800bcf6 <_realloc_r>:
 800bcf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcfa:	4680      	mov	r8, r0
 800bcfc:	4615      	mov	r5, r2
 800bcfe:	460c      	mov	r4, r1
 800bd00:	b921      	cbnz	r1, 800bd0c <_realloc_r+0x16>
 800bd02:	4611      	mov	r1, r2
 800bd04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd08:	f7fd be78 	b.w	80099fc <_malloc_r>
 800bd0c:	b92a      	cbnz	r2, 800bd1a <_realloc_r+0x24>
 800bd0e:	f7fd fe03 	bl	8009918 <_free_r>
 800bd12:	2400      	movs	r4, #0
 800bd14:	4620      	mov	r0, r4
 800bd16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd1a:	f000 f840 	bl	800bd9e <_malloc_usable_size_r>
 800bd1e:	4285      	cmp	r5, r0
 800bd20:	4606      	mov	r6, r0
 800bd22:	d802      	bhi.n	800bd2a <_realloc_r+0x34>
 800bd24:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bd28:	d8f4      	bhi.n	800bd14 <_realloc_r+0x1e>
 800bd2a:	4629      	mov	r1, r5
 800bd2c:	4640      	mov	r0, r8
 800bd2e:	f7fd fe65 	bl	80099fc <_malloc_r>
 800bd32:	4607      	mov	r7, r0
 800bd34:	2800      	cmp	r0, #0
 800bd36:	d0ec      	beq.n	800bd12 <_realloc_r+0x1c>
 800bd38:	42b5      	cmp	r5, r6
 800bd3a:	462a      	mov	r2, r5
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	bf28      	it	cs
 800bd40:	4632      	movcs	r2, r6
 800bd42:	f7ff fc47 	bl	800b5d4 <memcpy>
 800bd46:	4621      	mov	r1, r4
 800bd48:	4640      	mov	r0, r8
 800bd4a:	f7fd fde5 	bl	8009918 <_free_r>
 800bd4e:	463c      	mov	r4, r7
 800bd50:	e7e0      	b.n	800bd14 <_realloc_r+0x1e>

0800bd52 <__ascii_wctomb>:
 800bd52:	4603      	mov	r3, r0
 800bd54:	4608      	mov	r0, r1
 800bd56:	b141      	cbz	r1, 800bd6a <__ascii_wctomb+0x18>
 800bd58:	2aff      	cmp	r2, #255	@ 0xff
 800bd5a:	d904      	bls.n	800bd66 <__ascii_wctomb+0x14>
 800bd5c:	228a      	movs	r2, #138	@ 0x8a
 800bd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd62:	601a      	str	r2, [r3, #0]
 800bd64:	4770      	bx	lr
 800bd66:	2001      	movs	r0, #1
 800bd68:	700a      	strb	r2, [r1, #0]
 800bd6a:	4770      	bx	lr

0800bd6c <fiprintf>:
 800bd6c:	b40e      	push	{r1, r2, r3}
 800bd6e:	b503      	push	{r0, r1, lr}
 800bd70:	4601      	mov	r1, r0
 800bd72:	ab03      	add	r3, sp, #12
 800bd74:	4805      	ldr	r0, [pc, #20]	@ (800bd8c <fiprintf+0x20>)
 800bd76:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd7a:	6800      	ldr	r0, [r0, #0]
 800bd7c:	9301      	str	r3, [sp, #4]
 800bd7e:	f000 f83d 	bl	800bdfc <_vfiprintf_r>
 800bd82:	b002      	add	sp, #8
 800bd84:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd88:	b003      	add	sp, #12
 800bd8a:	4770      	bx	lr
 800bd8c:	20000040 	.word	0x20000040

0800bd90 <abort>:
 800bd90:	2006      	movs	r0, #6
 800bd92:	b508      	push	{r3, lr}
 800bd94:	f000 fa06 	bl	800c1a4 <raise>
 800bd98:	2001      	movs	r0, #1
 800bd9a:	f7f6 ff9a 	bl	8002cd2 <_exit>

0800bd9e <_malloc_usable_size_r>:
 800bd9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bda2:	1f18      	subs	r0, r3, #4
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	bfbc      	itt	lt
 800bda8:	580b      	ldrlt	r3, [r1, r0]
 800bdaa:	18c0      	addlt	r0, r0, r3
 800bdac:	4770      	bx	lr

0800bdae <__sfputc_r>:
 800bdae:	6893      	ldr	r3, [r2, #8]
 800bdb0:	b410      	push	{r4}
 800bdb2:	3b01      	subs	r3, #1
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	6093      	str	r3, [r2, #8]
 800bdb8:	da07      	bge.n	800bdca <__sfputc_r+0x1c>
 800bdba:	6994      	ldr	r4, [r2, #24]
 800bdbc:	42a3      	cmp	r3, r4
 800bdbe:	db01      	blt.n	800bdc4 <__sfputc_r+0x16>
 800bdc0:	290a      	cmp	r1, #10
 800bdc2:	d102      	bne.n	800bdca <__sfputc_r+0x1c>
 800bdc4:	bc10      	pop	{r4}
 800bdc6:	f000 b931 	b.w	800c02c <__swbuf_r>
 800bdca:	6813      	ldr	r3, [r2, #0]
 800bdcc:	1c58      	adds	r0, r3, #1
 800bdce:	6010      	str	r0, [r2, #0]
 800bdd0:	7019      	strb	r1, [r3, #0]
 800bdd2:	4608      	mov	r0, r1
 800bdd4:	bc10      	pop	{r4}
 800bdd6:	4770      	bx	lr

0800bdd8 <__sfputs_r>:
 800bdd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdda:	4606      	mov	r6, r0
 800bddc:	460f      	mov	r7, r1
 800bdde:	4614      	mov	r4, r2
 800bde0:	18d5      	adds	r5, r2, r3
 800bde2:	42ac      	cmp	r4, r5
 800bde4:	d101      	bne.n	800bdea <__sfputs_r+0x12>
 800bde6:	2000      	movs	r0, #0
 800bde8:	e007      	b.n	800bdfa <__sfputs_r+0x22>
 800bdea:	463a      	mov	r2, r7
 800bdec:	4630      	mov	r0, r6
 800bdee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdf2:	f7ff ffdc 	bl	800bdae <__sfputc_r>
 800bdf6:	1c43      	adds	r3, r0, #1
 800bdf8:	d1f3      	bne.n	800bde2 <__sfputs_r+0xa>
 800bdfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bdfc <_vfiprintf_r>:
 800bdfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be00:	460d      	mov	r5, r1
 800be02:	4614      	mov	r4, r2
 800be04:	4698      	mov	r8, r3
 800be06:	4606      	mov	r6, r0
 800be08:	b09d      	sub	sp, #116	@ 0x74
 800be0a:	b118      	cbz	r0, 800be14 <_vfiprintf_r+0x18>
 800be0c:	6a03      	ldr	r3, [r0, #32]
 800be0e:	b90b      	cbnz	r3, 800be14 <_vfiprintf_r+0x18>
 800be10:	f7fc fe06 	bl	8008a20 <__sinit>
 800be14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be16:	07d9      	lsls	r1, r3, #31
 800be18:	d405      	bmi.n	800be26 <_vfiprintf_r+0x2a>
 800be1a:	89ab      	ldrh	r3, [r5, #12]
 800be1c:	059a      	lsls	r2, r3, #22
 800be1e:	d402      	bmi.n	800be26 <_vfiprintf_r+0x2a>
 800be20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be22:	f7fc ff14 	bl	8008c4e <__retarget_lock_acquire_recursive>
 800be26:	89ab      	ldrh	r3, [r5, #12]
 800be28:	071b      	lsls	r3, r3, #28
 800be2a:	d501      	bpl.n	800be30 <_vfiprintf_r+0x34>
 800be2c:	692b      	ldr	r3, [r5, #16]
 800be2e:	b99b      	cbnz	r3, 800be58 <_vfiprintf_r+0x5c>
 800be30:	4629      	mov	r1, r5
 800be32:	4630      	mov	r0, r6
 800be34:	f000 f938 	bl	800c0a8 <__swsetup_r>
 800be38:	b170      	cbz	r0, 800be58 <_vfiprintf_r+0x5c>
 800be3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be3c:	07dc      	lsls	r4, r3, #31
 800be3e:	d504      	bpl.n	800be4a <_vfiprintf_r+0x4e>
 800be40:	f04f 30ff 	mov.w	r0, #4294967295
 800be44:	b01d      	add	sp, #116	@ 0x74
 800be46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4a:	89ab      	ldrh	r3, [r5, #12]
 800be4c:	0598      	lsls	r0, r3, #22
 800be4e:	d4f7      	bmi.n	800be40 <_vfiprintf_r+0x44>
 800be50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be52:	f7fc fefd 	bl	8008c50 <__retarget_lock_release_recursive>
 800be56:	e7f3      	b.n	800be40 <_vfiprintf_r+0x44>
 800be58:	2300      	movs	r3, #0
 800be5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800be5c:	2320      	movs	r3, #32
 800be5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be62:	2330      	movs	r3, #48	@ 0x30
 800be64:	f04f 0901 	mov.w	r9, #1
 800be68:	f8cd 800c 	str.w	r8, [sp, #12]
 800be6c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c018 <_vfiprintf_r+0x21c>
 800be70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be74:	4623      	mov	r3, r4
 800be76:	469a      	mov	sl, r3
 800be78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be7c:	b10a      	cbz	r2, 800be82 <_vfiprintf_r+0x86>
 800be7e:	2a25      	cmp	r2, #37	@ 0x25
 800be80:	d1f9      	bne.n	800be76 <_vfiprintf_r+0x7a>
 800be82:	ebba 0b04 	subs.w	fp, sl, r4
 800be86:	d00b      	beq.n	800bea0 <_vfiprintf_r+0xa4>
 800be88:	465b      	mov	r3, fp
 800be8a:	4622      	mov	r2, r4
 800be8c:	4629      	mov	r1, r5
 800be8e:	4630      	mov	r0, r6
 800be90:	f7ff ffa2 	bl	800bdd8 <__sfputs_r>
 800be94:	3001      	adds	r0, #1
 800be96:	f000 80a7 	beq.w	800bfe8 <_vfiprintf_r+0x1ec>
 800be9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be9c:	445a      	add	r2, fp
 800be9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bea0:	f89a 3000 	ldrb.w	r3, [sl]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	f000 809f 	beq.w	800bfe8 <_vfiprintf_r+0x1ec>
 800beaa:	2300      	movs	r3, #0
 800beac:	f04f 32ff 	mov.w	r2, #4294967295
 800beb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800beb4:	f10a 0a01 	add.w	sl, sl, #1
 800beb8:	9304      	str	r3, [sp, #16]
 800beba:	9307      	str	r3, [sp, #28]
 800bebc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bec0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bec2:	4654      	mov	r4, sl
 800bec4:	2205      	movs	r2, #5
 800bec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beca:	4853      	ldr	r0, [pc, #332]	@ (800c018 <_vfiprintf_r+0x21c>)
 800becc:	f7fc fec1 	bl	8008c52 <memchr>
 800bed0:	9a04      	ldr	r2, [sp, #16]
 800bed2:	b9d8      	cbnz	r0, 800bf0c <_vfiprintf_r+0x110>
 800bed4:	06d1      	lsls	r1, r2, #27
 800bed6:	bf44      	itt	mi
 800bed8:	2320      	movmi	r3, #32
 800beda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bede:	0713      	lsls	r3, r2, #28
 800bee0:	bf44      	itt	mi
 800bee2:	232b      	movmi	r3, #43	@ 0x2b
 800bee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bee8:	f89a 3000 	ldrb.w	r3, [sl]
 800beec:	2b2a      	cmp	r3, #42	@ 0x2a
 800beee:	d015      	beq.n	800bf1c <_vfiprintf_r+0x120>
 800bef0:	4654      	mov	r4, sl
 800bef2:	2000      	movs	r0, #0
 800bef4:	f04f 0c0a 	mov.w	ip, #10
 800bef8:	9a07      	ldr	r2, [sp, #28]
 800befa:	4621      	mov	r1, r4
 800befc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf00:	3b30      	subs	r3, #48	@ 0x30
 800bf02:	2b09      	cmp	r3, #9
 800bf04:	d94b      	bls.n	800bf9e <_vfiprintf_r+0x1a2>
 800bf06:	b1b0      	cbz	r0, 800bf36 <_vfiprintf_r+0x13a>
 800bf08:	9207      	str	r2, [sp, #28]
 800bf0a:	e014      	b.n	800bf36 <_vfiprintf_r+0x13a>
 800bf0c:	eba0 0308 	sub.w	r3, r0, r8
 800bf10:	fa09 f303 	lsl.w	r3, r9, r3
 800bf14:	4313      	orrs	r3, r2
 800bf16:	46a2      	mov	sl, r4
 800bf18:	9304      	str	r3, [sp, #16]
 800bf1a:	e7d2      	b.n	800bec2 <_vfiprintf_r+0xc6>
 800bf1c:	9b03      	ldr	r3, [sp, #12]
 800bf1e:	1d19      	adds	r1, r3, #4
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	9103      	str	r1, [sp, #12]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	bfbb      	ittet	lt
 800bf28:	425b      	neglt	r3, r3
 800bf2a:	f042 0202 	orrlt.w	r2, r2, #2
 800bf2e:	9307      	strge	r3, [sp, #28]
 800bf30:	9307      	strlt	r3, [sp, #28]
 800bf32:	bfb8      	it	lt
 800bf34:	9204      	strlt	r2, [sp, #16]
 800bf36:	7823      	ldrb	r3, [r4, #0]
 800bf38:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf3a:	d10a      	bne.n	800bf52 <_vfiprintf_r+0x156>
 800bf3c:	7863      	ldrb	r3, [r4, #1]
 800bf3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf40:	d132      	bne.n	800bfa8 <_vfiprintf_r+0x1ac>
 800bf42:	9b03      	ldr	r3, [sp, #12]
 800bf44:	3402      	adds	r4, #2
 800bf46:	1d1a      	adds	r2, r3, #4
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	9203      	str	r2, [sp, #12]
 800bf4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf50:	9305      	str	r3, [sp, #20]
 800bf52:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c01c <_vfiprintf_r+0x220>
 800bf56:	2203      	movs	r2, #3
 800bf58:	4650      	mov	r0, sl
 800bf5a:	7821      	ldrb	r1, [r4, #0]
 800bf5c:	f7fc fe79 	bl	8008c52 <memchr>
 800bf60:	b138      	cbz	r0, 800bf72 <_vfiprintf_r+0x176>
 800bf62:	2240      	movs	r2, #64	@ 0x40
 800bf64:	9b04      	ldr	r3, [sp, #16]
 800bf66:	eba0 000a 	sub.w	r0, r0, sl
 800bf6a:	4082      	lsls	r2, r0
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	3401      	adds	r4, #1
 800bf70:	9304      	str	r3, [sp, #16]
 800bf72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf76:	2206      	movs	r2, #6
 800bf78:	4829      	ldr	r0, [pc, #164]	@ (800c020 <_vfiprintf_r+0x224>)
 800bf7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf7e:	f7fc fe68 	bl	8008c52 <memchr>
 800bf82:	2800      	cmp	r0, #0
 800bf84:	d03f      	beq.n	800c006 <_vfiprintf_r+0x20a>
 800bf86:	4b27      	ldr	r3, [pc, #156]	@ (800c024 <_vfiprintf_r+0x228>)
 800bf88:	bb1b      	cbnz	r3, 800bfd2 <_vfiprintf_r+0x1d6>
 800bf8a:	9b03      	ldr	r3, [sp, #12]
 800bf8c:	3307      	adds	r3, #7
 800bf8e:	f023 0307 	bic.w	r3, r3, #7
 800bf92:	3308      	adds	r3, #8
 800bf94:	9303      	str	r3, [sp, #12]
 800bf96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf98:	443b      	add	r3, r7
 800bf9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf9c:	e76a      	b.n	800be74 <_vfiprintf_r+0x78>
 800bf9e:	460c      	mov	r4, r1
 800bfa0:	2001      	movs	r0, #1
 800bfa2:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfa6:	e7a8      	b.n	800befa <_vfiprintf_r+0xfe>
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	f04f 0c0a 	mov.w	ip, #10
 800bfae:	4619      	mov	r1, r3
 800bfb0:	3401      	adds	r4, #1
 800bfb2:	9305      	str	r3, [sp, #20]
 800bfb4:	4620      	mov	r0, r4
 800bfb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfba:	3a30      	subs	r2, #48	@ 0x30
 800bfbc:	2a09      	cmp	r2, #9
 800bfbe:	d903      	bls.n	800bfc8 <_vfiprintf_r+0x1cc>
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d0c6      	beq.n	800bf52 <_vfiprintf_r+0x156>
 800bfc4:	9105      	str	r1, [sp, #20]
 800bfc6:	e7c4      	b.n	800bf52 <_vfiprintf_r+0x156>
 800bfc8:	4604      	mov	r4, r0
 800bfca:	2301      	movs	r3, #1
 800bfcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfd0:	e7f0      	b.n	800bfb4 <_vfiprintf_r+0x1b8>
 800bfd2:	ab03      	add	r3, sp, #12
 800bfd4:	9300      	str	r3, [sp, #0]
 800bfd6:	462a      	mov	r2, r5
 800bfd8:	4630      	mov	r0, r6
 800bfda:	4b13      	ldr	r3, [pc, #76]	@ (800c028 <_vfiprintf_r+0x22c>)
 800bfdc:	a904      	add	r1, sp, #16
 800bfde:	f7fb fec5 	bl	8007d6c <_printf_float>
 800bfe2:	4607      	mov	r7, r0
 800bfe4:	1c78      	adds	r0, r7, #1
 800bfe6:	d1d6      	bne.n	800bf96 <_vfiprintf_r+0x19a>
 800bfe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfea:	07d9      	lsls	r1, r3, #31
 800bfec:	d405      	bmi.n	800bffa <_vfiprintf_r+0x1fe>
 800bfee:	89ab      	ldrh	r3, [r5, #12]
 800bff0:	059a      	lsls	r2, r3, #22
 800bff2:	d402      	bmi.n	800bffa <_vfiprintf_r+0x1fe>
 800bff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bff6:	f7fc fe2b 	bl	8008c50 <__retarget_lock_release_recursive>
 800bffa:	89ab      	ldrh	r3, [r5, #12]
 800bffc:	065b      	lsls	r3, r3, #25
 800bffe:	f53f af1f 	bmi.w	800be40 <_vfiprintf_r+0x44>
 800c002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c004:	e71e      	b.n	800be44 <_vfiprintf_r+0x48>
 800c006:	ab03      	add	r3, sp, #12
 800c008:	9300      	str	r3, [sp, #0]
 800c00a:	462a      	mov	r2, r5
 800c00c:	4630      	mov	r0, r6
 800c00e:	4b06      	ldr	r3, [pc, #24]	@ (800c028 <_vfiprintf_r+0x22c>)
 800c010:	a904      	add	r1, sp, #16
 800c012:	f7fc f949 	bl	80082a8 <_printf_i>
 800c016:	e7e4      	b.n	800bfe2 <_vfiprintf_r+0x1e6>
 800c018:	0800d9b9 	.word	0x0800d9b9
 800c01c:	0800d9bf 	.word	0x0800d9bf
 800c020:	0800d9c3 	.word	0x0800d9c3
 800c024:	08007d6d 	.word	0x08007d6d
 800c028:	0800bdd9 	.word	0x0800bdd9

0800c02c <__swbuf_r>:
 800c02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c02e:	460e      	mov	r6, r1
 800c030:	4614      	mov	r4, r2
 800c032:	4605      	mov	r5, r0
 800c034:	b118      	cbz	r0, 800c03e <__swbuf_r+0x12>
 800c036:	6a03      	ldr	r3, [r0, #32]
 800c038:	b90b      	cbnz	r3, 800c03e <__swbuf_r+0x12>
 800c03a:	f7fc fcf1 	bl	8008a20 <__sinit>
 800c03e:	69a3      	ldr	r3, [r4, #24]
 800c040:	60a3      	str	r3, [r4, #8]
 800c042:	89a3      	ldrh	r3, [r4, #12]
 800c044:	071a      	lsls	r2, r3, #28
 800c046:	d501      	bpl.n	800c04c <__swbuf_r+0x20>
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	b943      	cbnz	r3, 800c05e <__swbuf_r+0x32>
 800c04c:	4621      	mov	r1, r4
 800c04e:	4628      	mov	r0, r5
 800c050:	f000 f82a 	bl	800c0a8 <__swsetup_r>
 800c054:	b118      	cbz	r0, 800c05e <__swbuf_r+0x32>
 800c056:	f04f 37ff 	mov.w	r7, #4294967295
 800c05a:	4638      	mov	r0, r7
 800c05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c05e:	6823      	ldr	r3, [r4, #0]
 800c060:	6922      	ldr	r2, [r4, #16]
 800c062:	b2f6      	uxtb	r6, r6
 800c064:	1a98      	subs	r0, r3, r2
 800c066:	6963      	ldr	r3, [r4, #20]
 800c068:	4637      	mov	r7, r6
 800c06a:	4283      	cmp	r3, r0
 800c06c:	dc05      	bgt.n	800c07a <__swbuf_r+0x4e>
 800c06e:	4621      	mov	r1, r4
 800c070:	4628      	mov	r0, r5
 800c072:	f7ff fa4b 	bl	800b50c <_fflush_r>
 800c076:	2800      	cmp	r0, #0
 800c078:	d1ed      	bne.n	800c056 <__swbuf_r+0x2a>
 800c07a:	68a3      	ldr	r3, [r4, #8]
 800c07c:	3b01      	subs	r3, #1
 800c07e:	60a3      	str	r3, [r4, #8]
 800c080:	6823      	ldr	r3, [r4, #0]
 800c082:	1c5a      	adds	r2, r3, #1
 800c084:	6022      	str	r2, [r4, #0]
 800c086:	701e      	strb	r6, [r3, #0]
 800c088:	6962      	ldr	r2, [r4, #20]
 800c08a:	1c43      	adds	r3, r0, #1
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d004      	beq.n	800c09a <__swbuf_r+0x6e>
 800c090:	89a3      	ldrh	r3, [r4, #12]
 800c092:	07db      	lsls	r3, r3, #31
 800c094:	d5e1      	bpl.n	800c05a <__swbuf_r+0x2e>
 800c096:	2e0a      	cmp	r6, #10
 800c098:	d1df      	bne.n	800c05a <__swbuf_r+0x2e>
 800c09a:	4621      	mov	r1, r4
 800c09c:	4628      	mov	r0, r5
 800c09e:	f7ff fa35 	bl	800b50c <_fflush_r>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d0d9      	beq.n	800c05a <__swbuf_r+0x2e>
 800c0a6:	e7d6      	b.n	800c056 <__swbuf_r+0x2a>

0800c0a8 <__swsetup_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4b29      	ldr	r3, [pc, #164]	@ (800c150 <__swsetup_r+0xa8>)
 800c0ac:	4605      	mov	r5, r0
 800c0ae:	6818      	ldr	r0, [r3, #0]
 800c0b0:	460c      	mov	r4, r1
 800c0b2:	b118      	cbz	r0, 800c0bc <__swsetup_r+0x14>
 800c0b4:	6a03      	ldr	r3, [r0, #32]
 800c0b6:	b90b      	cbnz	r3, 800c0bc <__swsetup_r+0x14>
 800c0b8:	f7fc fcb2 	bl	8008a20 <__sinit>
 800c0bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0c0:	0719      	lsls	r1, r3, #28
 800c0c2:	d422      	bmi.n	800c10a <__swsetup_r+0x62>
 800c0c4:	06da      	lsls	r2, r3, #27
 800c0c6:	d407      	bmi.n	800c0d8 <__swsetup_r+0x30>
 800c0c8:	2209      	movs	r2, #9
 800c0ca:	602a      	str	r2, [r5, #0]
 800c0cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0d4:	81a3      	strh	r3, [r4, #12]
 800c0d6:	e033      	b.n	800c140 <__swsetup_r+0x98>
 800c0d8:	0758      	lsls	r0, r3, #29
 800c0da:	d512      	bpl.n	800c102 <__swsetup_r+0x5a>
 800c0dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0de:	b141      	cbz	r1, 800c0f2 <__swsetup_r+0x4a>
 800c0e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0e4:	4299      	cmp	r1, r3
 800c0e6:	d002      	beq.n	800c0ee <__swsetup_r+0x46>
 800c0e8:	4628      	mov	r0, r5
 800c0ea:	f7fd fc15 	bl	8009918 <_free_r>
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0f2:	89a3      	ldrh	r3, [r4, #12]
 800c0f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0f8:	81a3      	strh	r3, [r4, #12]
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	6063      	str	r3, [r4, #4]
 800c0fe:	6923      	ldr	r3, [r4, #16]
 800c100:	6023      	str	r3, [r4, #0]
 800c102:	89a3      	ldrh	r3, [r4, #12]
 800c104:	f043 0308 	orr.w	r3, r3, #8
 800c108:	81a3      	strh	r3, [r4, #12]
 800c10a:	6923      	ldr	r3, [r4, #16]
 800c10c:	b94b      	cbnz	r3, 800c122 <__swsetup_r+0x7a>
 800c10e:	89a3      	ldrh	r3, [r4, #12]
 800c110:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c118:	d003      	beq.n	800c122 <__swsetup_r+0x7a>
 800c11a:	4621      	mov	r1, r4
 800c11c:	4628      	mov	r0, r5
 800c11e:	f000 f882 	bl	800c226 <__smakebuf_r>
 800c122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c126:	f013 0201 	ands.w	r2, r3, #1
 800c12a:	d00a      	beq.n	800c142 <__swsetup_r+0x9a>
 800c12c:	2200      	movs	r2, #0
 800c12e:	60a2      	str	r2, [r4, #8]
 800c130:	6962      	ldr	r2, [r4, #20]
 800c132:	4252      	negs	r2, r2
 800c134:	61a2      	str	r2, [r4, #24]
 800c136:	6922      	ldr	r2, [r4, #16]
 800c138:	b942      	cbnz	r2, 800c14c <__swsetup_r+0xa4>
 800c13a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c13e:	d1c5      	bne.n	800c0cc <__swsetup_r+0x24>
 800c140:	bd38      	pop	{r3, r4, r5, pc}
 800c142:	0799      	lsls	r1, r3, #30
 800c144:	bf58      	it	pl
 800c146:	6962      	ldrpl	r2, [r4, #20]
 800c148:	60a2      	str	r2, [r4, #8]
 800c14a:	e7f4      	b.n	800c136 <__swsetup_r+0x8e>
 800c14c:	2000      	movs	r0, #0
 800c14e:	e7f7      	b.n	800c140 <__swsetup_r+0x98>
 800c150:	20000040 	.word	0x20000040

0800c154 <_raise_r>:
 800c154:	291f      	cmp	r1, #31
 800c156:	b538      	push	{r3, r4, r5, lr}
 800c158:	4605      	mov	r5, r0
 800c15a:	460c      	mov	r4, r1
 800c15c:	d904      	bls.n	800c168 <_raise_r+0x14>
 800c15e:	2316      	movs	r3, #22
 800c160:	6003      	str	r3, [r0, #0]
 800c162:	f04f 30ff 	mov.w	r0, #4294967295
 800c166:	bd38      	pop	{r3, r4, r5, pc}
 800c168:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c16a:	b112      	cbz	r2, 800c172 <_raise_r+0x1e>
 800c16c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c170:	b94b      	cbnz	r3, 800c186 <_raise_r+0x32>
 800c172:	4628      	mov	r0, r5
 800c174:	f000 f830 	bl	800c1d8 <_getpid_r>
 800c178:	4622      	mov	r2, r4
 800c17a:	4601      	mov	r1, r0
 800c17c:	4628      	mov	r0, r5
 800c17e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c182:	f000 b817 	b.w	800c1b4 <_kill_r>
 800c186:	2b01      	cmp	r3, #1
 800c188:	d00a      	beq.n	800c1a0 <_raise_r+0x4c>
 800c18a:	1c59      	adds	r1, r3, #1
 800c18c:	d103      	bne.n	800c196 <_raise_r+0x42>
 800c18e:	2316      	movs	r3, #22
 800c190:	6003      	str	r3, [r0, #0]
 800c192:	2001      	movs	r0, #1
 800c194:	e7e7      	b.n	800c166 <_raise_r+0x12>
 800c196:	2100      	movs	r1, #0
 800c198:	4620      	mov	r0, r4
 800c19a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c19e:	4798      	blx	r3
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	e7e0      	b.n	800c166 <_raise_r+0x12>

0800c1a4 <raise>:
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <raise+0xc>)
 800c1a6:	4601      	mov	r1, r0
 800c1a8:	6818      	ldr	r0, [r3, #0]
 800c1aa:	f7ff bfd3 	b.w	800c154 <_raise_r>
 800c1ae:	bf00      	nop
 800c1b0:	20000040 	.word	0x20000040

0800c1b4 <_kill_r>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	4d06      	ldr	r5, [pc, #24]	@ (800c1d4 <_kill_r+0x20>)
 800c1ba:	4604      	mov	r4, r0
 800c1bc:	4608      	mov	r0, r1
 800c1be:	4611      	mov	r1, r2
 800c1c0:	602b      	str	r3, [r5, #0]
 800c1c2:	f7f6 fd76 	bl	8002cb2 <_kill>
 800c1c6:	1c43      	adds	r3, r0, #1
 800c1c8:	d102      	bne.n	800c1d0 <_kill_r+0x1c>
 800c1ca:	682b      	ldr	r3, [r5, #0]
 800c1cc:	b103      	cbz	r3, 800c1d0 <_kill_r+0x1c>
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	bd38      	pop	{r3, r4, r5, pc}
 800c1d2:	bf00      	nop
 800c1d4:	20000974 	.word	0x20000974

0800c1d8 <_getpid_r>:
 800c1d8:	f7f6 bd64 	b.w	8002ca4 <_getpid>

0800c1dc <__swhatbuf_r>:
 800c1dc:	b570      	push	{r4, r5, r6, lr}
 800c1de:	460c      	mov	r4, r1
 800c1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e4:	4615      	mov	r5, r2
 800c1e6:	2900      	cmp	r1, #0
 800c1e8:	461e      	mov	r6, r3
 800c1ea:	b096      	sub	sp, #88	@ 0x58
 800c1ec:	da0c      	bge.n	800c208 <__swhatbuf_r+0x2c>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	2100      	movs	r1, #0
 800c1f2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c1f6:	bf14      	ite	ne
 800c1f8:	2340      	movne	r3, #64	@ 0x40
 800c1fa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c1fe:	2000      	movs	r0, #0
 800c200:	6031      	str	r1, [r6, #0]
 800c202:	602b      	str	r3, [r5, #0]
 800c204:	b016      	add	sp, #88	@ 0x58
 800c206:	bd70      	pop	{r4, r5, r6, pc}
 800c208:	466a      	mov	r2, sp
 800c20a:	f000 f849 	bl	800c2a0 <_fstat_r>
 800c20e:	2800      	cmp	r0, #0
 800c210:	dbed      	blt.n	800c1ee <__swhatbuf_r+0x12>
 800c212:	9901      	ldr	r1, [sp, #4]
 800c214:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c218:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c21c:	4259      	negs	r1, r3
 800c21e:	4159      	adcs	r1, r3
 800c220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c224:	e7eb      	b.n	800c1fe <__swhatbuf_r+0x22>

0800c226 <__smakebuf_r>:
 800c226:	898b      	ldrh	r3, [r1, #12]
 800c228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c22a:	079d      	lsls	r5, r3, #30
 800c22c:	4606      	mov	r6, r0
 800c22e:	460c      	mov	r4, r1
 800c230:	d507      	bpl.n	800c242 <__smakebuf_r+0x1c>
 800c232:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c236:	6023      	str	r3, [r4, #0]
 800c238:	6123      	str	r3, [r4, #16]
 800c23a:	2301      	movs	r3, #1
 800c23c:	6163      	str	r3, [r4, #20]
 800c23e:	b003      	add	sp, #12
 800c240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c242:	466a      	mov	r2, sp
 800c244:	ab01      	add	r3, sp, #4
 800c246:	f7ff ffc9 	bl	800c1dc <__swhatbuf_r>
 800c24a:	9f00      	ldr	r7, [sp, #0]
 800c24c:	4605      	mov	r5, r0
 800c24e:	4639      	mov	r1, r7
 800c250:	4630      	mov	r0, r6
 800c252:	f7fd fbd3 	bl	80099fc <_malloc_r>
 800c256:	b948      	cbnz	r0, 800c26c <__smakebuf_r+0x46>
 800c258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25c:	059a      	lsls	r2, r3, #22
 800c25e:	d4ee      	bmi.n	800c23e <__smakebuf_r+0x18>
 800c260:	f023 0303 	bic.w	r3, r3, #3
 800c264:	f043 0302 	orr.w	r3, r3, #2
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	e7e2      	b.n	800c232 <__smakebuf_r+0xc>
 800c26c:	89a3      	ldrh	r3, [r4, #12]
 800c26e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c276:	81a3      	strh	r3, [r4, #12]
 800c278:	9b01      	ldr	r3, [sp, #4]
 800c27a:	6020      	str	r0, [r4, #0]
 800c27c:	b15b      	cbz	r3, 800c296 <__smakebuf_r+0x70>
 800c27e:	4630      	mov	r0, r6
 800c280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c284:	f000 f81e 	bl	800c2c4 <_isatty_r>
 800c288:	b128      	cbz	r0, 800c296 <__smakebuf_r+0x70>
 800c28a:	89a3      	ldrh	r3, [r4, #12]
 800c28c:	f023 0303 	bic.w	r3, r3, #3
 800c290:	f043 0301 	orr.w	r3, r3, #1
 800c294:	81a3      	strh	r3, [r4, #12]
 800c296:	89a3      	ldrh	r3, [r4, #12]
 800c298:	431d      	orrs	r5, r3
 800c29a:	81a5      	strh	r5, [r4, #12]
 800c29c:	e7cf      	b.n	800c23e <__smakebuf_r+0x18>
	...

0800c2a0 <_fstat_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	4d06      	ldr	r5, [pc, #24]	@ (800c2c0 <_fstat_r+0x20>)
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	4608      	mov	r0, r1
 800c2aa:	4611      	mov	r1, r2
 800c2ac:	602b      	str	r3, [r5, #0]
 800c2ae:	f7f6 fd5f 	bl	8002d70 <_fstat>
 800c2b2:	1c43      	adds	r3, r0, #1
 800c2b4:	d102      	bne.n	800c2bc <_fstat_r+0x1c>
 800c2b6:	682b      	ldr	r3, [r5, #0]
 800c2b8:	b103      	cbz	r3, 800c2bc <_fstat_r+0x1c>
 800c2ba:	6023      	str	r3, [r4, #0]
 800c2bc:	bd38      	pop	{r3, r4, r5, pc}
 800c2be:	bf00      	nop
 800c2c0:	20000974 	.word	0x20000974

0800c2c4 <_isatty_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	4d05      	ldr	r5, [pc, #20]	@ (800c2e0 <_isatty_r+0x1c>)
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	4608      	mov	r0, r1
 800c2ce:	602b      	str	r3, [r5, #0]
 800c2d0:	f7f6 fd5d 	bl	8002d8e <_isatty>
 800c2d4:	1c43      	adds	r3, r0, #1
 800c2d6:	d102      	bne.n	800c2de <_isatty_r+0x1a>
 800c2d8:	682b      	ldr	r3, [r5, #0]
 800c2da:	b103      	cbz	r3, 800c2de <_isatty_r+0x1a>
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	bd38      	pop	{r3, r4, r5, pc}
 800c2e0:	20000974 	.word	0x20000974

0800c2e4 <asin>:
 800c2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	460d      	mov	r5, r1
 800c2ea:	f000 fab5 	bl	800c858 <__ieee754_asin>
 800c2ee:	4622      	mov	r2, r4
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	460f      	mov	r7, r1
 800c2f4:	462b      	mov	r3, r5
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7f4 fb87 	bl	8000a0c <__aeabi_dcmpun>
 800c2fe:	b988      	cbnz	r0, 800c324 <asin+0x40>
 800c300:	4620      	mov	r0, r4
 800c302:	4629      	mov	r1, r5
 800c304:	f000 f9cc 	bl	800c6a0 <fabs>
 800c308:	2200      	movs	r2, #0
 800c30a:	4b08      	ldr	r3, [pc, #32]	@ (800c32c <asin+0x48>)
 800c30c:	f7f4 fb74 	bl	80009f8 <__aeabi_dcmpgt>
 800c310:	b140      	cbz	r0, 800c324 <asin+0x40>
 800c312:	f7fc fc71 	bl	8008bf8 <__errno>
 800c316:	2321      	movs	r3, #33	@ 0x21
 800c318:	6003      	str	r3, [r0, #0]
 800c31a:	4805      	ldr	r0, [pc, #20]	@ (800c330 <asin+0x4c>)
 800c31c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c320:	f7ff b966 	b.w	800b5f0 <nan>
 800c324:	4630      	mov	r0, r6
 800c326:	4639      	mov	r1, r7
 800c328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c32a:	bf00      	nop
 800c32c:	3ff00000 	.word	0x3ff00000
 800c330:	0800da0d 	.word	0x0800da0d

0800c334 <atan2>:
 800c334:	f000 bc8c 	b.w	800cc50 <__ieee754_atan2>

0800c338 <sqrt>:
 800c338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c33a:	4606      	mov	r6, r0
 800c33c:	460f      	mov	r7, r1
 800c33e:	f000 f9b3 	bl	800c6a8 <__ieee754_sqrt>
 800c342:	4632      	mov	r2, r6
 800c344:	4604      	mov	r4, r0
 800c346:	460d      	mov	r5, r1
 800c348:	463b      	mov	r3, r7
 800c34a:	4630      	mov	r0, r6
 800c34c:	4639      	mov	r1, r7
 800c34e:	f7f4 fb5d 	bl	8000a0c <__aeabi_dcmpun>
 800c352:	b990      	cbnz	r0, 800c37a <sqrt+0x42>
 800c354:	2200      	movs	r2, #0
 800c356:	2300      	movs	r3, #0
 800c358:	4630      	mov	r0, r6
 800c35a:	4639      	mov	r1, r7
 800c35c:	f7f4 fb2e 	bl	80009bc <__aeabi_dcmplt>
 800c360:	b158      	cbz	r0, 800c37a <sqrt+0x42>
 800c362:	f7fc fc49 	bl	8008bf8 <__errno>
 800c366:	2321      	movs	r3, #33	@ 0x21
 800c368:	2200      	movs	r2, #0
 800c36a:	6003      	str	r3, [r0, #0]
 800c36c:	2300      	movs	r3, #0
 800c36e:	4610      	mov	r0, r2
 800c370:	4619      	mov	r1, r3
 800c372:	f7f4 f9db 	bl	800072c <__aeabi_ddiv>
 800c376:	4604      	mov	r4, r0
 800c378:	460d      	mov	r5, r1
 800c37a:	4620      	mov	r0, r4
 800c37c:	4629      	mov	r1, r5
 800c37e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c380 <atan>:
 800c380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c384:	4bbc      	ldr	r3, [pc, #752]	@ (800c678 <atan+0x2f8>)
 800c386:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800c38a:	429e      	cmp	r6, r3
 800c38c:	4604      	mov	r4, r0
 800c38e:	460d      	mov	r5, r1
 800c390:	468b      	mov	fp, r1
 800c392:	d918      	bls.n	800c3c6 <atan+0x46>
 800c394:	4bb9      	ldr	r3, [pc, #740]	@ (800c67c <atan+0x2fc>)
 800c396:	429e      	cmp	r6, r3
 800c398:	d801      	bhi.n	800c39e <atan+0x1e>
 800c39a:	d109      	bne.n	800c3b0 <atan+0x30>
 800c39c:	b140      	cbz	r0, 800c3b0 <atan+0x30>
 800c39e:	4622      	mov	r2, r4
 800c3a0:	462b      	mov	r3, r5
 800c3a2:	4620      	mov	r0, r4
 800c3a4:	4629      	mov	r1, r5
 800c3a6:	f7f3 fee1 	bl	800016c <__adddf3>
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	460d      	mov	r5, r1
 800c3ae:	e006      	b.n	800c3be <atan+0x3e>
 800c3b0:	f1bb 0f00 	cmp.w	fp, #0
 800c3b4:	f340 8123 	ble.w	800c5fe <atan+0x27e>
 800c3b8:	a593      	add	r5, pc, #588	@ (adr r5, 800c608 <atan+0x288>)
 800c3ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c3be:	4620      	mov	r0, r4
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c6:	4bae      	ldr	r3, [pc, #696]	@ (800c680 <atan+0x300>)
 800c3c8:	429e      	cmp	r6, r3
 800c3ca:	d811      	bhi.n	800c3f0 <atan+0x70>
 800c3cc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c3d0:	429e      	cmp	r6, r3
 800c3d2:	d80a      	bhi.n	800c3ea <atan+0x6a>
 800c3d4:	a38e      	add	r3, pc, #568	@ (adr r3, 800c610 <atan+0x290>)
 800c3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3da:	f7f3 fec7 	bl	800016c <__adddf3>
 800c3de:	2200      	movs	r2, #0
 800c3e0:	4ba8      	ldr	r3, [pc, #672]	@ (800c684 <atan+0x304>)
 800c3e2:	f7f4 fb09 	bl	80009f8 <__aeabi_dcmpgt>
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	d1e9      	bne.n	800c3be <atan+0x3e>
 800c3ea:	f04f 3aff 	mov.w	sl, #4294967295
 800c3ee:	e027      	b.n	800c440 <atan+0xc0>
 800c3f0:	f000 f956 	bl	800c6a0 <fabs>
 800c3f4:	4ba4      	ldr	r3, [pc, #656]	@ (800c688 <atan+0x308>)
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	429e      	cmp	r6, r3
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	f200 80b8 	bhi.w	800c570 <atan+0x1f0>
 800c400:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c404:	429e      	cmp	r6, r3
 800c406:	f200 809c 	bhi.w	800c542 <atan+0x1c2>
 800c40a:	4602      	mov	r2, r0
 800c40c:	460b      	mov	r3, r1
 800c40e:	f7f3 fead 	bl	800016c <__adddf3>
 800c412:	2200      	movs	r2, #0
 800c414:	4b9b      	ldr	r3, [pc, #620]	@ (800c684 <atan+0x304>)
 800c416:	f7f3 fea7 	bl	8000168 <__aeabi_dsub>
 800c41a:	2200      	movs	r2, #0
 800c41c:	4606      	mov	r6, r0
 800c41e:	460f      	mov	r7, r1
 800c420:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c424:	4620      	mov	r0, r4
 800c426:	4629      	mov	r1, r5
 800c428:	f7f3 fea0 	bl	800016c <__adddf3>
 800c42c:	4602      	mov	r2, r0
 800c42e:	460b      	mov	r3, r1
 800c430:	4630      	mov	r0, r6
 800c432:	4639      	mov	r1, r7
 800c434:	f7f4 f97a 	bl	800072c <__aeabi_ddiv>
 800c438:	f04f 0a00 	mov.w	sl, #0
 800c43c:	4604      	mov	r4, r0
 800c43e:	460d      	mov	r5, r1
 800c440:	4622      	mov	r2, r4
 800c442:	462b      	mov	r3, r5
 800c444:	4620      	mov	r0, r4
 800c446:	4629      	mov	r1, r5
 800c448:	f7f4 f846 	bl	80004d8 <__aeabi_dmul>
 800c44c:	4602      	mov	r2, r0
 800c44e:	460b      	mov	r3, r1
 800c450:	4680      	mov	r8, r0
 800c452:	4689      	mov	r9, r1
 800c454:	f7f4 f840 	bl	80004d8 <__aeabi_dmul>
 800c458:	a36f      	add	r3, pc, #444	@ (adr r3, 800c618 <atan+0x298>)
 800c45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45e:	4606      	mov	r6, r0
 800c460:	460f      	mov	r7, r1
 800c462:	f7f4 f839 	bl	80004d8 <__aeabi_dmul>
 800c466:	a36e      	add	r3, pc, #440	@ (adr r3, 800c620 <atan+0x2a0>)
 800c468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46c:	f7f3 fe7e 	bl	800016c <__adddf3>
 800c470:	4632      	mov	r2, r6
 800c472:	463b      	mov	r3, r7
 800c474:	f7f4 f830 	bl	80004d8 <__aeabi_dmul>
 800c478:	a36b      	add	r3, pc, #428	@ (adr r3, 800c628 <atan+0x2a8>)
 800c47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47e:	f7f3 fe75 	bl	800016c <__adddf3>
 800c482:	4632      	mov	r2, r6
 800c484:	463b      	mov	r3, r7
 800c486:	f7f4 f827 	bl	80004d8 <__aeabi_dmul>
 800c48a:	a369      	add	r3, pc, #420	@ (adr r3, 800c630 <atan+0x2b0>)
 800c48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c490:	f7f3 fe6c 	bl	800016c <__adddf3>
 800c494:	4632      	mov	r2, r6
 800c496:	463b      	mov	r3, r7
 800c498:	f7f4 f81e 	bl	80004d8 <__aeabi_dmul>
 800c49c:	a366      	add	r3, pc, #408	@ (adr r3, 800c638 <atan+0x2b8>)
 800c49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a2:	f7f3 fe63 	bl	800016c <__adddf3>
 800c4a6:	4632      	mov	r2, r6
 800c4a8:	463b      	mov	r3, r7
 800c4aa:	f7f4 f815 	bl	80004d8 <__aeabi_dmul>
 800c4ae:	a364      	add	r3, pc, #400	@ (adr r3, 800c640 <atan+0x2c0>)
 800c4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b4:	f7f3 fe5a 	bl	800016c <__adddf3>
 800c4b8:	4642      	mov	r2, r8
 800c4ba:	464b      	mov	r3, r9
 800c4bc:	f7f4 f80c 	bl	80004d8 <__aeabi_dmul>
 800c4c0:	a361      	add	r3, pc, #388	@ (adr r3, 800c648 <atan+0x2c8>)
 800c4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c6:	4680      	mov	r8, r0
 800c4c8:	4689      	mov	r9, r1
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	4639      	mov	r1, r7
 800c4ce:	f7f4 f803 	bl	80004d8 <__aeabi_dmul>
 800c4d2:	a35f      	add	r3, pc, #380	@ (adr r3, 800c650 <atan+0x2d0>)
 800c4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d8:	f7f3 fe46 	bl	8000168 <__aeabi_dsub>
 800c4dc:	4632      	mov	r2, r6
 800c4de:	463b      	mov	r3, r7
 800c4e0:	f7f3 fffa 	bl	80004d8 <__aeabi_dmul>
 800c4e4:	a35c      	add	r3, pc, #368	@ (adr r3, 800c658 <atan+0x2d8>)
 800c4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ea:	f7f3 fe3d 	bl	8000168 <__aeabi_dsub>
 800c4ee:	4632      	mov	r2, r6
 800c4f0:	463b      	mov	r3, r7
 800c4f2:	f7f3 fff1 	bl	80004d8 <__aeabi_dmul>
 800c4f6:	a35a      	add	r3, pc, #360	@ (adr r3, 800c660 <atan+0x2e0>)
 800c4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fc:	f7f3 fe34 	bl	8000168 <__aeabi_dsub>
 800c500:	4632      	mov	r2, r6
 800c502:	463b      	mov	r3, r7
 800c504:	f7f3 ffe8 	bl	80004d8 <__aeabi_dmul>
 800c508:	a357      	add	r3, pc, #348	@ (adr r3, 800c668 <atan+0x2e8>)
 800c50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50e:	f7f3 fe2b 	bl	8000168 <__aeabi_dsub>
 800c512:	4632      	mov	r2, r6
 800c514:	463b      	mov	r3, r7
 800c516:	f7f3 ffdf 	bl	80004d8 <__aeabi_dmul>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	4640      	mov	r0, r8
 800c520:	4649      	mov	r1, r9
 800c522:	f7f3 fe23 	bl	800016c <__adddf3>
 800c526:	4622      	mov	r2, r4
 800c528:	462b      	mov	r3, r5
 800c52a:	f7f3 ffd5 	bl	80004d8 <__aeabi_dmul>
 800c52e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c532:	4602      	mov	r2, r0
 800c534:	460b      	mov	r3, r1
 800c536:	d144      	bne.n	800c5c2 <atan+0x242>
 800c538:	4620      	mov	r0, r4
 800c53a:	4629      	mov	r1, r5
 800c53c:	f7f3 fe14 	bl	8000168 <__aeabi_dsub>
 800c540:	e733      	b.n	800c3aa <atan+0x2a>
 800c542:	2200      	movs	r2, #0
 800c544:	4b4f      	ldr	r3, [pc, #316]	@ (800c684 <atan+0x304>)
 800c546:	f7f3 fe0f 	bl	8000168 <__aeabi_dsub>
 800c54a:	2200      	movs	r2, #0
 800c54c:	4606      	mov	r6, r0
 800c54e:	460f      	mov	r7, r1
 800c550:	4620      	mov	r0, r4
 800c552:	4629      	mov	r1, r5
 800c554:	4b4b      	ldr	r3, [pc, #300]	@ (800c684 <atan+0x304>)
 800c556:	f7f3 fe09 	bl	800016c <__adddf3>
 800c55a:	4602      	mov	r2, r0
 800c55c:	460b      	mov	r3, r1
 800c55e:	4630      	mov	r0, r6
 800c560:	4639      	mov	r1, r7
 800c562:	f7f4 f8e3 	bl	800072c <__aeabi_ddiv>
 800c566:	f04f 0a01 	mov.w	sl, #1
 800c56a:	4604      	mov	r4, r0
 800c56c:	460d      	mov	r5, r1
 800c56e:	e767      	b.n	800c440 <atan+0xc0>
 800c570:	4b46      	ldr	r3, [pc, #280]	@ (800c68c <atan+0x30c>)
 800c572:	429e      	cmp	r6, r3
 800c574:	d21a      	bcs.n	800c5ac <atan+0x22c>
 800c576:	2200      	movs	r2, #0
 800c578:	4b45      	ldr	r3, [pc, #276]	@ (800c690 <atan+0x310>)
 800c57a:	f7f3 fdf5 	bl	8000168 <__aeabi_dsub>
 800c57e:	2200      	movs	r2, #0
 800c580:	4606      	mov	r6, r0
 800c582:	460f      	mov	r7, r1
 800c584:	4620      	mov	r0, r4
 800c586:	4629      	mov	r1, r5
 800c588:	4b41      	ldr	r3, [pc, #260]	@ (800c690 <atan+0x310>)
 800c58a:	f7f3 ffa5 	bl	80004d8 <__aeabi_dmul>
 800c58e:	2200      	movs	r2, #0
 800c590:	4b3c      	ldr	r3, [pc, #240]	@ (800c684 <atan+0x304>)
 800c592:	f7f3 fdeb 	bl	800016c <__adddf3>
 800c596:	4602      	mov	r2, r0
 800c598:	460b      	mov	r3, r1
 800c59a:	4630      	mov	r0, r6
 800c59c:	4639      	mov	r1, r7
 800c59e:	f7f4 f8c5 	bl	800072c <__aeabi_ddiv>
 800c5a2:	f04f 0a02 	mov.w	sl, #2
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	460d      	mov	r5, r1
 800c5aa:	e749      	b.n	800c440 <atan+0xc0>
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	4938      	ldr	r1, [pc, #224]	@ (800c694 <atan+0x314>)
 800c5b4:	f7f4 f8ba 	bl	800072c <__aeabi_ddiv>
 800c5b8:	f04f 0a03 	mov.w	sl, #3
 800c5bc:	4604      	mov	r4, r0
 800c5be:	460d      	mov	r5, r1
 800c5c0:	e73e      	b.n	800c440 <atan+0xc0>
 800c5c2:	4b35      	ldr	r3, [pc, #212]	@ (800c698 <atan+0x318>)
 800c5c4:	4e35      	ldr	r6, [pc, #212]	@ (800c69c <atan+0x31c>)
 800c5c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ce:	f7f3 fdcb 	bl	8000168 <__aeabi_dsub>
 800c5d2:	4622      	mov	r2, r4
 800c5d4:	462b      	mov	r3, r5
 800c5d6:	f7f3 fdc7 	bl	8000168 <__aeabi_dsub>
 800c5da:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c5de:	4602      	mov	r2, r0
 800c5e0:	460b      	mov	r3, r1
 800c5e2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c5e6:	f7f3 fdbf 	bl	8000168 <__aeabi_dsub>
 800c5ea:	f1bb 0f00 	cmp.w	fp, #0
 800c5ee:	4604      	mov	r4, r0
 800c5f0:	460d      	mov	r5, r1
 800c5f2:	f6bf aee4 	bge.w	800c3be <atan+0x3e>
 800c5f6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c5fa:	461d      	mov	r5, r3
 800c5fc:	e6df      	b.n	800c3be <atan+0x3e>
 800c5fe:	a51c      	add	r5, pc, #112	@ (adr r5, 800c670 <atan+0x2f0>)
 800c600:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c604:	e6db      	b.n	800c3be <atan+0x3e>
 800c606:	bf00      	nop
 800c608:	54442d18 	.word	0x54442d18
 800c60c:	3ff921fb 	.word	0x3ff921fb
 800c610:	8800759c 	.word	0x8800759c
 800c614:	7e37e43c 	.word	0x7e37e43c
 800c618:	e322da11 	.word	0xe322da11
 800c61c:	3f90ad3a 	.word	0x3f90ad3a
 800c620:	24760deb 	.word	0x24760deb
 800c624:	3fa97b4b 	.word	0x3fa97b4b
 800c628:	a0d03d51 	.word	0xa0d03d51
 800c62c:	3fb10d66 	.word	0x3fb10d66
 800c630:	c54c206e 	.word	0xc54c206e
 800c634:	3fb745cd 	.word	0x3fb745cd
 800c638:	920083ff 	.word	0x920083ff
 800c63c:	3fc24924 	.word	0x3fc24924
 800c640:	5555550d 	.word	0x5555550d
 800c644:	3fd55555 	.word	0x3fd55555
 800c648:	2c6a6c2f 	.word	0x2c6a6c2f
 800c64c:	bfa2b444 	.word	0xbfa2b444
 800c650:	52defd9a 	.word	0x52defd9a
 800c654:	3fadde2d 	.word	0x3fadde2d
 800c658:	af749a6d 	.word	0xaf749a6d
 800c65c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c660:	fe231671 	.word	0xfe231671
 800c664:	3fbc71c6 	.word	0x3fbc71c6
 800c668:	9998ebc4 	.word	0x9998ebc4
 800c66c:	3fc99999 	.word	0x3fc99999
 800c670:	54442d18 	.word	0x54442d18
 800c674:	bff921fb 	.word	0xbff921fb
 800c678:	440fffff 	.word	0x440fffff
 800c67c:	7ff00000 	.word	0x7ff00000
 800c680:	3fdbffff 	.word	0x3fdbffff
 800c684:	3ff00000 	.word	0x3ff00000
 800c688:	3ff2ffff 	.word	0x3ff2ffff
 800c68c:	40038000 	.word	0x40038000
 800c690:	3ff80000 	.word	0x3ff80000
 800c694:	bff00000 	.word	0xbff00000
 800c698:	0800da70 	.word	0x0800da70
 800c69c:	0800da90 	.word	0x0800da90

0800c6a0 <fabs>:
 800c6a0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	4770      	bx	lr

0800c6a8 <__ieee754_sqrt>:
 800c6a8:	4a67      	ldr	r2, [pc, #412]	@ (800c848 <__ieee754_sqrt+0x1a0>)
 800c6aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ae:	438a      	bics	r2, r1
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	460f      	mov	r7, r1
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	4604      	mov	r4, r0
 800c6b8:	d10e      	bne.n	800c6d8 <__ieee754_sqrt+0x30>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	f7f3 ff0c 	bl	80004d8 <__aeabi_dmul>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	460b      	mov	r3, r1
 800c6c4:	4630      	mov	r0, r6
 800c6c6:	4639      	mov	r1, r7
 800c6c8:	f7f3 fd50 	bl	800016c <__adddf3>
 800c6cc:	4606      	mov	r6, r0
 800c6ce:	460f      	mov	r7, r1
 800c6d0:	4630      	mov	r0, r6
 800c6d2:	4639      	mov	r1, r7
 800c6d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d8:	2900      	cmp	r1, #0
 800c6da:	dc0c      	bgt.n	800c6f6 <__ieee754_sqrt+0x4e>
 800c6dc:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c6e0:	4302      	orrs	r2, r0
 800c6e2:	d0f5      	beq.n	800c6d0 <__ieee754_sqrt+0x28>
 800c6e4:	b189      	cbz	r1, 800c70a <__ieee754_sqrt+0x62>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	f7f3 fd3e 	bl	8000168 <__aeabi_dsub>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	460b      	mov	r3, r1
 800c6f0:	f7f4 f81c 	bl	800072c <__aeabi_ddiv>
 800c6f4:	e7ea      	b.n	800c6cc <__ieee754_sqrt+0x24>
 800c6f6:	150a      	asrs	r2, r1, #20
 800c6f8:	d115      	bne.n	800c726 <__ieee754_sqrt+0x7e>
 800c6fa:	2100      	movs	r1, #0
 800c6fc:	e009      	b.n	800c712 <__ieee754_sqrt+0x6a>
 800c6fe:	0ae3      	lsrs	r3, r4, #11
 800c700:	3a15      	subs	r2, #21
 800c702:	0564      	lsls	r4, r4, #21
 800c704:	2b00      	cmp	r3, #0
 800c706:	d0fa      	beq.n	800c6fe <__ieee754_sqrt+0x56>
 800c708:	e7f7      	b.n	800c6fa <__ieee754_sqrt+0x52>
 800c70a:	460a      	mov	r2, r1
 800c70c:	e7fa      	b.n	800c704 <__ieee754_sqrt+0x5c>
 800c70e:	005b      	lsls	r3, r3, #1
 800c710:	3101      	adds	r1, #1
 800c712:	02d8      	lsls	r0, r3, #11
 800c714:	d5fb      	bpl.n	800c70e <__ieee754_sqrt+0x66>
 800c716:	1e48      	subs	r0, r1, #1
 800c718:	1a12      	subs	r2, r2, r0
 800c71a:	f1c1 0020 	rsb	r0, r1, #32
 800c71e:	fa24 f000 	lsr.w	r0, r4, r0
 800c722:	4303      	orrs	r3, r0
 800c724:	408c      	lsls	r4, r1
 800c726:	2600      	movs	r6, #0
 800c728:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c72c:	2116      	movs	r1, #22
 800c72e:	07d2      	lsls	r2, r2, #31
 800c730:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c734:	4632      	mov	r2, r6
 800c736:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c73a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c73e:	bf5c      	itt	pl
 800c740:	005b      	lslpl	r3, r3, #1
 800c742:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c746:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c74a:	bf58      	it	pl
 800c74c:	0064      	lslpl	r4, r4, #1
 800c74e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c752:	107f      	asrs	r7, r7, #1
 800c754:	0064      	lsls	r4, r4, #1
 800c756:	1815      	adds	r5, r2, r0
 800c758:	429d      	cmp	r5, r3
 800c75a:	bfde      	ittt	le
 800c75c:	182a      	addle	r2, r5, r0
 800c75e:	1b5b      	suble	r3, r3, r5
 800c760:	1836      	addle	r6, r6, r0
 800c762:	0fe5      	lsrs	r5, r4, #31
 800c764:	3901      	subs	r1, #1
 800c766:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c76a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c76e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c772:	d1f0      	bne.n	800c756 <__ieee754_sqrt+0xae>
 800c774:	460d      	mov	r5, r1
 800c776:	f04f 0a20 	mov.w	sl, #32
 800c77a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c77e:	429a      	cmp	r2, r3
 800c780:	eb01 0c00 	add.w	ip, r1, r0
 800c784:	db02      	blt.n	800c78c <__ieee754_sqrt+0xe4>
 800c786:	d113      	bne.n	800c7b0 <__ieee754_sqrt+0x108>
 800c788:	45a4      	cmp	ip, r4
 800c78a:	d811      	bhi.n	800c7b0 <__ieee754_sqrt+0x108>
 800c78c:	f1bc 0f00 	cmp.w	ip, #0
 800c790:	eb0c 0100 	add.w	r1, ip, r0
 800c794:	da42      	bge.n	800c81c <__ieee754_sqrt+0x174>
 800c796:	2900      	cmp	r1, #0
 800c798:	db40      	blt.n	800c81c <__ieee754_sqrt+0x174>
 800c79a:	f102 0e01 	add.w	lr, r2, #1
 800c79e:	1a9b      	subs	r3, r3, r2
 800c7a0:	4672      	mov	r2, lr
 800c7a2:	45a4      	cmp	ip, r4
 800c7a4:	bf88      	it	hi
 800c7a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c7aa:	eba4 040c 	sub.w	r4, r4, ip
 800c7ae:	4405      	add	r5, r0
 800c7b0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c7b4:	f1ba 0a01 	subs.w	sl, sl, #1
 800c7b8:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c7bc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c7c0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c7c4:	d1db      	bne.n	800c77e <__ieee754_sqrt+0xd6>
 800c7c6:	431c      	orrs	r4, r3
 800c7c8:	d01a      	beq.n	800c800 <__ieee754_sqrt+0x158>
 800c7ca:	4c20      	ldr	r4, [pc, #128]	@ (800c84c <__ieee754_sqrt+0x1a4>)
 800c7cc:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800c850 <__ieee754_sqrt+0x1a8>
 800c7d0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c7d4:	e9db 2300 	ldrd	r2, r3, [fp]
 800c7d8:	f7f3 fcc6 	bl	8000168 <__aeabi_dsub>
 800c7dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	460b      	mov	r3, r1
 800c7e4:	4640      	mov	r0, r8
 800c7e6:	4649      	mov	r1, r9
 800c7e8:	f7f4 f8f2 	bl	80009d0 <__aeabi_dcmple>
 800c7ec:	b140      	cbz	r0, 800c800 <__ieee754_sqrt+0x158>
 800c7ee:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c7f2:	e9db 2300 	ldrd	r2, r3, [fp]
 800c7f6:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c7fa:	d111      	bne.n	800c820 <__ieee754_sqrt+0x178>
 800c7fc:	4655      	mov	r5, sl
 800c7fe:	3601      	adds	r6, #1
 800c800:	1072      	asrs	r2, r6, #1
 800c802:	086b      	lsrs	r3, r5, #1
 800c804:	07f1      	lsls	r1, r6, #31
 800c806:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c80a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c80e:	bf48      	it	mi
 800c810:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c814:	4618      	mov	r0, r3
 800c816:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800c81a:	e757      	b.n	800c6cc <__ieee754_sqrt+0x24>
 800c81c:	4696      	mov	lr, r2
 800c81e:	e7be      	b.n	800c79e <__ieee754_sqrt+0xf6>
 800c820:	f7f3 fca4 	bl	800016c <__adddf3>
 800c824:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c828:	4602      	mov	r2, r0
 800c82a:	460b      	mov	r3, r1
 800c82c:	4640      	mov	r0, r8
 800c82e:	4649      	mov	r1, r9
 800c830:	f7f4 f8c4 	bl	80009bc <__aeabi_dcmplt>
 800c834:	b120      	cbz	r0, 800c840 <__ieee754_sqrt+0x198>
 800c836:	1ca8      	adds	r0, r5, #2
 800c838:	bf08      	it	eq
 800c83a:	3601      	addeq	r6, #1
 800c83c:	3502      	adds	r5, #2
 800c83e:	e7df      	b.n	800c800 <__ieee754_sqrt+0x158>
 800c840:	1c6b      	adds	r3, r5, #1
 800c842:	f023 0501 	bic.w	r5, r3, #1
 800c846:	e7db      	b.n	800c800 <__ieee754_sqrt+0x158>
 800c848:	7ff00000 	.word	0x7ff00000
 800c84c:	20000208 	.word	0x20000208
 800c850:	20000200 	.word	0x20000200
 800c854:	00000000 	.word	0x00000000

0800c858 <__ieee754_asin>:
 800c858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c85c:	4bc4      	ldr	r3, [pc, #784]	@ (800cb70 <__ieee754_asin+0x318>)
 800c85e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800c862:	b087      	sub	sp, #28
 800c864:	429e      	cmp	r6, r3
 800c866:	4604      	mov	r4, r0
 800c868:	460d      	mov	r5, r1
 800c86a:	9101      	str	r1, [sp, #4]
 800c86c:	d929      	bls.n	800c8c2 <__ieee754_asin+0x6a>
 800c86e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800c872:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800c876:	4306      	orrs	r6, r0
 800c878:	d114      	bne.n	800c8a4 <__ieee754_asin+0x4c>
 800c87a:	a3a3      	add	r3, pc, #652	@ (adr r3, 800cb08 <__ieee754_asin+0x2b0>)
 800c87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c880:	f7f3 fe2a 	bl	80004d8 <__aeabi_dmul>
 800c884:	a3a2      	add	r3, pc, #648	@ (adr r3, 800cb10 <__ieee754_asin+0x2b8>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	4606      	mov	r6, r0
 800c88c:	460f      	mov	r7, r1
 800c88e:	4620      	mov	r0, r4
 800c890:	4629      	mov	r1, r5
 800c892:	f7f3 fe21 	bl	80004d8 <__aeabi_dmul>
 800c896:	4602      	mov	r2, r0
 800c898:	460b      	mov	r3, r1
 800c89a:	4630      	mov	r0, r6
 800c89c:	4639      	mov	r1, r7
 800c89e:	f7f3 fc65 	bl	800016c <__adddf3>
 800c8a2:	e007      	b.n	800c8b4 <__ieee754_asin+0x5c>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	f7f3 fc5e 	bl	8000168 <__aeabi_dsub>
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	f7f3 ff3c 	bl	800072c <__aeabi_ddiv>
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	460d      	mov	r5, r1
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	b007      	add	sp, #28
 800c8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c2:	4bac      	ldr	r3, [pc, #688]	@ (800cb74 <__ieee754_asin+0x31c>)
 800c8c4:	429e      	cmp	r6, r3
 800c8c6:	d80e      	bhi.n	800c8e6 <__ieee754_asin+0x8e>
 800c8c8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800c8cc:	f080 80ab 	bcs.w	800ca26 <__ieee754_asin+0x1ce>
 800c8d0:	a391      	add	r3, pc, #580	@ (adr r3, 800cb18 <__ieee754_asin+0x2c0>)
 800c8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d6:	f7f3 fc49 	bl	800016c <__adddf3>
 800c8da:	2200      	movs	r2, #0
 800c8dc:	4ba6      	ldr	r3, [pc, #664]	@ (800cb78 <__ieee754_asin+0x320>)
 800c8de:	f7f4 f88b 	bl	80009f8 <__aeabi_dcmpgt>
 800c8e2:	2800      	cmp	r0, #0
 800c8e4:	d1e8      	bne.n	800c8b8 <__ieee754_asin+0x60>
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	4629      	mov	r1, r5
 800c8ea:	f7ff fed9 	bl	800c6a0 <fabs>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	2000      	movs	r0, #0
 800c8f4:	49a0      	ldr	r1, [pc, #640]	@ (800cb78 <__ieee754_asin+0x320>)
 800c8f6:	f7f3 fc37 	bl	8000168 <__aeabi_dsub>
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	4b9f      	ldr	r3, [pc, #636]	@ (800cb7c <__ieee754_asin+0x324>)
 800c8fe:	f7f3 fdeb 	bl	80004d8 <__aeabi_dmul>
 800c902:	a387      	add	r3, pc, #540	@ (adr r3, 800cb20 <__ieee754_asin+0x2c8>)
 800c904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c908:	4604      	mov	r4, r0
 800c90a:	460d      	mov	r5, r1
 800c90c:	f7f3 fde4 	bl	80004d8 <__aeabi_dmul>
 800c910:	a385      	add	r3, pc, #532	@ (adr r3, 800cb28 <__ieee754_asin+0x2d0>)
 800c912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c916:	f7f3 fc29 	bl	800016c <__adddf3>
 800c91a:	4622      	mov	r2, r4
 800c91c:	462b      	mov	r3, r5
 800c91e:	f7f3 fddb 	bl	80004d8 <__aeabi_dmul>
 800c922:	a383      	add	r3, pc, #524	@ (adr r3, 800cb30 <__ieee754_asin+0x2d8>)
 800c924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c928:	f7f3 fc1e 	bl	8000168 <__aeabi_dsub>
 800c92c:	4622      	mov	r2, r4
 800c92e:	462b      	mov	r3, r5
 800c930:	f7f3 fdd2 	bl	80004d8 <__aeabi_dmul>
 800c934:	a380      	add	r3, pc, #512	@ (adr r3, 800cb38 <__ieee754_asin+0x2e0>)
 800c936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93a:	f7f3 fc17 	bl	800016c <__adddf3>
 800c93e:	4622      	mov	r2, r4
 800c940:	462b      	mov	r3, r5
 800c942:	f7f3 fdc9 	bl	80004d8 <__aeabi_dmul>
 800c946:	a37e      	add	r3, pc, #504	@ (adr r3, 800cb40 <__ieee754_asin+0x2e8>)
 800c948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94c:	f7f3 fc0c 	bl	8000168 <__aeabi_dsub>
 800c950:	4622      	mov	r2, r4
 800c952:	462b      	mov	r3, r5
 800c954:	f7f3 fdc0 	bl	80004d8 <__aeabi_dmul>
 800c958:	a37b      	add	r3, pc, #492	@ (adr r3, 800cb48 <__ieee754_asin+0x2f0>)
 800c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95e:	f7f3 fc05 	bl	800016c <__adddf3>
 800c962:	4622      	mov	r2, r4
 800c964:	462b      	mov	r3, r5
 800c966:	f7f3 fdb7 	bl	80004d8 <__aeabi_dmul>
 800c96a:	a379      	add	r3, pc, #484	@ (adr r3, 800cb50 <__ieee754_asin+0x2f8>)
 800c96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c974:	4620      	mov	r0, r4
 800c976:	4629      	mov	r1, r5
 800c978:	f7f3 fdae 	bl	80004d8 <__aeabi_dmul>
 800c97c:	a376      	add	r3, pc, #472	@ (adr r3, 800cb58 <__ieee754_asin+0x300>)
 800c97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c982:	f7f3 fbf1 	bl	8000168 <__aeabi_dsub>
 800c986:	4622      	mov	r2, r4
 800c988:	462b      	mov	r3, r5
 800c98a:	f7f3 fda5 	bl	80004d8 <__aeabi_dmul>
 800c98e:	a374      	add	r3, pc, #464	@ (adr r3, 800cb60 <__ieee754_asin+0x308>)
 800c990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c994:	f7f3 fbea 	bl	800016c <__adddf3>
 800c998:	4622      	mov	r2, r4
 800c99a:	462b      	mov	r3, r5
 800c99c:	f7f3 fd9c 	bl	80004d8 <__aeabi_dmul>
 800c9a0:	a371      	add	r3, pc, #452	@ (adr r3, 800cb68 <__ieee754_asin+0x310>)
 800c9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a6:	f7f3 fbdf 	bl	8000168 <__aeabi_dsub>
 800c9aa:	4622      	mov	r2, r4
 800c9ac:	462b      	mov	r3, r5
 800c9ae:	f7f3 fd93 	bl	80004d8 <__aeabi_dmul>
 800c9b2:	4b71      	ldr	r3, [pc, #452]	@ (800cb78 <__ieee754_asin+0x320>)
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	f7f3 fbd9 	bl	800016c <__adddf3>
 800c9ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9be:	4620      	mov	r0, r4
 800c9c0:	4629      	mov	r1, r5
 800c9c2:	f7ff fe71 	bl	800c6a8 <__ieee754_sqrt>
 800c9c6:	4b6e      	ldr	r3, [pc, #440]	@ (800cb80 <__ieee754_asin+0x328>)
 800c9c8:	4682      	mov	sl, r0
 800c9ca:	429e      	cmp	r6, r3
 800c9cc:	468b      	mov	fp, r1
 800c9ce:	f240 80d9 	bls.w	800cb84 <__ieee754_asin+0x32c>
 800c9d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9da:	f7f3 fea7 	bl	800072c <__aeabi_ddiv>
 800c9de:	4652      	mov	r2, sl
 800c9e0:	465b      	mov	r3, fp
 800c9e2:	f7f3 fd79 	bl	80004d8 <__aeabi_dmul>
 800c9e6:	4652      	mov	r2, sl
 800c9e8:	465b      	mov	r3, fp
 800c9ea:	f7f3 fbbf 	bl	800016c <__adddf3>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	f7f3 fbbb 	bl	800016c <__adddf3>
 800c9f6:	a346      	add	r3, pc, #280	@ (adr r3, 800cb10 <__ieee754_asin+0x2b8>)
 800c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fc:	f7f3 fbb4 	bl	8000168 <__aeabi_dsub>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	a140      	add	r1, pc, #256	@ (adr r1, 800cb08 <__ieee754_asin+0x2b0>)
 800ca06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca0a:	f7f3 fbad 	bl	8000168 <__aeabi_dsub>
 800ca0e:	9b01      	ldr	r3, [sp, #4]
 800ca10:	4604      	mov	r4, r0
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	bfdc      	itt	le
 800ca16:	4602      	movle	r2, r0
 800ca18:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800ca1c:	460d      	mov	r5, r1
 800ca1e:	bfdc      	itt	le
 800ca20:	4614      	movle	r4, r2
 800ca22:	461d      	movle	r5, r3
 800ca24:	e748      	b.n	800c8b8 <__ieee754_asin+0x60>
 800ca26:	4602      	mov	r2, r0
 800ca28:	460b      	mov	r3, r1
 800ca2a:	f7f3 fd55 	bl	80004d8 <__aeabi_dmul>
 800ca2e:	a33c      	add	r3, pc, #240	@ (adr r3, 800cb20 <__ieee754_asin+0x2c8>)
 800ca30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca34:	4606      	mov	r6, r0
 800ca36:	460f      	mov	r7, r1
 800ca38:	f7f3 fd4e 	bl	80004d8 <__aeabi_dmul>
 800ca3c:	a33a      	add	r3, pc, #232	@ (adr r3, 800cb28 <__ieee754_asin+0x2d0>)
 800ca3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca42:	f7f3 fb93 	bl	800016c <__adddf3>
 800ca46:	4632      	mov	r2, r6
 800ca48:	463b      	mov	r3, r7
 800ca4a:	f7f3 fd45 	bl	80004d8 <__aeabi_dmul>
 800ca4e:	a338      	add	r3, pc, #224	@ (adr r3, 800cb30 <__ieee754_asin+0x2d8>)
 800ca50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca54:	f7f3 fb88 	bl	8000168 <__aeabi_dsub>
 800ca58:	4632      	mov	r2, r6
 800ca5a:	463b      	mov	r3, r7
 800ca5c:	f7f3 fd3c 	bl	80004d8 <__aeabi_dmul>
 800ca60:	a335      	add	r3, pc, #212	@ (adr r3, 800cb38 <__ieee754_asin+0x2e0>)
 800ca62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca66:	f7f3 fb81 	bl	800016c <__adddf3>
 800ca6a:	4632      	mov	r2, r6
 800ca6c:	463b      	mov	r3, r7
 800ca6e:	f7f3 fd33 	bl	80004d8 <__aeabi_dmul>
 800ca72:	a333      	add	r3, pc, #204	@ (adr r3, 800cb40 <__ieee754_asin+0x2e8>)
 800ca74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca78:	f7f3 fb76 	bl	8000168 <__aeabi_dsub>
 800ca7c:	4632      	mov	r2, r6
 800ca7e:	463b      	mov	r3, r7
 800ca80:	f7f3 fd2a 	bl	80004d8 <__aeabi_dmul>
 800ca84:	a330      	add	r3, pc, #192	@ (adr r3, 800cb48 <__ieee754_asin+0x2f0>)
 800ca86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8a:	f7f3 fb6f 	bl	800016c <__adddf3>
 800ca8e:	4632      	mov	r2, r6
 800ca90:	463b      	mov	r3, r7
 800ca92:	f7f3 fd21 	bl	80004d8 <__aeabi_dmul>
 800ca96:	a32e      	add	r3, pc, #184	@ (adr r3, 800cb50 <__ieee754_asin+0x2f8>)
 800ca98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	4689      	mov	r9, r1
 800caa0:	4630      	mov	r0, r6
 800caa2:	4639      	mov	r1, r7
 800caa4:	f7f3 fd18 	bl	80004d8 <__aeabi_dmul>
 800caa8:	a32b      	add	r3, pc, #172	@ (adr r3, 800cb58 <__ieee754_asin+0x300>)
 800caaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caae:	f7f3 fb5b 	bl	8000168 <__aeabi_dsub>
 800cab2:	4632      	mov	r2, r6
 800cab4:	463b      	mov	r3, r7
 800cab6:	f7f3 fd0f 	bl	80004d8 <__aeabi_dmul>
 800caba:	a329      	add	r3, pc, #164	@ (adr r3, 800cb60 <__ieee754_asin+0x308>)
 800cabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac0:	f7f3 fb54 	bl	800016c <__adddf3>
 800cac4:	4632      	mov	r2, r6
 800cac6:	463b      	mov	r3, r7
 800cac8:	f7f3 fd06 	bl	80004d8 <__aeabi_dmul>
 800cacc:	a326      	add	r3, pc, #152	@ (adr r3, 800cb68 <__ieee754_asin+0x310>)
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	f7f3 fb49 	bl	8000168 <__aeabi_dsub>
 800cad6:	4632      	mov	r2, r6
 800cad8:	463b      	mov	r3, r7
 800cada:	f7f3 fcfd 	bl	80004d8 <__aeabi_dmul>
 800cade:	2200      	movs	r2, #0
 800cae0:	4b25      	ldr	r3, [pc, #148]	@ (800cb78 <__ieee754_asin+0x320>)
 800cae2:	f7f3 fb43 	bl	800016c <__adddf3>
 800cae6:	4602      	mov	r2, r0
 800cae8:	460b      	mov	r3, r1
 800caea:	4640      	mov	r0, r8
 800caec:	4649      	mov	r1, r9
 800caee:	f7f3 fe1d 	bl	800072c <__aeabi_ddiv>
 800caf2:	4622      	mov	r2, r4
 800caf4:	462b      	mov	r3, r5
 800caf6:	f7f3 fcef 	bl	80004d8 <__aeabi_dmul>
 800cafa:	4602      	mov	r2, r0
 800cafc:	460b      	mov	r3, r1
 800cafe:	4620      	mov	r0, r4
 800cb00:	4629      	mov	r1, r5
 800cb02:	e6cc      	b.n	800c89e <__ieee754_asin+0x46>
 800cb04:	f3af 8000 	nop.w
 800cb08:	54442d18 	.word	0x54442d18
 800cb0c:	3ff921fb 	.word	0x3ff921fb
 800cb10:	33145c07 	.word	0x33145c07
 800cb14:	3c91a626 	.word	0x3c91a626
 800cb18:	8800759c 	.word	0x8800759c
 800cb1c:	7e37e43c 	.word	0x7e37e43c
 800cb20:	0dfdf709 	.word	0x0dfdf709
 800cb24:	3f023de1 	.word	0x3f023de1
 800cb28:	7501b288 	.word	0x7501b288
 800cb2c:	3f49efe0 	.word	0x3f49efe0
 800cb30:	b5688f3b 	.word	0xb5688f3b
 800cb34:	3fa48228 	.word	0x3fa48228
 800cb38:	0e884455 	.word	0x0e884455
 800cb3c:	3fc9c155 	.word	0x3fc9c155
 800cb40:	03eb6f7d 	.word	0x03eb6f7d
 800cb44:	3fd4d612 	.word	0x3fd4d612
 800cb48:	55555555 	.word	0x55555555
 800cb4c:	3fc55555 	.word	0x3fc55555
 800cb50:	b12e9282 	.word	0xb12e9282
 800cb54:	3fb3b8c5 	.word	0x3fb3b8c5
 800cb58:	1b8d0159 	.word	0x1b8d0159
 800cb5c:	3fe6066c 	.word	0x3fe6066c
 800cb60:	9c598ac8 	.word	0x9c598ac8
 800cb64:	40002ae5 	.word	0x40002ae5
 800cb68:	1c8a2d4b 	.word	0x1c8a2d4b
 800cb6c:	40033a27 	.word	0x40033a27
 800cb70:	3fefffff 	.word	0x3fefffff
 800cb74:	3fdfffff 	.word	0x3fdfffff
 800cb78:	3ff00000 	.word	0x3ff00000
 800cb7c:	3fe00000 	.word	0x3fe00000
 800cb80:	3fef3332 	.word	0x3fef3332
 800cb84:	4602      	mov	r2, r0
 800cb86:	460b      	mov	r3, r1
 800cb88:	f7f3 faf0 	bl	800016c <__adddf3>
 800cb8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb90:	4606      	mov	r6, r0
 800cb92:	460f      	mov	r7, r1
 800cb94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb98:	f7f3 fdc8 	bl	800072c <__aeabi_ddiv>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	460b      	mov	r3, r1
 800cba0:	4630      	mov	r0, r6
 800cba2:	4639      	mov	r1, r7
 800cba4:	f7f3 fc98 	bl	80004d8 <__aeabi_dmul>
 800cba8:	f04f 0800 	mov.w	r8, #0
 800cbac:	4606      	mov	r6, r0
 800cbae:	460f      	mov	r7, r1
 800cbb0:	4642      	mov	r2, r8
 800cbb2:	465b      	mov	r3, fp
 800cbb4:	4640      	mov	r0, r8
 800cbb6:	4659      	mov	r1, fp
 800cbb8:	f7f3 fc8e 	bl	80004d8 <__aeabi_dmul>
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	460b      	mov	r3, r1
 800cbc0:	4620      	mov	r0, r4
 800cbc2:	4629      	mov	r1, r5
 800cbc4:	f7f3 fad0 	bl	8000168 <__aeabi_dsub>
 800cbc8:	4642      	mov	r2, r8
 800cbca:	4604      	mov	r4, r0
 800cbcc:	460d      	mov	r5, r1
 800cbce:	465b      	mov	r3, fp
 800cbd0:	4650      	mov	r0, sl
 800cbd2:	4659      	mov	r1, fp
 800cbd4:	f7f3 faca 	bl	800016c <__adddf3>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	460b      	mov	r3, r1
 800cbdc:	4620      	mov	r0, r4
 800cbde:	4629      	mov	r1, r5
 800cbe0:	f7f3 fda4 	bl	800072c <__aeabi_ddiv>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	460b      	mov	r3, r1
 800cbe8:	f7f3 fac0 	bl	800016c <__adddf3>
 800cbec:	4602      	mov	r2, r0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	a113      	add	r1, pc, #76	@ (adr r1, 800cc40 <__ieee754_asin+0x3e8>)
 800cbf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbf6:	f7f3 fab7 	bl	8000168 <__aeabi_dsub>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	4630      	mov	r0, r6
 800cc00:	4639      	mov	r1, r7
 800cc02:	f7f3 fab1 	bl	8000168 <__aeabi_dsub>
 800cc06:	4642      	mov	r2, r8
 800cc08:	4604      	mov	r4, r0
 800cc0a:	460d      	mov	r5, r1
 800cc0c:	465b      	mov	r3, fp
 800cc0e:	4640      	mov	r0, r8
 800cc10:	4659      	mov	r1, fp
 800cc12:	f7f3 faab 	bl	800016c <__adddf3>
 800cc16:	4602      	mov	r2, r0
 800cc18:	460b      	mov	r3, r1
 800cc1a:	a10b      	add	r1, pc, #44	@ (adr r1, 800cc48 <__ieee754_asin+0x3f0>)
 800cc1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc20:	f7f3 faa2 	bl	8000168 <__aeabi_dsub>
 800cc24:	4602      	mov	r2, r0
 800cc26:	460b      	mov	r3, r1
 800cc28:	4620      	mov	r0, r4
 800cc2a:	4629      	mov	r1, r5
 800cc2c:	f7f3 fa9c 	bl	8000168 <__aeabi_dsub>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	a104      	add	r1, pc, #16	@ (adr r1, 800cc48 <__ieee754_asin+0x3f0>)
 800cc36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc3a:	e6e6      	b.n	800ca0a <__ieee754_asin+0x1b2>
 800cc3c:	f3af 8000 	nop.w
 800cc40:	33145c07 	.word	0x33145c07
 800cc44:	3c91a626 	.word	0x3c91a626
 800cc48:	54442d18 	.word	0x54442d18
 800cc4c:	3fe921fb 	.word	0x3fe921fb

0800cc50 <__ieee754_atan2>:
 800cc50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	4617      	mov	r7, r2
 800cc56:	4690      	mov	r8, r2
 800cc58:	4699      	mov	r9, r3
 800cc5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800cc5e:	427b      	negs	r3, r7
 800cc60:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800cde8 <__ieee754_atan2+0x198>
 800cc64:	433b      	orrs	r3, r7
 800cc66:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800cc6a:	4553      	cmp	r3, sl
 800cc6c:	4604      	mov	r4, r0
 800cc6e:	460d      	mov	r5, r1
 800cc70:	d809      	bhi.n	800cc86 <__ieee754_atan2+0x36>
 800cc72:	4246      	negs	r6, r0
 800cc74:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cc78:	4306      	orrs	r6, r0
 800cc7a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800cc7e:	4556      	cmp	r6, sl
 800cc80:	468e      	mov	lr, r1
 800cc82:	4683      	mov	fp, r0
 800cc84:	d908      	bls.n	800cc98 <__ieee754_atan2+0x48>
 800cc86:	4642      	mov	r2, r8
 800cc88:	464b      	mov	r3, r9
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	4629      	mov	r1, r5
 800cc8e:	f7f3 fa6d 	bl	800016c <__adddf3>
 800cc92:	4604      	mov	r4, r0
 800cc94:	460d      	mov	r5, r1
 800cc96:	e016      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cc98:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800cc9c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800cca0:	433e      	orrs	r6, r7
 800cca2:	d103      	bne.n	800ccac <__ieee754_atan2+0x5c>
 800cca4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cca8:	f7ff bb6a 	b.w	800c380 <atan>
 800ccac:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800ccb0:	f006 0602 	and.w	r6, r6, #2
 800ccb4:	ea53 0b0b 	orrs.w	fp, r3, fp
 800ccb8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800ccbc:	d107      	bne.n	800ccce <__ieee754_atan2+0x7e>
 800ccbe:	2e02      	cmp	r6, #2
 800ccc0:	d064      	beq.n	800cd8c <__ieee754_atan2+0x13c>
 800ccc2:	2e03      	cmp	r6, #3
 800ccc4:	d066      	beq.n	800cd94 <__ieee754_atan2+0x144>
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	4629      	mov	r1, r5
 800ccca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccce:	4317      	orrs	r7, r2
 800ccd0:	d106      	bne.n	800cce0 <__ieee754_atan2+0x90>
 800ccd2:	f1be 0f00 	cmp.w	lr, #0
 800ccd6:	da68      	bge.n	800cdaa <__ieee754_atan2+0x15a>
 800ccd8:	a537      	add	r5, pc, #220	@ (adr r5, 800cdb8 <__ieee754_atan2+0x168>)
 800ccda:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ccde:	e7f2      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cce0:	4552      	cmp	r2, sl
 800cce2:	d10f      	bne.n	800cd04 <__ieee754_atan2+0xb4>
 800cce4:	4293      	cmp	r3, r2
 800cce6:	f106 36ff 	add.w	r6, r6, #4294967295
 800ccea:	d107      	bne.n	800ccfc <__ieee754_atan2+0xac>
 800ccec:	2e02      	cmp	r6, #2
 800ccee:	d855      	bhi.n	800cd9c <__ieee754_atan2+0x14c>
 800ccf0:	4b3e      	ldr	r3, [pc, #248]	@ (800cdec <__ieee754_atan2+0x19c>)
 800ccf2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ccf6:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ccfa:	e7e4      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800ccfc:	2e02      	cmp	r6, #2
 800ccfe:	d851      	bhi.n	800cda4 <__ieee754_atan2+0x154>
 800cd00:	4b3b      	ldr	r3, [pc, #236]	@ (800cdf0 <__ieee754_atan2+0x1a0>)
 800cd02:	e7f6      	b.n	800ccf2 <__ieee754_atan2+0xa2>
 800cd04:	4553      	cmp	r3, sl
 800cd06:	d0e4      	beq.n	800ccd2 <__ieee754_atan2+0x82>
 800cd08:	1a9b      	subs	r3, r3, r2
 800cd0a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800cd0e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cd12:	da21      	bge.n	800cd58 <__ieee754_atan2+0x108>
 800cd14:	f1b9 0f00 	cmp.w	r9, #0
 800cd18:	da01      	bge.n	800cd1e <__ieee754_atan2+0xce>
 800cd1a:	323c      	adds	r2, #60	@ 0x3c
 800cd1c:	db20      	blt.n	800cd60 <__ieee754_atan2+0x110>
 800cd1e:	4642      	mov	r2, r8
 800cd20:	464b      	mov	r3, r9
 800cd22:	4620      	mov	r0, r4
 800cd24:	4629      	mov	r1, r5
 800cd26:	f7f3 fd01 	bl	800072c <__aeabi_ddiv>
 800cd2a:	f7ff fcb9 	bl	800c6a0 <fabs>
 800cd2e:	f7ff fb27 	bl	800c380 <atan>
 800cd32:	4604      	mov	r4, r0
 800cd34:	460d      	mov	r5, r1
 800cd36:	2e01      	cmp	r6, #1
 800cd38:	d015      	beq.n	800cd66 <__ieee754_atan2+0x116>
 800cd3a:	2e02      	cmp	r6, #2
 800cd3c:	d017      	beq.n	800cd6e <__ieee754_atan2+0x11e>
 800cd3e:	2e00      	cmp	r6, #0
 800cd40:	d0c1      	beq.n	800ccc6 <__ieee754_atan2+0x76>
 800cd42:	a31f      	add	r3, pc, #124	@ (adr r3, 800cdc0 <__ieee754_atan2+0x170>)
 800cd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd48:	4620      	mov	r0, r4
 800cd4a:	4629      	mov	r1, r5
 800cd4c:	f7f3 fa0c 	bl	8000168 <__aeabi_dsub>
 800cd50:	a31d      	add	r3, pc, #116	@ (adr r3, 800cdc8 <__ieee754_atan2+0x178>)
 800cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd56:	e016      	b.n	800cd86 <__ieee754_atan2+0x136>
 800cd58:	a51d      	add	r5, pc, #116	@ (adr r5, 800cdd0 <__ieee754_atan2+0x180>)
 800cd5a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd5e:	e7ea      	b.n	800cd36 <__ieee754_atan2+0xe6>
 800cd60:	2400      	movs	r4, #0
 800cd62:	2500      	movs	r5, #0
 800cd64:	e7e7      	b.n	800cd36 <__ieee754_atan2+0xe6>
 800cd66:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800cd6a:	461d      	mov	r5, r3
 800cd6c:	e7ab      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cd6e:	a314      	add	r3, pc, #80	@ (adr r3, 800cdc0 <__ieee754_atan2+0x170>)
 800cd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd74:	4620      	mov	r0, r4
 800cd76:	4629      	mov	r1, r5
 800cd78:	f7f3 f9f6 	bl	8000168 <__aeabi_dsub>
 800cd7c:	4602      	mov	r2, r0
 800cd7e:	460b      	mov	r3, r1
 800cd80:	a111      	add	r1, pc, #68	@ (adr r1, 800cdc8 <__ieee754_atan2+0x178>)
 800cd82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd86:	f7f3 f9ef 	bl	8000168 <__aeabi_dsub>
 800cd8a:	e782      	b.n	800cc92 <__ieee754_atan2+0x42>
 800cd8c:	a50e      	add	r5, pc, #56	@ (adr r5, 800cdc8 <__ieee754_atan2+0x178>)
 800cd8e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd92:	e798      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cd94:	a510      	add	r5, pc, #64	@ (adr r5, 800cdd8 <__ieee754_atan2+0x188>)
 800cd96:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd9a:	e794      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cd9c:	a510      	add	r5, pc, #64	@ (adr r5, 800cde0 <__ieee754_atan2+0x190>)
 800cd9e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cda2:	e790      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cda4:	2400      	movs	r4, #0
 800cda6:	2500      	movs	r5, #0
 800cda8:	e78d      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cdaa:	a509      	add	r5, pc, #36	@ (adr r5, 800cdd0 <__ieee754_atan2+0x180>)
 800cdac:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cdb0:	e789      	b.n	800ccc6 <__ieee754_atan2+0x76>
 800cdb2:	bf00      	nop
 800cdb4:	f3af 8000 	nop.w
 800cdb8:	54442d18 	.word	0x54442d18
 800cdbc:	bff921fb 	.word	0xbff921fb
 800cdc0:	33145c07 	.word	0x33145c07
 800cdc4:	3ca1a626 	.word	0x3ca1a626
 800cdc8:	54442d18 	.word	0x54442d18
 800cdcc:	400921fb 	.word	0x400921fb
 800cdd0:	54442d18 	.word	0x54442d18
 800cdd4:	3ff921fb 	.word	0x3ff921fb
 800cdd8:	54442d18 	.word	0x54442d18
 800cddc:	c00921fb 	.word	0xc00921fb
 800cde0:	54442d18 	.word	0x54442d18
 800cde4:	3fe921fb 	.word	0x3fe921fb
 800cde8:	7ff00000 	.word	0x7ff00000
 800cdec:	0800dac8 	.word	0x0800dac8
 800cdf0:	0800dab0 	.word	0x0800dab0

0800cdf4 <_init>:
 800cdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf6:	bf00      	nop
 800cdf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdfa:	bc08      	pop	{r3}
 800cdfc:	469e      	mov	lr, r3
 800cdfe:	4770      	bx	lr

0800ce00 <_fini>:
 800ce00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce02:	bf00      	nop
 800ce04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce06:	bc08      	pop	{r3}
 800ce08:	469e      	mov	lr, r3
 800ce0a:	4770      	bx	lr
