Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4606c352d500472ab3f0e74a24130227 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_behav xil_defaultlib.tb_traffic_light xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/trigger.v" Line 1. Module trigger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/traffic_light.v" Line 1. Module traffic_light doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/trigger.v" Line 1. Module trigger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/myatt/Desktop/LogicProject/W11/traffic_light.v" Line 1. Module traffic_light doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.trigger
Compiling module xil_defaultlib.traffic_light
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_traffic_light
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_behav
