{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 21:31:57 2023 " "Info: Processing started: Tue Nov 07 21:31:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC_reg -c PC_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC_reg -c PC_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pc\[2\] register pc\[12\] 298.95 MHz 3.345 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 298.95 MHz between source register \"pc\[2\]\" and destination register \"pc\[12\]\" (period= 3.345 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.132 ns + Longest register register " "Info: + Longest register to register delay is 3.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[2\] 1 REG LCFF_X58_Y32_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y32_N17; Fanout = 5; REG Node = 'pc\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.393 ns) 1.115 ns Add0~5 2 COMB LCCOMB_X56_Y32_N8 2 " "Info: 2: + IC(0.722 ns) + CELL(0.393 ns) = 1.115 ns; Loc. = LCCOMB_X56_Y32_N8; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { pc[2] Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.186 ns Add0~7 3 COMB LCCOMB_X56_Y32_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.186 ns; Loc. = LCCOMB_X56_Y32_N10; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.257 ns Add0~9 4 COMB LCCOMB_X56_Y32_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.257 ns; Loc. = LCCOMB_X56_Y32_N12; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.416 ns Add0~11 5 COMB LCCOMB_X56_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.416 ns; Loc. = LCCOMB_X56_Y32_N14; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.487 ns Add0~13 6 COMB LCCOMB_X56_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.487 ns; Loc. = LCCOMB_X56_Y32_N16; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns Add0~15 7 COMB LCCOMB_X56_Y32_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = LCCOMB_X56_Y32_N18; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns Add0~17 8 COMB LCCOMB_X56_Y32_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = LCCOMB_X56_Y32_N20; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns Add0~19 9 COMB LCCOMB_X56_Y32_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = LCCOMB_X56_Y32_N22; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.771 ns Add0~21 10 COMB LCCOMB_X56_Y32_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.771 ns; Loc. = LCCOMB_X56_Y32_N24; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.842 ns Add0~23 11 COMB LCCOMB_X56_Y32_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.842 ns; Loc. = LCCOMB_X56_Y32_N26; Fanout = 1; COMB Node = 'Add0~23'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.252 ns Add0~24 12 COMB LCCOMB_X56_Y32_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.252 ns; Loc. = LCCOMB_X56_Y32_N28; Fanout = 1; COMB Node = 'Add0~24'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~23 Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.150 ns) 3.048 ns pc~30 13 COMB LCCOMB_X59_Y32_N18 1 " "Info: 13: + IC(0.646 ns) + CELL(0.150 ns) = 3.048 ns; Loc. = LCCOMB_X59_Y32_N18; Fanout = 1; COMB Node = 'pc~30'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { Add0~24 pc~30 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.132 ns pc\[12\] 14 REG LCFF_X59_Y32_N19 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 3.132 ns; Loc. = LCFF_X59_Y32_N19; Fanout = 3; REG Node = 'pc\[12\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc~30 pc[12] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 56.32 % ) " "Info: Total cell delay = 1.764 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.368 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.368 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { pc[2] Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~24 pc~30 pc[12] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { pc[2] {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~24 {} pc~30 {} pc[12] {} } { 0.000ns 0.722ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.646ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns pc\[12\] 3 REG LCFF_X59_Y32_N19 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X59_Y32_N19; Fanout = 3; REG Node = 'pc\[12\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl pc[12] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns pc\[2\] 3 REG LCFF_X58_Y32_N17 5 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X58_Y32_N17; Fanout = 5; REG Node = 'pc\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_in~clkctrl pc[2] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { pc[2] Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~24 pc~30 pc[12] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { pc[2] {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~24 {} pc~30 {} pc[12] {} } { 0.000ns 0.722ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.646ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[4\] load_pc clk_in 7.182 ns register " "Info: tsu for register \"pc\[4\]\" (data pin = \"load_pc\", clock pin = \"clk_in\") is 7.182 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.898 ns + Longest pin register " "Info: + Longest pin to register delay is 9.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns load_pc 1 PIN PIN_AF22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF22; Fanout = 2; PIN Node = 'load_pc'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_pc } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.164 ns) + CELL(0.438 ns) 7.462 ns pc\[1\]~3 2 COMB LCCOMB_X59_Y32_N30 16 " "Info: 2: + IC(6.164 ns) + CELL(0.438 ns) = 7.462 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 16; COMB Node = 'pc\[1\]~3'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.602 ns" { load_pc pc[1]~3 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.416 ns) 8.709 ns pc~13 3 COMB LCCOMB_X57_Y32_N8 1 " "Info: 3: + IC(0.831 ns) + CELL(0.416 ns) = 8.709 ns; Loc. = LCCOMB_X57_Y32_N8; Fanout = 1; COMB Node = 'pc~13'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { pc[1]~3 pc~13 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.437 ns) 9.814 ns pc~14 4 COMB LCCOMB_X55_Y32_N16 1 " "Info: 4: + IC(0.668 ns) + CELL(0.437 ns) = 9.814 ns; Loc. = LCCOMB_X55_Y32_N16; Fanout = 1; COMB Node = 'pc~14'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { pc~13 pc~14 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.898 ns pc\[4\] 5 REG LCFF_X55_Y32_N17 5 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.898 ns; Loc. = LCFF_X55_Y32_N17; Fanout = 5; REG Node = 'pc\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc~14 pc[4] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 22.58 % ) " "Info: Total cell delay = 2.235 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.663 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.663 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { load_pc pc[1]~3 pc~13 pc~14 pc[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { load_pc {} load_pc~combout {} pc[1]~3 {} pc~13 {} pc~14 {} pc[4] {} } { 0.000ns 0.000ns 6.164ns 0.831ns 0.668ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.416ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pc\[4\] 3 REG LCFF_X55_Y32_N17 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X55_Y32_N17; Fanout = 5; REG Node = 'pc\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl pc[4] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl pc[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { load_pc pc[1]~3 pc~13 pc~14 pc[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { load_pc {} load_pc~combout {} pc[1]~3 {} pc~13 {} pc~14 {} pc[4] {} } { 0.000ns 0.000ns 6.164ns 0.831ns 0.668ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.416ns 0.437ns 0.084ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl pc[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[3\] pc\[3\] 9.152 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[3\]\" through register \"pc\[3\]\" is 9.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pc\[3\] 3 REG LCFF_X57_Y32_N27 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X57_Y32_N27; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl pc[3] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.222 ns + Longest register pin " "Info: + Longest register to pin delay is 6.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[3\] 1 REG LCFF_X57_Y32_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N27; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.414 ns) + CELL(2.808 ns) 6.222 ns nextpc_out\[3\] 2 PIN PIN_AE21 0 " "Info: 2: + IC(3.414 ns) + CELL(2.808 ns) = 6.222 ns; Loc. = PIN_AE21; Fanout = 0; PIN Node = 'nextpc_out\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { pc[3] nextpc_out[3] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 45.13 % ) " "Info: Total cell delay = 2.808 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.414 ns ( 54.87 % ) " "Info: Total interconnect delay = 3.414 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { pc[3] nextpc_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.222 ns" { pc[3] {} nextpc_out[3] {} } { 0.000ns 3.414ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { pc[3] nextpc_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.222 ns" { pc[3] {} nextpc_out[3] {} } { 0.000ns 3.414ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[4\] dbus_out\[3\] 12.533 ns Longest " "Info: Longest tpd from source pin \"abus_in\[4\]\" to destination pin \"dbus_out\[3\]\" is 12.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[4\] 1 PIN PIN_F17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F17; Fanout = 1; PIN Node = 'abus_in\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.547 ns) + CELL(0.398 ns) 6.775 ns Equal0~0 2 COMB LCCOMB_X55_Y32_N14 4 " "Info: 2: + IC(5.547 ns) + CELL(0.398 ns) = 6.775 ns; Loc. = LCCOMB_X55_Y32_N14; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { abus_in[4] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 7.320 ns process_3~0 3 COMB LCCOMB_X55_Y32_N2 8 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 7.320 ns; Loc. = LCCOMB_X55_Y32_N2; Fanout = 8; COMB Node = 'process_3~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal0~0 process_3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 8.400 ns dbus_out\[3\]~13 4 COMB LCCOMB_X57_Y32_N16 1 " "Info: 4: + IC(0.687 ns) + CELL(0.393 ns) = 8.400 ns; Loc. = LCCOMB_X57_Y32_N16; Fanout = 1; COMB Node = 'dbus_out\[3\]~13'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { process_3~0 dbus_out[3]~13 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(2.768 ns) 12.533 ns dbus_out\[3\] 5 PIN PIN_F18 0 " "Info: 5: + IC(1.365 ns) + CELL(2.768 ns) = 12.533 ns; Loc. = PIN_F18; Fanout = 0; PIN Node = 'dbus_out\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.133 ns" { dbus_out[3]~13 dbus_out[3] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.664 ns ( 37.21 % ) " "Info: Total cell delay = 4.664 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.869 ns ( 62.79 % ) " "Info: Total interconnect delay = 7.869 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.533 ns" { abus_in[4] Equal0~0 process_3~0 dbus_out[3]~13 dbus_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.533 ns" { abus_in[4] {} abus_in[4]~combout {} Equal0~0 {} process_3~0 {} dbus_out[3]~13 {} dbus_out[3] {} } { 0.000ns 0.000ns 5.547ns 0.270ns 0.687ns 1.365ns } { 0.000ns 0.830ns 0.398ns 0.275ns 0.393ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stack_input\[0\] nrst clk_in -1.836 ns register " "Info: th for register \"stack_input\[0\]\" (data pin = \"nrst\", clock pin = \"clk_in\") is -1.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.675 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns stack_input\[0\] 3 REG LCFF_X55_Y31_N29 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X55_Y31_N29; Fanout = 1; REG Node = 'stack_input\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk_in~clkctrl stack_input[0] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk_in clk_in~clkctrl stack_input[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_input[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.777 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(0.393 ns) 3.861 ns stack_input\[0\]~0 2 COMB LCCOMB_X55_Y31_N4 13 " "Info: 2: + IC(2.469 ns) + CELL(0.393 ns) = 3.861 ns; Loc. = LCCOMB_X55_Y31_N4; Fanout = 13; COMB Node = 'stack_input\[0\]~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { nrst stack_input[0]~0 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.660 ns) 4.777 ns stack_input\[0\] 3 REG LCFF_X55_Y31_N29 1 " "Info: 3: + IC(0.256 ns) + CELL(0.660 ns) = 4.777 ns; Loc. = LCFF_X55_Y31_N29; Fanout = 1; REG Node = 'stack_input\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { stack_input[0]~0 stack_input[0] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/PC_reg/PC_reg.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 42.96 % ) " "Info: Total cell delay = 2.052 ns ( 42.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.725 ns ( 57.04 % ) " "Info: Total interconnect delay = 2.725 ns ( 57.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { nrst stack_input[0]~0 stack_input[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { nrst {} nrst~combout {} stack_input[0]~0 {} stack_input[0] {} } { 0.000ns 0.000ns 2.469ns 0.256ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk_in clk_in~clkctrl stack_input[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_input[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { nrst stack_input[0]~0 stack_input[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { nrst {} nrst~combout {} stack_input[0]~0 {} stack_input[0] {} } { 0.000ns 0.000ns 2.469ns 0.256ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 21:31:58 2023 " "Info: Processing ended: Tue Nov 07 21:31:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
