#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug  6 11:36:55 2019
# Process ID: 8328
# Current directory: E:/kehu/tianjingdaxue/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5440 E:\kehu\tianjingdaxue\UART\UART.xpr
# Log file: E:/kehu/tianjingdaxue/UART/vivado.log
# Journal file: E:/kehu/tianjingdaxue/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/kehu/tianjingdaxue/UART/UART.xpr
INFO: [Project 1-313] Project file moved from 'E:/BaiduYunDownload/mia701/new code/MIA701/free_code/S01/S01_CH10_UART/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/new/uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/new/uart_tx_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property flow {Vivado Synthesis 2017} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tfgg484-2
current_run [get_runs synth_2]
set_property part xc7k160tffg676-2 [current_project]
set_property flow {Vivado Implementation 2016} [get_runs impl_2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {10} CONFIG.C_DATA_DEPTH {8192}] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 2 ila_0_synth_1
[Tue Aug  6 11:39:56 2019] Launched ila_0_synth_1...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/kehu/tianjingdaxue/UART/UART.ip_user_files/sim_scripts -ip_user_files_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files -ipstatic_source_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/modelsim} {questa=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/questa} {riviera=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/riviera} {activehdl=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_2 -jobs 2
[Tue Aug  6 11:44:44 2019] Launched synth_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/synth_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Aug  6 11:47:19 2019] Launched synth_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/synth_2/runme.log
[Tue Aug  6 11:47:19 2019] Launched impl_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299011758
set_property PROGRAM.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.bit} [get_hw_devices xc7k160t_0]
set_property PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k160t_0 and the probes file(s) E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx.
The device design has 1 ILA core(s) and 1 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes uart_rx_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:08:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:08:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 10 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:08:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:08:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uart_rx_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:10:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:10:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes uart_tx_o_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:10:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:10:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8} CONFIG.USE_RESET {true} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {17.500} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {109.375} CONFIG.CLKOUT1_JITTER {308.663} CONFIG.CLKOUT1_PHASE_ERROR {151.172}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Tue Aug  6 14:13:20 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/kehu/tianjingdaxue/UART/UART.ip_user_files/sim_scripts -ip_user_files_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files -ipstatic_source_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/modelsim} {questa=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/questa} {riviera=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/riviera} {activehdl=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uart_tx_o_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes uart_rx_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:13:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:13:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {20} CONFIG.C_DATA_DEPTH {16384}] [get_ips ila_0]
generate_target all [get_files  e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 2 ila_0_synth_1
[Tue Aug  6 14:16:37 2019] Launched ila_0_synth_1...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/kehu/tianjingdaxue/UART/UART.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/kehu/tianjingdaxue/UART/UART.ip_user_files/sim_scripts -ip_user_files_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files -ipstatic_source_dir E:/kehu/tianjingdaxue/UART/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/modelsim} {questa=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/questa} {riviera=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/riviera} {activehdl=E:/kehu/tianjingdaxue/UART/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/kehu/tianjingdaxue/UART/UART.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Aug  6 14:17:49 2019] Launched ila_0_synth_1, synth_2...
Run output will be captured here:
ila_0_synth_1: E:/kehu/tianjingdaxue/UART/UART.runs/ila_0_synth_1/runme.log
synth_2: E:/kehu/tianjingdaxue/UART/UART.runs/synth_2/runme.log
[Tue Aug  6 14:17:49 2019] Launched impl_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Aug  6 14:19:35 2019] Launched synth_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/synth_2/runme.log
[Tue Aug  6 14:19:35 2019] Launched impl_2...
Run output will be captured here: E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/runme.log
set_property PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {E:/kehu/tianjingdaxue/UART/UART.runs/impl_2/uart_top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-2302] Device xc7k160t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cnt} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes uart_rx_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
set_property TRIGGER_COMPARE_VALUE eq10'h003 [get_hw_probes cnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:22:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:23:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq10'hXXX [get_hw_probes cnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:23:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:23:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Aug-06 14:24:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Aug-06 14:24:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/kehu/tianjingdaxue/UART/UART.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/kehu/tianjingdaxue/UART/UART.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 15:11:24 2019...
