INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
